# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 15 2024 17:13:28

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clocked_Logic|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clocked_Logic|i_Clk:R vs. Clocked_Logic|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: Clocked_Logic|i_Clk  | Frequency: 192.42 MHz  | Target: 150.15 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clocked_Logic|i_Clk  Clocked_Logic|i_Clk  6660             1463        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       4118         Clocked_Logic|i_Clk:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_LED_1    i_Clk       8719          Clocked_Logic|i_Clk:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -429        Clocked_Logic|i_Clk:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_LED_1    i_Clk       8286                  Clocked_Logic|i_Clk:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clocked_Logic|i_Clk
*************************************************
Clock: Clocked_Logic|i_Clk
Frequency: 192.42 MHz | Target: 150.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_8_7/sr
Capture Clock    : Debounce_Inst.r_count_16_LC_2_8_7/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clocked_Logic|i_Clk:R vs. Clocked_Logic|i_Clk:R)
*******************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_8_7/sr
Capture Clock    : Debounce_Inst.r_count_16_LC_2_8_7/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : Clocked_Logic|i_Clk:R
Setup Time        : 4118


Data Path Delay                6296
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 4118

Data Path
pin name                                                      model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                    Clocked_Logic              0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                                    IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__83/I                                                       Odrv12                     0      1127               RISE  1       
I__83/O                                                       Odrv12                     491    1618               RISE  1       
I__84/I                                                       Sp12to4                    0      1618               RISE  1       
I__84/O                                                       Sp12to4                    428    2046               RISE  1       
I__85/I                                                       Span4Mux_v                 0      2046               RISE  1       
I__85/O                                                       Span4Mux_v                 351    2397               RISE  1       
I__86/I                                                       LocalMux                   0      2397               RISE  1       
I__86/O                                                       LocalMux                   330    2726               RISE  1       
I__88/I                                                       InMux                      0      2726               RISE  1       
I__88/O                                                       InMux                      259    2986               RISE  1       
Debounce_Inst.r_count_RNIPUGG2_13_LC_1_8_1/in0                LogicCell40_SEQ_MODE_0000  0      2986               RISE  1       
Debounce_Inst.r_count_RNIPUGG2_13_LC_1_8_1/lcout              LogicCell40_SEQ_MODE_0000  449    3435               RISE  1       
I__94/I                                                       LocalMux                   0      3435               RISE  1       
I__94/O                                                       LocalMux                   330    3764               RISE  1       
I__95/I                                                       InMux                      0      3764               RISE  1       
I__95/O                                                       InMux                      259    4024               RISE  1       
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in0                LogicCell40_SEQ_MODE_0000  0      4024               RISE  1       
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000  449    4473               RISE  1       
I__51/I                                                       LocalMux                   0      4473               RISE  1       
I__51/O                                                       LocalMux                   330    4802               RISE  1       
I__52/I                                                       IoInMux                    0      4802               RISE  1       
I__52/O                                                       IoInMux                    259    5062               RISE  1       
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5062               RISE  1       
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                     617    5679               RISE  18      
I__181/I                                                      gio2CtrlBuf                0      5679               RISE  1       
I__181/O                                                      gio2CtrlBuf                0      5679               RISE  1       
I__182/I                                                      GlobalMux                  0      5679               RISE  1       
I__182/O                                                      GlobalMux                  154    5833               RISE  1       
I__183/I                                                      SRMux                      0      5833               RISE  1       
I__183/O                                                      SRMux                      463    6296               RISE  1       
Debounce_Inst.r_count_16_LC_2_8_7/sr                          LogicCell40_SEQ_MODE_1000  0      6296               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Clocked_Logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__157/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__158/I                                            GlobalMux                  0      1918               RISE  1       
I__158/O                                            GlobalMux                  154    2073               RISE  1       
I__160/I                                            ClkMux                     0      2073               RISE  1       
I__160/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : Clocked_Logic|i_Clk:R
Clock to Out Delay : 8719


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5798
---------------------------- ------
Clock To Out Delay             8719

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Clocked_Logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__157/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__158/I                                            GlobalMux                  0      1918               RISE  1       
I__158/O                                            GlobalMux                  154    2073               RISE  1       
I__163/I                                            ClkMux                     0      2073               RISE  1       
I__163/O                                            ClkMux                     309    2381               RISE  1       
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_1_LC_4_8_4/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__166/I                           Odrv4                      0      2921               RISE  1       
I__166/O                           Odrv4                      351    3272               RISE  1       
I__168/I                           Span4Mux_h                 0      3272               RISE  1       
I__168/O                           Span4Mux_h                 302    3574               RISE  1       
I__169/I                           Span4Mux_s3_h              0      3574               RISE  1       
I__169/O                           Span4Mux_s3_h              231    3805               RISE  1       
I__170/I                           LocalMux                   0      3805               RISE  1       
I__170/O                           LocalMux                   330    4135               RISE  1       
I__171/I                           IoInMux                    0      4135               RISE  1       
I__171/O                           IoInMux                    259    4394               RISE  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4394               RISE  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6631               FALL  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6631               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8719               FALL  1       
o_LED_1                            Clocked_Logic              0      8719               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : Clocked_Logic|i_Clk:R
Hold Time         : -429


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2810
---------------------------- ------
Hold Time                      -429

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           Clocked_Logic              0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__83/I                              Odrv12                     0      923                FALL  1       
I__83/O                              Odrv12                     540    1463               FALL  1       
I__84/I                              Sp12to4                    0      1463               FALL  1       
I__84/O                              Sp12to4                    449    1912               FALL  1       
I__85/I                              Span4Mux_v                 0      1912               FALL  1       
I__85/O                              Span4Mux_v                 372    2283               FALL  1       
I__87/I                              LocalMux                   0      2283               FALL  1       
I__87/O                              LocalMux                   309    2592               FALL  1       
I__89/I                              InMux                      0      2592               FALL  1       
I__89/O                              InMux                      217    2810               FALL  1       
Debounce_Inst.r_state_LC_1_8_3/in1   LogicCell40_SEQ_MODE_1000  0      2810               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Clocked_Logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__157/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__158/I                                            GlobalMux                  0      1918               RISE  1       
I__158/O                                            GlobalMux                  154    2073               RISE  1       
I__159/I                                            ClkMux                     0      2073               RISE  1       
I__159/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : Clocked_Logic|i_Clk:R
Clock to Out Delay : 8286


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5365
---------------------------- ------
Clock To Out Delay             8286

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Clocked_Logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__157/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__158/I                                            GlobalMux                  0      1918               RISE  1       
I__158/O                                            GlobalMux                  154    2073               RISE  1       
I__163/I                                            ClkMux                     0      2073               RISE  1       
I__163/O                                            ClkMux                     309    2381               RISE  1       
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_1_LC_4_8_4/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__166/I                           Odrv4                      0      2921               FALL  1       
I__166/O                           Odrv4                      372    3293               FALL  1       
I__168/I                           Span4Mux_h                 0      3293               FALL  1       
I__168/O                           Span4Mux_h                 316    3609               FALL  1       
I__169/I                           Span4Mux_s3_h              0      3609               FALL  1       
I__169/O                           Span4Mux_s3_h              231    3840               FALL  1       
I__170/I                           LocalMux                   0      3840               FALL  1       
I__170/O                           LocalMux                   309    4149               FALL  1       
I__171/I                           IoInMux                    0      4149               FALL  1       
I__171/O                           IoInMux                    217    4366               FALL  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4366               FALL  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6372               RISE  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6372               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8286               RISE  1       
o_LED_1                            Clocked_Logic              0      8286               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_8_7/sr
Capture Clock    : Debounce_Inst.r_count_16_LC_2_8_7/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_8_6/sr
Capture Clock    : Debounce_Inst.r_count_15_LC_2_8_6/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_8_5/sr
Capture Clock    : Debounce_Inst.r_count_14_LC_2_8_5/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_8_4/sr
Capture Clock    : Debounce_Inst.r_count_13_LC_2_8_4/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_8_3/sr
Capture Clock    : Debounce_Inst.r_count_12_LC_2_8_3/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_8_2/sr
Capture Clock    : Debounce_Inst.r_count_11_LC_2_8_2/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_8_1/sr
Capture Clock    : Debounce_Inst.r_count_10_LC_2_8_1/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_8_0/sr
Capture Clock    : Debounce_Inst.r_count_9_LC_2_8_0/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__183/I                                                      SRMux                          0              6912   1463  RISE       1
I__183/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_7_7/sr
Capture Clock    : Debounce_Inst.r_count_8_LC_2_7_7/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__184/I                                                      SRMux                          0              6912   1463  RISE       1
I__184/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_7_6/sr
Capture Clock    : Debounce_Inst.r_count_7_LC_2_7_6/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__184/I                                                      SRMux                          0              6912   1463  RISE       1
I__184/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_7_5/sr
Capture Clock    : Debounce_Inst.r_count_6_LC_2_7_5/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__184/I                                                      SRMux                          0              6912   1463  RISE       1
I__184/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_7_4/sr
Capture Clock    : Debounce_Inst.r_count_5_LC_2_7_4/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__184/I                                                      SRMux                          0              6912   1463  RISE       1
I__184/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_7_3/sr
Capture Clock    : Debounce_Inst.r_count_4_LC_2_7_3/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__184/I                                                      SRMux                          0              6912   1463  RISE       1
I__184/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_7_2/sr
Capture Clock    : Debounce_Inst.r_count_3_LC_2_7_2/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__184/I                                                      SRMux                          0              6912   1463  RISE       1
I__184/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_7_1/sr
Capture Clock    : Debounce_Inst.r_count_2_LC_2_7_1/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__184/I                                                      SRMux                          0              6912   1463  RISE       1
I__184/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_9_0/sr
Capture Clock    : Debounce_Inst.r_count_17_LC_2_9_0/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__185/I                                                      SRMux                          0              6912   1463  RISE       1
I__185/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/sr                          LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_0_LC_2_6_7/sr
Capture Clock    : Debounce_Inst.r_count_0_LC_2_6_7/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__186/I                                                      SRMux                          0              6912   1463  RISE       1
I__186/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_6_6/sr
Capture Clock    : Debounce_Inst.r_count_1_LC_2_6_6/clk
Setup Constraint : 6660p
Path slack       : 1463p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -203
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8838

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     4454
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__143/I                                                      Odrv4                          0              2921   1463  RISE       1
I__143/O                                                      Odrv4                        351              3272   1463  RISE       1
I__146/I                                                      LocalMux                       0              3272   1463  RISE       1
I__146/O                                                      LocalMux                     330              3602   1463  RISE       1
I__149/I                                                      InMux                          0              3602   1463  RISE       1
I__149/O                                                      InMux                        259              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_0000      0              3861   1463  RISE       1
Debounce_Inst.r_count_RNIU83D_4_LC_1_7_5/lcout                LogicCell40_SEQ_MODE_0000    449              4310   1463  RISE       1
I__48/I                                                       LocalMux                       0              4310   1463  RISE       1
I__48/O                                                       LocalMux                     330              4640   1463  RISE       1
I__49/I                                                       InMux                          0              4640   1463  RISE       1
I__49/O                                                       InMux                        259              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/in3                 LogicCell40_SEQ_MODE_0000      0              4899   1463  RISE       1
Debounce_Inst.r_count_RNIQUEB1_4_LC_1_7_1/ltout               LogicCell40_SEQ_MODE_0000    274              5173   1463  FALL       1
I__53/I                                                       CascadeMux                     0              5173   1463  FALL       1
I__53/O                                                       CascadeMux                     0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in2                LogicCell40_SEQ_MODE_0000      0              5173   1463  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              5551   1463  RISE       1
I__51/I                                                       LocalMux                       0              5551   1463  RISE       1
I__51/O                                                       LocalMux                     330              5881   1463  RISE       1
I__52/I                                                       IoInMux                        0              5881   1463  RISE       1
I__52/O                                                       IoInMux                      259              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141   1463  RISE       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758   1463  RISE      18
I__181/I                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__181/O                                                      gio2CtrlBuf                    0              6758   1463  RISE       1
I__182/I                                                      GlobalMux                      0              6758   1463  RISE       1
I__182/O                                                      GlobalMux                    154              6912   1463  RISE       1
I__186/I                                                      SRMux                          0              6912   1463  RISE       1
I__186/O                                                      SRMux                        463              7375   1463  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/sr                           LogicCell40_SEQ_MODE_1000      0              7375   1463  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_9_0/in3
Capture Clock    : Debounce_Inst.r_count_17_LC_2_9_0/clk
Setup Constraint : 6660p
Path slack       : 2452p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     3395
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
Debounce_Inst.r_count_9_LC_2_8_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   2452  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   2452  RISE       2
Debounce_Inst.r_count_10_LC_2_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   2452  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   2452  RISE       2
Debounce_Inst.r_count_11_LC_2_8_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103   2452  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229   2452  RISE       2
Debounce_Inst.r_count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229   2452  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355   2452  RISE       2
Debounce_Inst.r_count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355   2452  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481   2452  RISE       2
Debounce_Inst.r_count_14_LC_2_8_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481   2452  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608   2452  RISE       2
Debounce_Inst.r_count_15_LC_2_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   2452  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   2452  RISE       2
Debounce_Inst.r_count_16_LC_2_8_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734   2452  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860   2452  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                        ICE_CARRY_IN_MUX               0              5860   2452  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                       ICE_CARRY_IN_MUX             196              6056   2452  RISE       1
I__192/I                                             InMux                          0              6056   2452  RISE       1
I__192/O                                             InMux                        259              6316   2452  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/in3                LogicCell40_SEQ_MODE_1000      0              6316   2452  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_8_7/in3
Capture Clock    : Debounce_Inst.r_count_16_LC_2_8_7/clk
Setup Constraint : 6660p
Path slack       : 2775p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     3072
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
Debounce_Inst.r_count_9_LC_2_8_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   2452  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   2452  RISE       2
Debounce_Inst.r_count_10_LC_2_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   2452  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   2452  RISE       2
Debounce_Inst.r_count_11_LC_2_8_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103   2452  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229   2452  RISE       2
Debounce_Inst.r_count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229   2452  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355   2452  RISE       2
Debounce_Inst.r_count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355   2452  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481   2452  RISE       2
Debounce_Inst.r_count_14_LC_2_8_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481   2452  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608   2452  RISE       2
Debounce_Inst.r_count_15_LC_2_8_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   2452  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   2452  RISE       2
I__193/I                                             InMux                          0              5734   2775  RISE       1
I__193/O                                             InMux                        259              5993   2775  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/in3                LogicCell40_SEQ_MODE_1000      0              5993   2775  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_8_6/in3
Capture Clock    : Debounce_Inst.r_count_15_LC_2_8_6/clk
Setup Constraint : 6660p
Path slack       : 2901p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2946
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
Debounce_Inst.r_count_9_LC_2_8_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   2452  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   2452  RISE       2
Debounce_Inst.r_count_10_LC_2_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   2452  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   2452  RISE       2
Debounce_Inst.r_count_11_LC_2_8_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103   2452  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229   2452  RISE       2
Debounce_Inst.r_count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229   2452  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355   2452  RISE       2
Debounce_Inst.r_count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355   2452  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481   2452  RISE       2
Debounce_Inst.r_count_14_LC_2_8_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481   2452  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608   2452  RISE       2
I__201/I                                             InMux                          0              5608   2901  RISE       1
I__201/O                                             InMux                        259              5867   2901  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/in3                LogicCell40_SEQ_MODE_1000      0              5867   2901  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_2_8_4/lcout
Path End         : Debounce_Inst.r_state_LC_1_8_3/in0
Capture Clock    : Debounce_Inst.r_state_LC_1_8_3/clk
Setup Constraint : 6660p
Path slack       : 2985p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8571

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2665
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_2_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   2150  RISE       3
I__216/I                                    LocalMux                       0              2921   2985  RISE       1
I__216/O                                    LocalMux                     330              3251   2985  RISE       1
I__219/I                                    InMux                          0              3251   2985  RISE       1
I__219/O                                    InMux                        259              3510   2985  RISE       1
Debounce_Inst.r_state_RNO_4_LC_1_7_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2985  RISE       1
Debounce_Inst.r_state_RNO_4_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2985  RISE       1
I__46/I                                     LocalMux                       0              3959   2985  RISE       1
I__46/O                                     LocalMux                     330              4289   2985  RISE       1
I__47/I                                     InMux                          0              4289   2985  RISE       1
I__47/O                                     InMux                        259              4548   2985  RISE       1
Debounce_Inst.r_state_RNO_1_LC_1_7_4/in0    LogicCell40_SEQ_MODE_0000      0              4548   2985  RISE       1
Debounce_Inst.r_state_RNO_1_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2985  RISE       1
I__90/I                                     LocalMux                       0              4997   2985  RISE       1
I__90/O                                     LocalMux                     330              5327   2985  RISE       1
I__91/I                                     InMux                          0              5327   2985  RISE       1
I__91/O                                     InMux                        259              5586   2985  RISE       1
Debounce_Inst.r_state_LC_1_8_3/in0          LogicCell40_SEQ_MODE_1000      0              5586   2985  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_8_5/in3
Capture Clock    : Debounce_Inst.r_count_14_LC_2_8_5/clk
Setup Constraint : 6660p
Path slack       : 3027p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2820
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
Debounce_Inst.r_count_9_LC_2_8_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   2452  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   2452  RISE       2
Debounce_Inst.r_count_10_LC_2_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   2452  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   2452  RISE       2
Debounce_Inst.r_count_11_LC_2_8_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103   2452  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229   2452  RISE       2
Debounce_Inst.r_count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229   2452  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355   2452  RISE       2
Debounce_Inst.r_count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355   2452  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481   2452  RISE       2
I__208/I                                             InMux                          0              5481   3027  RISE       1
I__208/O                                             InMux                        259              5741   3027  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/in3                LogicCell40_SEQ_MODE_1000      0              5741   3027  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_8_4/in3
Capture Clock    : Debounce_Inst.r_count_13_LC_2_8_4/clk
Setup Constraint : 6660p
Path slack       : 3153p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2694
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
Debounce_Inst.r_count_9_LC_2_8_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   2452  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   2452  RISE       2
Debounce_Inst.r_count_10_LC_2_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   2452  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   2452  RISE       2
Debounce_Inst.r_count_11_LC_2_8_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103   2452  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229   2452  RISE       2
Debounce_Inst.r_count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229   2452  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355   2452  RISE       2
I__214/I                                             InMux                          0              5355   3153  RISE       1
I__214/O                                             InMux                        259              5615   3153  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/in3                LogicCell40_SEQ_MODE_1000      0              5615   3153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_8_3/in3
Capture Clock    : Debounce_Inst.r_count_12_LC_2_8_3/clk
Setup Constraint : 6660p
Path slack       : 3280p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2567
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
Debounce_Inst.r_count_9_LC_2_8_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   2452  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   2452  RISE       2
Debounce_Inst.r_count_10_LC_2_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   2452  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   2452  RISE       2
Debounce_Inst.r_count_11_LC_2_8_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103   2452  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229   2452  RISE       2
I__221/I                                             InMux                          0              5229   3280  RISE       1
I__221/O                                             InMux                        259              5488   3280  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/in3                LogicCell40_SEQ_MODE_1000      0              5488   3280  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_8_2/in3
Capture Clock    : Debounce_Inst.r_count_11_LC_2_8_2/clk
Setup Constraint : 6660p
Path slack       : 3406p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2441
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
Debounce_Inst.r_count_9_LC_2_8_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   2452  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   2452  RISE       2
Debounce_Inst.r_count_10_LC_2_8_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   2452  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   2452  RISE       2
I__97/I                                              InMux                          0              5103   3406  RISE       1
I__97/O                                              InMux                        259              5362   3406  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/in3                LogicCell40_SEQ_MODE_1000      0              5362   3406  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_8_1/in3
Capture Clock    : Debounce_Inst.r_count_10_LC_2_8_1/clk
Setup Constraint : 6660p
Path slack       : 3532p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2315
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
Debounce_Inst.r_count_9_LC_2_8_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   2452  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   2452  RISE       2
I__106/I                                             InMux                          0              4976   3532  RISE       1
I__106/O                                             InMux                        259              5236   3532  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/in3                LogicCell40_SEQ_MODE_1000      0              5236   3532  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_8_0/in3
Capture Clock    : Debounce_Inst.r_count_9_LC_2_8_0/clk
Setup Constraint : 6660p
Path slack       : 3658p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2189
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
Debounce_Inst.r_count_8_LC_2_7_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   2452  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   2452  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   2452  RISE       2
I__114/I                                             InMux                          0              4850   3658  RISE       1
I__114/O                                             InMux                        259              5110   3658  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/in3                 LogicCell40_SEQ_MODE_1000      0              5110   3658  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_2_7_1/lcout
Path End         : Debounce_Inst.r_state_LC_1_8_3/in2
Capture Clock    : Debounce_Inst.r_state_LC_1_8_3/clk
Setup Constraint : 6660p
Path slack       : 3757p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -372
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8670

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1992
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4913
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_2_7_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   2578  RISE       2
I__62/I                                     LocalMux                       0              2921   3756  RISE       1
I__62/O                                     LocalMux                     330              3251   3756  RISE       1
I__64/I                                     InMux                          0              3251   3756  RISE       1
I__64/O                                     InMux                        259              3510   3756  RISE       1
Debounce_Inst.r_state_RNO_2_LC_1_7_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   3756  RISE       1
Debounce_Inst.r_state_RNO_2_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3756  RISE       1
I__92/I                                     LocalMux                       0              3959   3756  RISE       1
I__92/O                                     LocalMux                     330              4289   3756  RISE       1
I__93/I                                     InMux                          0              4289   3756  RISE       1
I__93/O                                     InMux                        259              4548   3756  RISE       1
Debounce_Inst.r_state_RNO_0_LC_1_8_2/in0    LogicCell40_SEQ_MODE_0000      0              4548   3756  RISE       1
Debounce_Inst.r_state_RNO_0_LC_1_8_2/ltout  LogicCell40_SEQ_MODE_0000    365              4913   3756  RISE       1
I__82/I                                     CascadeMux                     0              4913   3756  RISE       1
I__82/O                                     CascadeMux                     0              4913   3756  RISE       1
Debounce_Inst.r_state_LC_1_8_3/in2          LogicCell40_SEQ_MODE_1000      0              4913   3756  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_7_7/in3
Capture Clock    : Debounce_Inst.r_count_8_LC_2_7_7/clk
Setup Constraint : 6660p
Path slack       : 3981p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1866
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
Debounce_Inst.r_count_7_LC_2_7_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   2452  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   2452  RISE       2
I__121/I                                             InMux                          0              4527   3981  RISE       1
I__121/O                                             InMux                        259              4787   3981  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/in3                 LogicCell40_SEQ_MODE_1000      0              4787   3981  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_7_6/in3
Capture Clock    : Debounce_Inst.r_count_7_LC_2_7_6/clk
Setup Constraint : 6660p
Path slack       : 4107p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1740
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
Debounce_Inst.r_count_6_LC_2_7_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275   2452  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401   2452  RISE       2
I__127/I                                             InMux                          0              4401   4107  RISE       1
I__127/O                                             InMux                        259              4661   4107  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/in3                 LogicCell40_SEQ_MODE_1000      0              4661   4107  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_7_5/in3
Capture Clock    : Debounce_Inst.r_count_6_LC_2_7_5/clk
Setup Constraint : 6660p
Path slack       : 4234p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1613
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
Debounce_Inst.r_count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   2452  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   2452  RISE       2
I__133/I                                             InMux                          0              4275   4233  RISE       1
I__133/O                                             InMux                        259              4534   4233  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/in3                 LogicCell40_SEQ_MODE_1000      0              4534   4233  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_7_4/in3
Capture Clock    : Debounce_Inst.r_count_5_LC_2_7_4/clk
Setup Constraint : 6660p
Path slack       : 4360p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1487
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
Debounce_Inst.r_count_4_LC_2_7_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   2452  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   2452  RISE       2
I__142/I                                             InMux                          0              4149   4360  RISE       1
I__142/O                                             InMux                        259              4408   4360  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/in3                 LogicCell40_SEQ_MODE_1000      0              4408   4360  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_7_3/in3
Capture Clock    : Debounce_Inst.r_count_4_LC_2_7_3/clk
Setup Constraint : 6660p
Path slack       : 4486p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1361
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
Debounce_Inst.r_count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   2452  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   2452  RISE       2
I__151/I                                             InMux                          0              4022   4486  RISE       1
I__151/O                                             InMux                        259              4282   4486  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/in3                 LogicCell40_SEQ_MODE_1000      0              4282   4486  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_7_2/in3
Capture Clock    : Debounce_Inst.r_count_3_LC_2_7_2/clk
Setup Constraint : 6660p
Path slack       : 4612p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1235
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   2452  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   2452  RISE       2
I__55/I                                              InMux                          0              3896   4612  RISE       1
I__55/O                                              InMux                        259              4156   4612  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156   4612  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_8_3/lcout
Path End         : r_Switch_1_LC_4_8_1/in0
Capture Clock    : r_Switch_1_LC_4_8_1/clk
Setup Constraint : 6660p
Path slack       : 4710p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8571

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      940
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2066  RISE       4
I__173/I                              Odrv4                          0              2921   4710  RISE       1
I__173/O                              Odrv4                        351              3272   4710  RISE       1
I__176/I                              LocalMux                       0              3272   4710  RISE       1
I__176/O                              LocalMux                     330              3602   4710  RISE       1
I__178/I                              InMux                          0              3602   4710  RISE       1
I__178/O                              InMux                        259              3861   4710  RISE       1
r_Switch_1_LC_4_8_1/in0               LogicCell40_SEQ_MODE_1000      0              3861   4710  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_4_8_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_7_1/in3
Capture Clock    : Debounce_Inst.r_count_2_LC_2_7_1/clk
Setup Constraint : 6660p
Path slack       : 4739p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1108
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout               LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__74/I                                              LocalMux                       0              2921   2452  RISE       1
I__74/O                                              LocalMux                     330              3251   2452  RISE       1
I__77/I                                              InMux                          0              3251   2452  RISE       1
I__77/O                                              InMux                        259              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   2452  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   2452  RISE       2
I__61/I                                              InMux                          0              3770   4738  RISE       1
I__61/O                                              InMux                        259              4029   4738  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029   4738  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_8_3/lcout
Path End         : r_LED_1_LC_4_8_4/in3
Capture Clock    : r_LED_1_LC_4_8_4/clk
Setup Constraint : 6660p
Path slack       : 4907p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      940
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2066  RISE       4
I__173/I                              Odrv4                          0              2921   4710  RISE       1
I__173/O                              Odrv4                        351              3272   4710  RISE       1
I__176/I                              LocalMux                       0              3272   4710  RISE       1
I__176/O                              LocalMux                     330              3602   4710  RISE       1
I__177/I                              InMux                          0              3602   4907  RISE       1
I__177/O                              InMux                        259              3861   4907  RISE       1
r_LED_1_LC_4_8_4/in3                  LogicCell40_SEQ_MODE_1000      0              3861   4907  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_4_8_1/lcout
Path End         : r_LED_1_LC_4_8_4/in0
Capture Clock    : r_LED_1_LC_4_8_4/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8571

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_4_8_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5061  RISE       1
I__179/I                   LocalMux                       0              2921   5061  RISE       1
I__179/O                   LocalMux                     330              3251   5061  RISE       1
I__180/I                   InMux                          0              3251   5061  RISE       1
I__180/O                   InMux                        259              3510   5061  RISE       1
r_LED_1_LC_4_8_4/in0       LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_6_6/in0
Capture Clock    : Debounce_Inst.r_count_1_LC_2_6_6/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -470
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8571

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__75/I                                 LocalMux                       0              2921   5061  RISE       1
I__75/O                                 LocalMux                     330              3251   5061  RISE       1
I__79/I                                 InMux                          0              3251   5061  RISE       1
I__79/O                                 InMux                        259              3510   5061  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/in0    LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_4_8_4/lcout
Path End         : r_LED_1_LC_4_8_4/in1
Capture Clock    : r_LED_1_LC_4_8_4/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5131  RISE       2
I__165/I                LocalMux                       0              2921   5131  RISE       1
I__165/O                LocalMux                     330              3251   5131  RISE       1
I__167/I                InMux                          0              3251   5131  RISE       1
I__167/O                InMux                        259              3510   5131  RISE       1
r_LED_1_LC_4_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_2_9_0/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_9_0/in1
Capture Clock    : Debounce_Inst.r_count_17_LC_2_9_0/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1814  RISE       3
I__188/I                                 LocalMux                       0              2921   5131  RISE       1
I__188/O                                 LocalMux                     330              3251   5131  RISE       1
I__191/I                                 InMux                          0              3251   5131  RISE       1
I__191/O                                 InMux                        259              3510   5131  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_2_8_7/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_8_7/in1
Capture Clock    : Debounce_Inst.r_count_16_LC_2_8_7/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1744  RISE       3
I__195/I                                 LocalMux                       0              2921   4542  RISE       1
I__195/O                                 LocalMux                     330              3251   4542  RISE       1
I__198/I                                 InMux                          0              3251   4542  RISE       1
I__198/O                                 InMux                        259              3510   4542  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_2_8_6/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_8_6/in1
Capture Clock    : Debounce_Inst.r_count_15_LC_2_8_6/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1701  RISE       3
I__203/I                                 LocalMux                       0              2921   4416  RISE       1
I__203/O                                 LocalMux                     330              3251   4416  RISE       1
I__206/I                                 InMux                          0              3251   4416  RISE       1
I__206/O                                 InMux                        259              3510   4416  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_2_8_5/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_8_5/in1
Capture Clock    : Debounce_Inst.r_count_14_LC_2_8_5/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1708  RISE       3
I__210/I                                 LocalMux                       0              2921   4289  RISE       1
I__210/O                                 LocalMux                     330              3251   4289  RISE       1
I__213/I                                 InMux                          0              3251   4289  RISE       1
I__213/O                                 InMux                        259              3510   4289  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_8_3/in1
Capture Clock    : Debounce_Inst.r_count_12_LC_2_8_3/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3104  RISE       3
I__223/I                                 LocalMux                       0              2921   4037  RISE       1
I__223/O                                 LocalMux                     330              3251   4037  RISE       1
I__226/I                                 InMux                          0              3251   4037  RISE       1
I__226/O                                 InMux                        259              3510   4037  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_2_8_2/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_8_2/in1
Capture Clock    : Debounce_Inst.r_count_11_LC_2_8_2/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2087  RISE       3
I__99/I                                  LocalMux                       0              2921   3911  RISE       1
I__99/O                                  LocalMux                     330              3251   3911  RISE       1
I__102/I                                 InMux                          0              3251   3911  RISE       1
I__102/O                                 InMux                        259              3510   3911  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_2_8_1/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_8_1/in1
Capture Clock    : Debounce_Inst.r_count_10_LC_2_8_1/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2045  RISE       3
I__108/I                                 LocalMux                       0              2921   3784  RISE       1
I__108/O                                 LocalMux                     330              3251   3784  RISE       1
I__111/I                                 InMux                          0              3251   3784  RISE       1
I__111/O                                 InMux                        259              3510   3784  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_8_0/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_8_0/in1
Capture Clock    : Debounce_Inst.r_count_9_LC_2_8_0/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2403  RISE       3
I__116/I                                LocalMux                       0              2921   3658  RISE       1
I__116/O                                LocalMux                     330              3251   3658  RISE       1
I__119/I                                InMux                          0              3251   3658  RISE       1
I__119/O                                InMux                        259              3510   3658  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_2_7_7/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_7_7/in1
Capture Clock    : Debounce_Inst.r_count_8_LC_2_7_7/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2508  RISE       3
I__123/I                                LocalMux                       0              2921   3336  RISE       1
I__123/O                                LocalMux                     330              3251   3336  RISE       1
I__126/I                                InMux                          0              3251   3336  RISE       1
I__126/O                                InMux                        259              3510   3336  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_2_7_6/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_7_6/in1
Capture Clock    : Debounce_Inst.r_count_7_LC_2_7_6/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1947  RISE       3
I__129/I                                LocalMux                       0              2921   3209  RISE       1
I__129/O                                LocalMux                     330              3251   3209  RISE       1
I__132/I                                InMux                          0              3251   3209  RISE       1
I__132/O                                InMux                        259              3510   3209  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_2_7_5/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_7_5/in1
Capture Clock    : Debounce_Inst.r_count_6_LC_2_7_5/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1533  RISE       3
I__135/I                                LocalMux                       0              2921   3083  RISE       1
I__135/O                                LocalMux                     330              3251   3083  RISE       1
I__138/I                                InMux                          0              3251   3083  RISE       1
I__138/O                                InMux                        259              3510   3083  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_2_7_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_7_3/in1
Capture Clock    : Debounce_Inst.r_count_4_LC_2_7_3/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1863  RISE       3
I__153/I                                LocalMux                       0              2921   2831  RISE       1
I__153/O                                LocalMux                     330              3251   2831  RISE       1
I__156/I                                InMux                          0              3251   2831  RISE       1
I__156/O                                InMux                        259              3510   2831  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_2_7_2/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_7_2/in1
Capture Clock    : Debounce_Inst.r_count_3_LC_2_7_2/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2704  RISE       2
I__57/I                                 LocalMux                       0              2921   2704  RISE       1
I__57/O                                 LocalMux                     330              3251   2704  RISE       1
I__59/I                                 InMux                          0              3251   2704  RISE       1
I__59/O                                 InMux                        259              3510   2704  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_2_7_1/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_7_1/in1
Capture Clock    : Debounce_Inst.r_count_2_LC_2_7_1/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2578  RISE       2
I__63/I                                 LocalMux                       0              2921   2578  RISE       1
I__63/O                                 LocalMux                     330              3251   2578  RISE       1
I__65/I                                 InMux                          0              3251   2578  RISE       1
I__65/O                                 InMux                        259              3510   2578  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_7_4/in1
Capture Clock    : Debounce_Inst.r_count_5_LC_2_7_4/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1463  RISE       3
I__144/I                                LocalMux                       0              2921   2957  RISE       1
I__144/O                                LocalMux                     330              3251   2957  RISE       1
I__147/I                                InMux                          0              3251   2957  RISE       1
I__147/O                                InMux                        259              3510   2957  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_2_8_4/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_8_4/in1
Capture Clock    : Debounce_Inst.r_count_13_LC_2_8_4/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -400
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8642

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2150  RISE       3
I__217/I                                 LocalMux                       0              2921   4163  RISE       1
I__217/O                                 LocalMux                     330              3251   4163  RISE       1
I__220/I                                 InMux                          0              3251   4163  RISE       1
I__220/O                                 InMux                        259              3510   4163  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_0_LC_2_6_7/in3
Capture Clock    : Debounce_Inst.r_count_0_LC_2_6_7/clk
Setup Constraint : 6660p
Path slack       : 5258p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2452  RISE       4
I__75/I                                 LocalMux                       0              2921   5061  RISE       1
I__75/O                                 LocalMux                     330              3251   5061  RISE       1
I__78/I                                 InMux                          0              3251   5257  RISE       1
I__78/O                                 InMux                        259              3510   5257  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3510   5257  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_6_6/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_6_6/in3
Capture Clock    : Debounce_Inst.r_count_1_LC_2_6_6/clk
Setup Constraint : 6660p
Path slack       : 5258p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2480  RISE       3
I__68/I                                 LocalMux                       0              2921   5257  RISE       1
I__68/O                                 LocalMux                     330              3251   5257  RISE       1
I__71/I                                 InMux                          0              3251   5257  RISE       1
I__71/O                                 InMux                        259              3510   5257  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3510   5257  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_8_3/lcout
Path End         : Debounce_Inst.r_state_LC_1_8_3/in3
Capture Clock    : Debounce_Inst.r_state_LC_1_8_3/clk
Setup Constraint : 6660p
Path slack       : 5258p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#2)   6660
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         8768

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2066  RISE       4
I__172/I                              LocalMux                       0              2921   2066  RISE       1
I__172/O                              LocalMux                     330              3251   2066  RISE       1
I__175/I                              InMux                          0              3251   5257  RISE       1
I__175/O                              InMux                        259              3510   5257  RISE       1
Debounce_Inst.r_state_LC_1_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   5257  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Inst.r_state_LC_1_8_3/in1
Capture Clock    : Debounce_Inst.r_state_LC_1_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                            -379
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Clocked_Logic                  0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__83/I                              Odrv12                         0               973   +INF  FALL       1
I__83/O                              Odrv12                       540              1513   +INF  FALL       1
I__84/I                              Sp12to4                        0              1513   +INF  FALL       1
I__84/O                              Sp12to4                      449              1962   +INF  FALL       1
I__85/I                              Span4Mux_v                     0              1962   +INF  FALL       1
I__85/O                              Span4Mux_v                   372              2333   +INF  FALL       1
I__87/I                              LocalMux                       0              2333   +INF  FALL       1
I__87/O                              LocalMux                     309              2642   +INF  FALL       1
I__89/I                              InMux                          0              2642   +INF  FALL       1
I__89/O                              InMux                        217              2860   +INF  FALL       1
Debounce_Inst.r_state_LC_1_8_3/in1   LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_4_8_4/lcout
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     5798
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8719
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_4_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__166/I                           Odrv4                          0              2921   +INF  RISE       1
I__166/O                           Odrv4                        351              3272   +INF  RISE       1
I__168/I                           Span4Mux_h                     0              3272   +INF  RISE       1
I__168/O                           Span4Mux_h                   302              3574   +INF  RISE       1
I__169/I                           Span4Mux_s3_h                  0              3574   +INF  RISE       1
I__169/O                           Span4Mux_s3_h                231              3805   +INF  RISE       1
I__170/I                           LocalMux                       0              3805   +INF  RISE       1
I__170/O                           LocalMux                     330              4135   +INF  RISE       1
I__171/I                           IoInMux                        0              4135   +INF  RISE       1
I__171/O                           IoInMux                      259              4394   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4394   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6631   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6631   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8719   +INF  FALL       1
o_LED_1                            Clocked_Logic                  0              8719   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_4_8_4/lcout
Path End         : r_LED_1_LC_4_8_4/in1
Capture Clock    : r_LED_1_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__165/I                LocalMux                       0              2921   1066  FALL       1
I__165/O                LocalMux                     309              3230   1066  FALL       1
I__167/I                InMux                          0              3230   1066  FALL       1
I__167/O                InMux                        217              3447   1066  FALL       1
r_LED_1_LC_4_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_4_8_1/lcout
Path End         : r_LED_1_LC_4_8_4/in0
Capture Clock    : r_LED_1_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_4_8_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__179/I                   LocalMux                       0              2921   1066  FALL       1
I__179/O                   LocalMux                     309              3230   1066  FALL       1
I__180/I                   InMux                          0              3230   1066  FALL       1
I__180/O                   InMux                        217              3447   1066  FALL       1
r_LED_1_LC_4_8_4/in0       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_2_9_0/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_9_0/in1
Capture Clock    : Debounce_Inst.r_count_17_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__188/I                                 LocalMux                       0              2921   1066  FALL       1
I__188/O                                 LocalMux                     309              3230   1066  FALL       1
I__191/I                                 InMux                          0              3230   1066  FALL       1
I__191/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_17_LC_2_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_2_8_7/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_8_7/in1
Capture Clock    : Debounce_Inst.r_count_16_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__195/I                                 LocalMux                       0              2921   1066  FALL       1
I__195/O                                 LocalMux                     309              3230   1066  FALL       1
I__198/I                                 InMux                          0              3230   1066  FALL       1
I__198/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_16_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_2_8_6/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_8_6/in1
Capture Clock    : Debounce_Inst.r_count_15_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                                 LocalMux                       0              2921   1066  FALL       1
I__203/O                                 LocalMux                     309              3230   1066  FALL       1
I__206/I                                 InMux                          0              3230   1066  FALL       1
I__206/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_15_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_2_8_5/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_8_5/in1
Capture Clock    : Debounce_Inst.r_count_14_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__210/I                                 LocalMux                       0              2921   1066  FALL       1
I__210/O                                 LocalMux                     309              3230   1066  FALL       1
I__213/I                                 InMux                          0              3230   1066  FALL       1
I__213/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_14_LC_2_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_2_8_4/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_8_4/in1
Capture Clock    : Debounce_Inst.r_count_13_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__217/I                                 LocalMux                       0              2921   1066  FALL       1
I__217/O                                 LocalMux                     309              3230   1066  FALL       1
I__220/I                                 InMux                          0              3230   1066  FALL       1
I__220/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_13_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_8_3/in1
Capture Clock    : Debounce_Inst.r_count_12_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__223/I                                 LocalMux                       0              2921   1066  FALL       1
I__223/O                                 LocalMux                     309              3230   1066  FALL       1
I__226/I                                 InMux                          0              3230   1066  FALL       1
I__226/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_12_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_2_8_2/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_8_2/in1
Capture Clock    : Debounce_Inst.r_count_11_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__99/I                                  LocalMux                       0              2921   1066  FALL       1
I__99/O                                  LocalMux                     309              3230   1066  FALL       1
I__102/I                                 InMux                          0              3230   1066  FALL       1
I__102/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_11_LC_2_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_2_8_1/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_8_1/in1
Capture Clock    : Debounce_Inst.r_count_10_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__108/I                                 LocalMux                       0              2921   1066  FALL       1
I__108/O                                 LocalMux                     309              3230   1066  FALL       1
I__111/I                                 InMux                          0              3230   1066  FALL       1
I__111/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_10_LC_2_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_8_0/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_8_0/in1
Capture Clock    : Debounce_Inst.r_count_9_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__116/I                                LocalMux                       0              2921   1066  FALL       1
I__116/O                                LocalMux                     309              3230   1066  FALL       1
I__119/I                                InMux                          0              3230   1066  FALL       1
I__119/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_9_LC_2_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_2_7_7/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_7_7/in1
Capture Clock    : Debounce_Inst.r_count_8_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__123/I                                LocalMux                       0              2921   1066  FALL       1
I__123/O                                LocalMux                     309              3230   1066  FALL       1
I__126/I                                InMux                          0              3230   1066  FALL       1
I__126/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_8_LC_2_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_2_7_6/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_7_6/in1
Capture Clock    : Debounce_Inst.r_count_7_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__129/I                                LocalMux                       0              2921   1066  FALL       1
I__129/O                                LocalMux                     309              3230   1066  FALL       1
I__132/I                                InMux                          0              3230   1066  FALL       1
I__132/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_7_LC_2_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_2_7_5/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_7_5/in1
Capture Clock    : Debounce_Inst.r_count_6_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__135/I                                LocalMux                       0              2921   1066  FALL       1
I__135/O                                LocalMux                     309              3230   1066  FALL       1
I__138/I                                InMux                          0              3230   1066  FALL       1
I__138/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_6_LC_2_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_7_4/in1
Capture Clock    : Debounce_Inst.r_count_5_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__144/I                                LocalMux                       0              2921   1066  FALL       1
I__144/O                                LocalMux                     309              3230   1066  FALL       1
I__147/I                                InMux                          0              3230   1066  FALL       1
I__147/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_5_LC_2_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_2_7_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_7_3/in1
Capture Clock    : Debounce_Inst.r_count_4_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__153/I                                LocalMux                       0              2921   1066  FALL       1
I__153/O                                LocalMux                     309              3230   1066  FALL       1
I__156/I                                InMux                          0              3230   1066  FALL       1
I__156/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_4_LC_2_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_2_7_2/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_7_2/in1
Capture Clock    : Debounce_Inst.r_count_3_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__57/I                                 LocalMux                       0              2921   1066  FALL       1
I__57/O                                 LocalMux                     309              3230   1066  FALL       1
I__59/I                                 InMux                          0              3230   1066  FALL       1
I__59/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_3_LC_2_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_2_7_1/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_7_1/in1
Capture Clock    : Debounce_Inst.r_count_2_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__63/I                                 LocalMux                       0              2921   1066  FALL       1
I__63/O                                 LocalMux                     309              3230   1066  FALL       1
I__65/I                                 InMux                          0              3230   1066  FALL       1
I__65/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_2_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_0_LC_2_6_7/in3
Capture Clock    : Debounce_Inst.r_count_0_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__75/I                                 LocalMux                       0              2921   1066  FALL       1
I__75/O                                 LocalMux                     309              3230   1066  FALL       1
I__78/I                                 InMux                          0              3230   1066  FALL       1
I__78/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_0_LC_2_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_6_6/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_6_6/in3
Capture Clock    : Debounce_Inst.r_count_1_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__68/I                                 LocalMux                       0              2921   1066  FALL       1
I__68/O                                 LocalMux                     309              3230   1066  FALL       1
I__71/I                                 InMux                          0              3230   1066  FALL       1
I__71/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_1_LC_2_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_8_3/lcout
Path End         : Debounce_Inst.r_state_LC_1_8_3/in3
Capture Clock    : Debounce_Inst.r_state_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__172/I                              LocalMux                       0              2921   1066  FALL       1
I__172/O                              LocalMux                     309              3230   1066  FALL       1
I__175/I                              InMux                          0              3230   1066  FALL       1
I__175/O                              InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_state_LC_1_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_6_7/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_6_6/in0
Capture Clock    : Debounce_Inst.r_count_1_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__75/I                                 LocalMux                       0              2921   1066  FALL       1
I__75/O                                 LocalMux                     309              3230   1066  FALL       1
I__79/I                                 InMux                          0              3230   1066  FALL       1
I__79/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_1_LC_2_6_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_2_8_6/lcout
Path End         : Debounce_Inst.r_state_LC_1_8_3/in2
Capture Clock    : Debounce_Inst.r_state_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      835
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_2_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__202/I                                    LocalMux                       0              2921   1375  FALL       1
I__202/O                                    LocalMux                     309              3230   1375  FALL       1
I__205/I                                    InMux                          0              3230   1375  FALL       1
I__205/O                                    InMux                        217              3447   1375  FALL       1
I__207/I                                    CascadeMux                     0              3447   1375  FALL       1
I__207/O                                    CascadeMux                     0              3447   1375  FALL       1
Debounce_Inst.r_state_RNO_0_LC_1_8_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
Debounce_Inst.r_state_RNO_0_LC_1_8_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__82/I                                     CascadeMux                     0              3756   1375  RISE       1
I__82/O                                     CascadeMux                     0              3756   1375  RISE       1
Debounce_Inst.r_state_LC_1_8_3/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_6_6/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_7_1/in3
Capture Clock    : Debounce_Inst.r_count_2_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      877
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_6_6/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__67/I                                              LocalMux                       0              2921   1417  FALL       1
I__67/O                                              LocalMux                     309              3230   1417  FALL       1
I__70/I                                              InMux                          0              3230   1417  FALL       1
I__70/O                                              InMux                        217              3447   1417  FALL       1
I__72/I                                              CascadeMux                     0              3447   1417  FALL       1
I__72/O                                              CascadeMux                     0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__61/I                                              InMux                          0              3581   1417  FALL       1
I__61/O                                              InMux                        217              3798   1417  FALL       1
Debounce_Inst.r_count_2_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_8_3/lcout
Path End         : r_LED_1_LC_4_8_4/in3
Capture Clock    : r_LED_1_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      898
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__173/I                              Odrv4                          0              2921   1438  FALL       1
I__173/O                              Odrv4                        372              3293   1438  FALL       1
I__176/I                              LocalMux                       0              3293   1438  FALL       1
I__176/O                              LocalMux                     309              3602   1438  FALL       1
I__177/I                              InMux                          0              3602   1438  FALL       1
I__177/O                              InMux                        217              3819   1438  FALL       1
r_LED_1_LC_4_8_4/in3                  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_8_3/lcout
Path End         : r_Switch_1_LC_4_8_1/in0
Capture Clock    : r_Switch_1_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      898
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__173/I                              Odrv4                          0              2921   1438  FALL       1
I__173/O                              Odrv4                        372              3293   1438  FALL       1
I__176/I                              LocalMux                       0              3293   1438  FALL       1
I__176/O                              LocalMux                     309              3602   1438  FALL       1
I__178/I                              InMux                          0              3602   1438  FALL       1
I__178/O                              InMux                        217              3819   1438  FALL       1
r_Switch_1_LC_4_8_1/in0               LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_4_8_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_6_6/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_7_2/in3
Capture Clock    : Debounce_Inst.r_count_3_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      982
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_6_6/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__67/I                                              LocalMux                       0              2921   1417  FALL       1
I__67/O                                              LocalMux                     309              3230   1417  FALL       1
I__70/I                                              InMux                          0              3230   1417  FALL       1
I__70/O                                              InMux                        217              3447   1417  FALL       1
I__72/I                                              CascadeMux                     0              3447   1417  FALL       1
I__72/O                                              CascadeMux                     0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
Debounce_Inst.r_count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
Debounce_Inst.r_count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__55/I                                              InMux                          0              3686   1522  FALL       1
I__55/O                                              InMux                        217              3903   1522  FALL       1
Debounce_Inst.r_count_3_LC_2_7_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_2_8_6/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_8_7/in3
Capture Clock    : Debounce_Inst.r_count_16_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_2_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                                    LocalMux                       0              2921   1066  FALL       1
I__203/O                                    LocalMux                     309              3230   1066  FALL       1
I__206/I                                    InMux                          0              3230   1066  FALL       1
I__206/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_15_LC_2_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_15_LC_2_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__193/I                                    InMux                          0              3693   1529  FALL       1
I__193/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_16_LC_2_8_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_2_8_5/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_8_6/in3
Capture Clock    : Debounce_Inst.r_count_15_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_2_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__210/I                                    LocalMux                       0              2921   1066  FALL       1
I__210/O                                    LocalMux                     309              3230   1066  FALL       1
I__213/I                                    InMux                          0              3230   1066  FALL       1
I__213/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_14_LC_2_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_14_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__201/I                                    InMux                          0              3693   1529  FALL       1
I__201/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_15_LC_2_8_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_2_8_4/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_8_5/in3
Capture Clock    : Debounce_Inst.r_count_14_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_2_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__217/I                                    LocalMux                       0              2921   1066  FALL       1
I__217/O                                    LocalMux                     309              3230   1066  FALL       1
I__220/I                                    InMux                          0              3230   1066  FALL       1
I__220/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_13_LC_2_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_13_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__208/I                                    InMux                          0              3693   1529  FALL       1
I__208/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_14_LC_2_8_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_8_4/in3
Capture Clock    : Debounce_Inst.r_count_13_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__223/I                                    LocalMux                       0              2921   1066  FALL       1
I__223/O                                    LocalMux                     309              3230   1066  FALL       1
I__226/I                                    InMux                          0              3230   1066  FALL       1
I__226/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_12_LC_2_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_12_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__214/I                                    InMux                          0              3693   1529  FALL       1
I__214/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_13_LC_2_8_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_2_8_2/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_8_3/in3
Capture Clock    : Debounce_Inst.r_count_12_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_2_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__99/I                                     LocalMux                       0              2921   1066  FALL       1
I__99/O                                     LocalMux                     309              3230   1066  FALL       1
I__102/I                                    InMux                          0              3230   1066  FALL       1
I__102/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_11_LC_2_8_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_11_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__221/I                                    InMux                          0              3693   1529  FALL       1
I__221/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_12_LC_2_8_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_2_8_1/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_8_2/in3
Capture Clock    : Debounce_Inst.r_count_11_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_2_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__108/I                                    LocalMux                       0              2921   1066  FALL       1
I__108/O                                    LocalMux                     309              3230   1066  FALL       1
I__111/I                                    InMux                          0              3230   1066  FALL       1
I__111/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_10_LC_2_8_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_10_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__97/I                                     InMux                          0              3693   1529  FALL       1
I__97/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_11_LC_2_8_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_8_0/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_8_1/in3
Capture Clock    : Debounce_Inst.r_count_10_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__116/I                                   LocalMux                       0              2921   1066  FALL       1
I__116/O                                   LocalMux                     309              3230   1066  FALL       1
I__119/I                                   InMux                          0              3230   1066  FALL       1
I__119/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_9_LC_2_8_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_9_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__106/I                                   InMux                          0              3693   1529  FALL       1
I__106/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_10_LC_2_8_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_2_7_6/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_7_7/in3
Capture Clock    : Debounce_Inst.r_count_8_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__129/I                                   LocalMux                       0              2921   1066  FALL       1
I__129/O                                   LocalMux                     309              3230   1066  FALL       1
I__132/I                                   InMux                          0              3230   1066  FALL       1
I__132/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_7_LC_2_7_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_7_LC_2_7_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__121/I                                   InMux                          0              3693   1529  FALL       1
I__121/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_8_LC_2_7_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_2_7_5/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_7_6/in3
Capture Clock    : Debounce_Inst.r_count_7_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_2_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__135/I                                   LocalMux                       0              2921   1066  FALL       1
I__135/O                                   LocalMux                     309              3230   1066  FALL       1
I__138/I                                   InMux                          0              3230   1066  FALL       1
I__138/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_6_LC_2_7_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_6_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__127/I                                   InMux                          0              3693   1529  FALL       1
I__127/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_7_LC_2_7_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_7_4/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_7_5/in3
Capture Clock    : Debounce_Inst.r_count_6_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__144/I                                   LocalMux                       0              2921   1066  FALL       1
I__144/O                                   LocalMux                     309              3230   1066  FALL       1
I__147/I                                   InMux                          0              3230   1066  FALL       1
I__147/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_5_LC_2_7_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_5_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__133/I                                   InMux                          0              3693   1529  FALL       1
I__133/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_6_LC_2_7_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_2_7_3/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_7_4/in3
Capture Clock    : Debounce_Inst.r_count_5_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_2_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__153/I                                   LocalMux                       0              2921   1066  FALL       1
I__153/O                                   LocalMux                     309              3230   1066  FALL       1
I__156/I                                   InMux                          0              3230   1066  FALL       1
I__156/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_4_LC_2_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_4_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__142/I                                   InMux                          0              3693   1529  FALL       1
I__142/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_5_LC_2_7_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_2_7_2/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_7_3/in3
Capture Clock    : Debounce_Inst.r_count_4_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                      989
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_2_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__57/I                                    LocalMux                       0              2921   1066  FALL       1
I__57/O                                    LocalMux                     309              3230   1066  FALL       1
I__59/I                                    InMux                          0              3230   1066  FALL       1
I__59/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_3_LC_2_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_3_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__151/I                                   InMux                          0              3693   1529  FALL       1
I__151/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_4_LC_2_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_2_8_7/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_9_0/in3
Capture Clock    : Debounce_Inst.r_count_17_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1165
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_2_8_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__195/I                                    LocalMux                       0              2921   1066  FALL       1
I__195/O                                    LocalMux                     309              3230   1066  FALL       1
I__198/I                                    InMux                          0              3230   1066  FALL       1
I__198/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_16_LC_2_8_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Inst.r_count_16_LC_2_8_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_9_0_/carryinitin               ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_9_0_/carryinitout              ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__192/I                                    InMux                          0              3868   1704  FALL       1
I__192/O                                    InMux                        217              4086   1704  FALL       1
Debounce_Inst.r_count_17_LC_2_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_2_7_7/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_8_0/in3
Capture Clock    : Debounce_Inst.r_count_9_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1165
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_2_7_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__123/I                                   LocalMux                       0              2921   1066  FALL       1
I__123/O                                   LocalMux                     309              3230   1066  FALL       1
I__126/I                                   InMux                          0              3230   1066  FALL       1
I__126/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_8_LC_2_7_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Inst.r_count_8_LC_2_7_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_8_0_/carryinitin              ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_8_0_/carryinitout             ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__114/I                                   InMux                          0              3868   1704  FALL       1
I__114/O                                   InMux                        217              4086   1704  FALL       1
Debounce_Inst.r_count_9_LC_2_8_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_2_8_1/lcout
Path End         : Debounce_Inst.r_state_LC_1_8_3/in0
Capture Clock    : Debounce_Inst.r_state_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2381

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     1340
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_2_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__109/I                                    LocalMux                       0              2921   1880  FALL       1
I__109/O                                    LocalMux                     309              3230   1880  FALL       1
I__112/I                                    InMux                          0              3230   1880  FALL       1
I__112/O                                    InMux                        217              3447   1880  FALL       1
Debounce_Inst.r_state_RNO_1_LC_1_7_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Debounce_Inst.r_state_RNO_1_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__90/I                                     LocalMux                       0              3735   1880  FALL       1
I__90/O                                     LocalMux                     309              4044   1880  FALL       1
I__91/I                                     InMux                          0              4044   1880  FALL       1
I__91/O                                     InMux                        217              4261   1880  FALL       1
Debounce_Inst.r_state_LC_1_8_3/in0          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_8_7/sr
Capture Clock    : Debounce_Inst.r_count_16_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__183/I                                                      SRMux                          0              4990   3164  FALL       1
I__183/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_16_LC_2_8_7/sr                          LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_8_6/sr
Capture Clock    : Debounce_Inst.r_count_15_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__183/I                                                      SRMux                          0              4990   3164  FALL       1
I__183/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_15_LC_2_8_6/sr                          LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_8_5/sr
Capture Clock    : Debounce_Inst.r_count_14_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__183/I                                                      SRMux                          0              4990   3164  FALL       1
I__183/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_14_LC_2_8_5/sr                          LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_8_4/sr
Capture Clock    : Debounce_Inst.r_count_13_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__183/I                                                      SRMux                          0              4990   3164  FALL       1
I__183/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_13_LC_2_8_4/sr                          LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_8_3/sr
Capture Clock    : Debounce_Inst.r_count_12_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__183/I                                                      SRMux                          0              4990   3164  FALL       1
I__183/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_12_LC_2_8_3/sr                          LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_8_2/sr
Capture Clock    : Debounce_Inst.r_count_11_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__183/I                                                      SRMux                          0              4990   3164  FALL       1
I__183/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_11_LC_2_8_2/sr                          LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_8_1/sr
Capture Clock    : Debounce_Inst.r_count_10_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__183/I                                                      SRMux                          0              4990   3164  FALL       1
I__183/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_10_LC_2_8_1/sr                          LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_8_0/sr
Capture Clock    : Debounce_Inst.r_count_9_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__183/I                                                      SRMux                          0              4990   3164  FALL       1
I__183/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_9_LC_2_8_0/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_8_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_7_7/sr
Capture Clock    : Debounce_Inst.r_count_8_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__184/I                                                      SRMux                          0              4990   3164  FALL       1
I__184/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_8_LC_2_7_7/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_7_6/sr
Capture Clock    : Debounce_Inst.r_count_7_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__184/I                                                      SRMux                          0              4990   3164  FALL       1
I__184/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_7_LC_2_7_6/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_7_5/sr
Capture Clock    : Debounce_Inst.r_count_6_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__184/I                                                      SRMux                          0              4990   3164  FALL       1
I__184/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_6_LC_2_7_5/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_7_4/sr
Capture Clock    : Debounce_Inst.r_count_5_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__184/I                                                      SRMux                          0              4990   3164  FALL       1
I__184/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_5_LC_2_7_4/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_7_3/sr
Capture Clock    : Debounce_Inst.r_count_4_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__184/I                                                      SRMux                          0              4990   3164  FALL       1
I__184/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_4_LC_2_7_3/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_7_2/sr
Capture Clock    : Debounce_Inst.r_count_3_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__184/I                                                      SRMux                          0              4990   3164  FALL       1
I__184/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_3_LC_2_7_2/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_7_1/sr
Capture Clock    : Debounce_Inst.r_count_2_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__184/I                                                      SRMux                          0              4990   3164  FALL       1
I__184/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_2_LC_2_7_1/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_9_0/sr
Capture Clock    : Debounce_Inst.r_count_17_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__185/I                                                      SRMux                          0              4990   3164  FALL       1
I__185/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_17_LC_2_9_0/sr                          LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_0_LC_2_6_7/sr
Capture Clock    : Debounce_Inst.r_count_0_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__186/I                                                      SRMux                          0              4990   3164  FALL       1
I__186/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_0_LC_2_6_7/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_8_3/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_6_6/sr
Capture Clock    : Debounce_Inst.r_count_1_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -197
----------------------------------------------------   ---- 
End-of-path required time (ps)                         2184

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2427
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_8_3/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__222/I                                                      LocalMux                       0              2921   2251  FALL       1
I__222/O                                                      LocalMux                     309              3230   2251  FALL       1
I__224/I                                                      InMux                          0              3230   3164  FALL       1
I__224/O                                                      InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_12_LC_1_7_2/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__51/I                                                       LocalMux                       0              3826   3164  FALL       1
I__51/O                                                       LocalMux                     309              4135   3164  FALL       1
I__52/I                                                       IoInMux                        0              4135   3164  FALL       1
I__52/O                                                       IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_count_RNIQ7HN5_0_12/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__181/I                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__181/O                                                      gio2CtrlBuf                    0              4913   3164  FALL       1
I__182/I                                                      GlobalMux                      0              4913   3164  FALL       1
I__182/O                                                      GlobalMux                     77              4990   3164  FALL       1
I__186/I                                                      SRMux                          0              4990   3164  FALL       1
I__186/O                                                      SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_1_LC_2_6_6/sr                           LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Inst.r_state_LC_1_8_3/in1
Capture Clock    : Debounce_Inst.r_state_LC_1_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Clocked_Logic|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2381
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Clocked_Logic                  0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__83/I                              Odrv12                         0               973   +INF  FALL       1
I__83/O                              Odrv12                       540              1513   +INF  FALL       1
I__84/I                              Sp12to4                        0              1513   +INF  FALL       1
I__84/O                              Sp12to4                      449              1962   +INF  FALL       1
I__85/I                              Span4Mux_v                     0              1962   +INF  FALL       1
I__85/O                              Span4Mux_v                   372              2333   +INF  FALL       1
I__87/I                              LocalMux                       0              2333   +INF  FALL       1
I__87/O                              LocalMux                     309              2642   +INF  FALL       1
I__89/I                              InMux                          0              2642   +INF  FALL       1
I__89/O                              InMux                        217              2860   +INF  FALL       1
Debounce_Inst.r_state_LC_1_8_3/in1   LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_8_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_4_8_4/lcout
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Clocked_Logic|i_Clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     5798
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8719
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_4_8_4/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_4_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__166/I                           Odrv4                          0              2921   +INF  RISE       1
I__166/O                           Odrv4                        351              3272   +INF  RISE       1
I__168/I                           Span4Mux_h                     0              3272   +INF  RISE       1
I__168/O                           Span4Mux_h                   302              3574   +INF  RISE       1
I__169/I                           Span4Mux_s3_h                  0              3574   +INF  RISE       1
I__169/O                           Span4Mux_s3_h                231              3805   +INF  RISE       1
I__170/I                           LocalMux                       0              3805   +INF  RISE       1
I__170/O                           LocalMux                     330              4135   +INF  RISE       1
I__171/I                           IoInMux                        0              4135   +INF  RISE       1
I__171/O                           IoInMux                      259              4394   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4394   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6631   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6631   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8719   +INF  FALL       1
o_LED_1                            Clocked_Logic                  0              8719   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

