# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIFO.srcs/sources_1/new/FIFO.vhd" \
"../../../../FIFO.srcs/sim_1/imports/VHDL_-_FIFO/FIFO_sim.vhd" \

# Do not sort compile order
nosort
