Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu May 24 23:24:53 2018
| Host         : fedora running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.276        0.000                      0                  911        0.095        0.000                      0                  911        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               2.276        0.000                      0                  911        0.095        0.000                      0                  911        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 4.634ns (59.677%)  route 3.131ns (40.323%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.404 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.404    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.521 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.521    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.844 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.844    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_6
    SLICE_X46Y24         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.431    14.772    i_source_multiplexer_entity/CLK
    SLICE_X46Y24         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[29]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDCE (Setup_fdce_C_D)        0.109    15.120    i_source_multiplexer_entity/s_x_dir_reg[29]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 4.626ns (59.636%)  route 3.131ns (40.364%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.404 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.404    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.521 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.521    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.836 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.836    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_4
    SLICE_X46Y24         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.431    14.772    i_source_multiplexer_entity/CLK
    SLICE_X46Y24         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[31]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDCE (Setup_fdce_C_D)        0.109    15.120    i_source_multiplexer_entity/s_x_dir_reg[31]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 4.550ns (59.237%)  route 3.131ns (40.764%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.404 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.404    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.521 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.521    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.760 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.760    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_5
    SLICE_X46Y24         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.431    14.772    i_source_multiplexer_entity/CLK
    SLICE_X46Y24         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[30]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDCE (Setup_fdce_C_D)        0.109    15.120    i_source_multiplexer_entity/s_x_dir_reg[30]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 4.530ns (59.130%)  route 3.131ns (40.870%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.404 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.404    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.521 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.521    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.740 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.740    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_7
    SLICE_X46Y24         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.431    14.772    i_source_multiplexer_entity/CLK
    SLICE_X46Y24         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[28]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDCE (Setup_fdce_C_D)        0.109    15.120    i_source_multiplexer_entity/s_x_dir_reg[28]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -12.740    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 4.517ns (59.061%)  route 3.131ns (40.939%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.404 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.404    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.727 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.727    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_6
    SLICE_X46Y23         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.433    14.774    i_source_multiplexer_entity/CLK
    SLICE_X46Y23         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[25]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y23         FDCE (Setup_fdce_C_D)        0.109    15.122    i_source_multiplexer_entity/s_x_dir_reg[25]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 4.509ns (59.018%)  route 3.131ns (40.982%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.404 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.404    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.719 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.719    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_4
    SLICE_X46Y23         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.433    14.774    i_source_multiplexer_entity/CLK
    SLICE_X46Y23         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[27]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y23         FDCE (Setup_fdce_C_D)        0.109    15.122    i_source_multiplexer_entity/s_x_dir_reg[27]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 4.433ns (58.606%)  route 3.131ns (41.394%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.404 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.404    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.643 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.643    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_5
    SLICE_X46Y23         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.433    14.774    i_source_multiplexer_entity/CLK
    SLICE_X46Y23         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[26]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y23         FDCE (Setup_fdce_C_D)        0.109    15.122    i_source_multiplexer_entity/s_x_dir_reg[26]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 4.413ns (58.496%)  route 3.131ns (41.504%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.404 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.404    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.623 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.623    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_7
    SLICE_X46Y23         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.433    14.774    i_source_multiplexer_entity/CLK
    SLICE_X46Y23         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[24]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y23         FDCE (Setup_fdce_C_D)        0.109    15.122    i_source_multiplexer_entity/s_x_dir_reg[24]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 4.400ns (58.425%)  route 3.131ns (41.575%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.610 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.610    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_6
    SLICE_X46Y22         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.434    14.775    i_source_multiplexer_entity/CLK
    SLICE_X46Y22         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[21]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X46Y22         FDCE (Setup_fdce_C_D)        0.109    15.123    i_source_multiplexer_entity/s_x_dir_reg[21]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 4.392ns (58.380%)  route 3.131ns (41.620%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.558     5.079    i_source_multiplexer_entity/CLK
    SLICE_X46Y17         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=21, routed)          0.692     6.290    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.810 r  i_source_multiplexer_entity/s_change1__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.810    i_source_multiplexer_entity/s_change1__0_carry__7_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  i_source_multiplexer_entity/s_change1__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    i_source_multiplexer_entity/s_change1__0_carry__8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.250 r  i_source_multiplexer_entity/s_change1__0_carry__9/O[1]
                         net (fo=2, routed)           0.777     8.027    i_source_multiplexer_entity/s_change2[9]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.306     8.333 r  i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.333    i_source_multiplexer_entity/s_change1_inferred__0_carry_i_5_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.883 r  i_source_multiplexer_entity/s_change1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    i_source_multiplexer_entity/s_change1_inferred__0_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    i_source_multiplexer_entity/s_change1_inferred__0_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_source_multiplexer_entity/s_change1_inferred__0_carry__1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.382 r  i_source_multiplexer_entity/s_change1_inferred__0_carry__2/CO[0]
                         net (fo=62, routed)          1.132    10.514    i_source_multiplexer_entity/s_change1_inferred__0_carry__2_n_3
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.373    10.887 r  i_source_multiplexer_entity/s_x_dir[4]_i_4/O
                         net (fo=1, routed)           0.529    11.416    i_source_multiplexer_entity/s_x_dir[4]_i_4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.936 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.936    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.053 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.170 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.170    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.287 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.287    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.602 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.602    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_4
    SLICE_X46Y22         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.434    14.775    i_source_multiplexer_entity/CLK
    SLICE_X46Y22         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[23]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X46Y22         FDCE (Setup_fdce_C_D)        0.109    15.123    i_source_multiplexer_entity/s_x_dir_reg[23]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  2.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.298%)  route 0.192ns (57.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.443    i_memory_control_1_entity/CLK
    SLICE_X48Y17         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_memory_control_1_entity/s_rom_addr_reg[3]/Q
                         net (fo=30, routed)          0.192     1.776    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.869     1.997    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.682    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_vga_control_entity/s_enctr_v_sync_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_v_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.174%)  route 0.266ns (58.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.561     1.444    i_vga_control_entity/CLK
    SLICE_X39Y11         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_vga_control_entity/s_enctr_v_sync_reg[6]/Q
                         net (fo=24, routed)          0.266     1.851    i_vga_control_entity/s_v_sync_reg_0[6]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  i_vga_control_entity/s_v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.896    i_vga_control_entity/s_v_sync_i_1_n_0
    SLICE_X35Y12         FDCE                                         r  i_vga_control_entity/s_v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.827     1.954    i_vga_control_entity/CLK
    SLICE_X35Y12         FDCE                                         r  i_vga_control_entity/s_v_sync_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y12         FDCE (Hold_fdce_C_D)         0.091     1.796    i_vga_control_entity/s_v_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_source_multiplexer_entity/s_rgb_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_rgb_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.183ns (38.501%)  route 0.292ns (61.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.554     1.437    i_source_multiplexer_entity/CLK
    SLICE_X37Y20         FDCE                                         r  i_source_multiplexer_entity/s_rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  i_source_multiplexer_entity/s_rgb_reg[1]/Q
                         net (fo=1, routed)           0.292     1.870    i_vga_control_entity/s_rgb_reg[11]_5[1]
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.042     1.912 r  i_vga_control_entity/s_rgb[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.912    i_vga_control_entity/s_rgb[1]_i_1__0_n_0
    SLICE_X32Y21         FDCE                                         r  i_vga_control_entity/s_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.820     1.947    i_vga_control_entity/CLK
    SLICE_X32Y21         FDCE                                         r  i_vga_control_entity/s_rgb_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X32Y21         FDCE (Hold_fdce_C_D)         0.107     1.805    i_vga_control_entity/s_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.683%)  route 0.206ns (59.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.443    i_memory_control_1_entity/CLK
    SLICE_X48Y17         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_memory_control_1_entity/s_rom_addr_reg[4]/Q
                         net (fo=30, routed)          0.206     1.790    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y3          RAMB36E1                                     r  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.869     1.997    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.682    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.648%)  route 0.319ns (69.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.443    i_memory_control_2_entity/CLK
    SLICE_X35Y10         FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_memory_control_2_entity/s_rom_addr_reg[12]/Q
                         net (fo=8, routed)           0.319     1.903    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X37Y6          FDRE                                         r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.832     1.959    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y6          FDRE                                         r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.070     1.780    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_current_val_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.556     1.439    i_memory_control_1_entity/CLK
    SLICE_X51Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  i_memory_control_1_entity/s_rom_current_val_reg[9]/Q
                         net (fo=1, routed)           0.080     1.660    i_memory_control_1_entity/s_rom_current_val[9]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.705 r  i_memory_control_1_entity/s_rom_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.705    i_memory_control_1_entity/s_rom_addr[9]_i_1_n_0
    SLICE_X50Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.825     1.952    i_memory_control_1_entity/CLK
    SLICE_X50Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[9]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y21         FDCE (Hold_fdce_C_D)         0.121     1.573    i_memory_control_1_entity/s_rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.558     1.441    i_memory_control_1_entity/CLK
    SLICE_X51Y19         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  i_memory_control_1_entity/s_rom_current_val_reg[1]/Q
                         net (fo=1, routed)           0.087     1.669    i_memory_control_1_entity/s_rom_current_val[1]
    SLICE_X50Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.714 r  i_memory_control_1_entity/s_rom_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.714    i_memory_control_1_entity/s_rom_addr[1]_i_1_n_0
    SLICE_X50Y19         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.827     1.954    i_memory_control_1_entity/CLK
    SLICE_X50Y19         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[1]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.120     1.574    i_memory_control_1_entity/s_rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_current_val_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_addr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.556     1.439    i_memory_control_1_entity/CLK
    SLICE_X51Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  i_memory_control_1_entity/s_rom_current_val_reg[14]/Q
                         net (fo=1, routed)           0.087     1.667    i_memory_control_1_entity/s_rom_current_val[14]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.712 r  i_memory_control_1_entity/s_rom_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     1.712    i_memory_control_1_entity/s_rom_addr[14]_i_1_n_0
    SLICE_X50Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.825     1.952    i_memory_control_1_entity/CLK
    SLICE_X50Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[14]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y21         FDCE (Hold_fdce_C_D)         0.120     1.572    i_memory_control_1_entity/s_rom_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.869%)  route 0.241ns (63.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.558     1.441    i_memory_control_1_entity/CLK
    SLICE_X48Y19         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  i_memory_control_1_entity/s_rom_addr_reg[5]/Q
                         net (fo=30, routed)          0.241     1.824    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.869     1.997    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.682    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.609%)  route 0.255ns (64.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.443    i_memory_control_1_entity/CLK
    SLICE_X48Y17         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_memory_control_1_entity/s_rom_addr_reg[2]/Q
                         net (fo=30, routed)          0.255     1.839    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y3          RAMB36E1                                     r  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.869     1.997    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.682    i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y45  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_31_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_76_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y5   i_memory_control_2_entity/s_rgb_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y5   i_memory_control_2_entity/s_rgb_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y5   i_memory_control_2_entity/s_rgb_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y5   i_memory_control_2_entity/s_rgb_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y6   i_memory_control_2_entity/s_rgb_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y45  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y42  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_79_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y5   i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_88_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15  i_io_logic_entity/pbsync_1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15  i_io_logic_entity/pbsync_1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15  i_io_logic_entity/pbsync_1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15  i_io_logic_entity/pbsync_1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y15  i_io_logic_entity/pbsync_2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y15  i_io_logic_entity/pbsync_2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y15  i_io_logic_entity/pbsync_2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16  i_io_logic_entity/pbsync_2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y16  i_io_logic_entity/pbsync_3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y16  i_io_logic_entity/pbsync_3_reg[1]/C



