{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699697120471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699697120471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 18:05:20 2023 " "Processing started: Sat Nov 11 18:05:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699697120471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699697120471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instruction_Decoder -c Instruction_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instruction_Decoder -c Instruction_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699697120471 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699697120580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decoder " "Found entity 1: Instruction_Decoder" {  } { { "Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Instruction_Decoder/Instruction_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699697120599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699697120599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decoder_tb " "Found entity 1: Instruction_Decoder_tb" {  } { { "Instruction_Decoder_tb.v" "" { Text "X:/altera/13.1/quartus/Instruction_Decoder/Instruction_Decoder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699697120600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699697120600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instruction_Decoder " "Elaborating entity \"Instruction_Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699697120610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699697120834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699697120938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699697120938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[2\] " "No output dependent on input pin \"Inst\[2\]\"" {  } { { "Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Instruction_Decoder/Instruction_Decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699697120952 "|Instruction_Decoder|Inst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[3\] " "No output dependent on input pin \"Inst\[3\]\"" {  } { { "Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Instruction_Decoder/Instruction_Decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699697120952 "|Instruction_Decoder|Inst[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[4\] " "No output dependent on input pin \"Inst\[4\]\"" {  } { { "Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Instruction_Decoder/Instruction_Decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699697120952 "|Instruction_Decoder|Inst[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[5\] " "No output dependent on input pin \"Inst\[5\]\"" {  } { { "Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Instruction_Decoder/Instruction_Decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699697120952 "|Instruction_Decoder|Inst[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[6\] " "No output dependent on input pin \"Inst\[6\]\"" {  } { { "Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Instruction_Decoder/Instruction_Decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699697120952 "|Instruction_Decoder|Inst[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[7\] " "No output dependent on input pin \"Inst\[7\]\"" {  } { { "Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Instruction_Decoder/Instruction_Decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699697120952 "|Instruction_Decoder|Inst[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699697120952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699697120953 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699697120953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699697120953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699697120953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699697120962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 18:05:20 2023 " "Processing ended: Sat Nov 11 18:05:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699697120962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699697120962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699697120962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699697120962 ""}
