/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:04:21 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_ftm_uart.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:18p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_FTM_UART_H__
#define BCHP_FTM_UART_H__

/***************************************************************************
 *FTM_UART - FTM UART Register Set
 ***************************************************************************/
#define BCHP_FTM_UART_RBR                        0x01400000 /* Receive Buffer Register */
#define BCHP_FTM_UART_THR                        0x01400000 /* Transmit Holding Register */
#define BCHP_FTM_UART_DLH                        0x01400004 /* Divisor Latch High */
#define BCHP_FTM_UART_DLL                        0x01400000 /* Divisor Latch Low */
#define BCHP_FTM_UART_IER                        0x01400004 /* Interrupt Enable Register */
#define BCHP_FTM_UART_IIR                        0x01400008 /* Interrupt Identity Register */
#define BCHP_FTM_UART_FCR                        0x01400008 /* FIFO Control Register */
#define BCHP_FTM_UART_LCR                        0x0140000c /* Line Control Register */
#define BCHP_FTM_UART_MCR                        0x01400010 /* Modem Control Register */
#define BCHP_FTM_UART_LSR                        0x01400014 /* Line Status Register */
#define BCHP_FTM_UART_MSR                        0x01400018 /* Modem Status Register */
#define BCHP_FTM_UART_SCR                        0x0140001c /* Scratchpad Register */
#define BCHP_FTM_UART_SRBR                       0x01400030 /* Shadow Receive Buffer Register (0030h - 006Ch) */
#define BCHP_FTM_UART_STHR                       0x01400030 /* Shadow Transmit Holding Register (0030h - 006Ch) */
#define BCHP_FTM_UART_FAR                        0x01400070 /* FIFO Access Register */
#define BCHP_FTM_UART_TFR                        0x01400074 /* Transmit FIFO Read */
#define BCHP_FTM_UART_RFW                        0x01400078 /* Receive FIFO Write */
#define BCHP_FTM_UART_USR                        0x0140007c /* UART Status Register */
#define BCHP_FTM_UART_TFL                        0x01400080 /* Transmit FIFO Level */
#define BCHP_FTM_UART_RFL                        0x01400084 /* Receive FIFO Level */
#define BCHP_FTM_UART_SRR                        0x01400088 /* Software Reset Register */
#define BCHP_FTM_UART_SRTS                       0x0140008c /* Shadow Request to Send */
#define BCHP_FTM_UART_SBCR                       0x01400090 /* Shadow Break Control Register */
#define BCHP_FTM_UART_SDMAM                      0x01400094 /* Shadow DMA Mode */
#define BCHP_FTM_UART_SFE                        0x01400098 /* Shadow FIFO Enable */
#define BCHP_FTM_UART_SRT                        0x0140009c /* Shadow RCVR Trigger */
#define BCHP_FTM_UART_STET                       0x014000a0 /* Shadow TX Empty Trigger */
#define BCHP_FTM_UART_HTX                        0x014000a4 /* Halt TX */
#define BCHP_FTM_UART_DMASA                      0x014000a8 /* DMA Software Acknowledge */
#define BCHP_FTM_UART_ASSIST_HBBR                0x014000b0 /* Heartbeat Packet Buffer Register */
#define BCHP_FTM_UART_ASSIST_SPBR                0x014000b4 /* Special Packet Buffer Register */
#define BCHP_FTM_UART_ASSIST_STBR                0x014000b8 /* Store Packet Buffer Register */
#define BCHP_FTM_UART_ASSIST_BLVR                0x014000bc /* Buffer Level Register */
#define BCHP_FTM_UART_ASSIST_BRR                 0x014000c0 /* Buffer Reset Register */
#define BCHP_FTM_UART_ASSIST_PCTL1R              0x014000c4 /* Packet Control 1 Register */
#define BCHP_FTM_UART_ASSIST_PCTL2R              0x014000c8 /* Packet Control 2 Register */
#define BCHP_FTM_UART_ASSIST_OPR                 0x014000cc /* Assist Operation Mode Register */
#define BCHP_FTM_UART_ASSIST_RXMGNTR             0x014000d0 /* RX Bit Mask Management Register */
#define BCHP_FTM_UART_ASSIST_RXMGNT2R            0x014000d4 /* RX Bit Mask Management 2 Register */
#define BCHP_FTM_UART_ASSIST_CMDTRR              0x014000d8 /* Command for Tracking Register */
#define BCHP_FTM_UART_ASSIST_SERNR               0x014000dc /* FTM Serial Number Register */
#define BCHP_FTM_UART_ASSIST_SERNMGNTR           0x014000e0 /* FTM Serial Number Initialize Register */
#define BCHP_FTM_UART_ASSIST_SERNMGNT2R          0x014000e4 /* Old FTM Serial Number Register */
#define BCHP_FTM_UART_ASSIST_DBGR                0x014000e8 /* Assist Debug Register */
#define BCHP_FTM_UART_CPR                        0x014000f4 /* Component Parameter Register */
#define BCHP_FTM_UART_UCV                        0x014000f8 /* UART Component Version */
#define BCHP_FTM_UART_CTR                        0x014000fc /* Component Type Register */

/***************************************************************************
 *RBR - Receive Buffer Register
 ***************************************************************************/
/* FTM_UART :: RBR :: reserved0 [31:08] */
#define BCHP_FTM_UART_RBR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_RBR_reserved0_SHIFT                          8

/* FTM_UART :: RBR :: RBR [07:00] */
#define BCHP_FTM_UART_RBR_RBR_MASK                                 0x000000ff
#define BCHP_FTM_UART_RBR_RBR_SHIFT                                0

/***************************************************************************
 *THR - Transmit Holding Register
 ***************************************************************************/
/* FTM_UART :: THR :: reserved0 [31:08] */
#define BCHP_FTM_UART_THR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_THR_reserved0_SHIFT                          8

/* FTM_UART :: THR :: THR [07:00] */
#define BCHP_FTM_UART_THR_THR_MASK                                 0x000000ff
#define BCHP_FTM_UART_THR_THR_SHIFT                                0

/***************************************************************************
 *DLH - Divisor Latch High
 ***************************************************************************/
/* FTM_UART :: DLH :: reserved0 [31:08] */
#define BCHP_FTM_UART_DLH_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_DLH_reserved0_SHIFT                          8

/* FTM_UART :: DLH :: DLH [07:00] */
#define BCHP_FTM_UART_DLH_DLH_MASK                                 0x000000ff
#define BCHP_FTM_UART_DLH_DLH_SHIFT                                0

/***************************************************************************
 *DLL - Divisor Latch Low
 ***************************************************************************/
/* FTM_UART :: DLL :: reserved0 [31:08] */
#define BCHP_FTM_UART_DLL_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_DLL_reserved0_SHIFT                          8

/* FTM_UART :: DLL :: DLL [07:00] */
#define BCHP_FTM_UART_DLL_DLL_MASK                                 0x000000ff
#define BCHP_FTM_UART_DLL_DLL_SHIFT                                0

/***************************************************************************
 *IER - Interrupt Enable Register
 ***************************************************************************/
/* FTM_UART :: IER :: reserved0 [31:08] */
#define BCHP_FTM_UART_IER_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_IER_reserved0_SHIFT                          8

/* FTM_UART :: IER :: PTIME [07:07] */
#define BCHP_FTM_UART_IER_PTIME_MASK                               0x00000080
#define BCHP_FTM_UART_IER_PTIME_SHIFT                              7

/* FTM_UART :: IER :: reserved1 [06:04] */
#define BCHP_FTM_UART_IER_reserved1_MASK                           0x00000070
#define BCHP_FTM_UART_IER_reserved1_SHIFT                          4

/* FTM_UART :: IER :: EDSSI [03:03] */
#define BCHP_FTM_UART_IER_EDSSI_MASK                               0x00000008
#define BCHP_FTM_UART_IER_EDSSI_SHIFT                              3

/* FTM_UART :: IER :: ELSI [02:02] */
#define BCHP_FTM_UART_IER_ELSI_MASK                                0x00000004
#define BCHP_FTM_UART_IER_ELSI_SHIFT                               2

/* FTM_UART :: IER :: ETBEI [01:01] */
#define BCHP_FTM_UART_IER_ETBEI_MASK                               0x00000002
#define BCHP_FTM_UART_IER_ETBEI_SHIFT                              1

/* FTM_UART :: IER :: ERBFI [00:00] */
#define BCHP_FTM_UART_IER_ERBFI_MASK                               0x00000001
#define BCHP_FTM_UART_IER_ERBFI_SHIFT                              0

/***************************************************************************
 *IIR - Interrupt Identity Register
 ***************************************************************************/
/* FTM_UART :: IIR :: reserved0 [31:08] */
#define BCHP_FTM_UART_IIR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_IIR_reserved0_SHIFT                          8

/* FTM_UART :: IIR :: FIFOSE [07:06] */
#define BCHP_FTM_UART_IIR_FIFOSE_MASK                              0x000000c0
#define BCHP_FTM_UART_IIR_FIFOSE_SHIFT                             6

/* FTM_UART :: IIR :: reserved1 [05:04] */
#define BCHP_FTM_UART_IIR_reserved1_MASK                           0x00000030
#define BCHP_FTM_UART_IIR_reserved1_SHIFT                          4

/* FTM_UART :: IIR :: IID [03:00] */
#define BCHP_FTM_UART_IIR_IID_MASK                                 0x0000000f
#define BCHP_FTM_UART_IIR_IID_SHIFT                                0

/***************************************************************************
 *FCR - FIFO Control Register
 ***************************************************************************/
/* FTM_UART :: FCR :: reserved0 [31:08] */
#define BCHP_FTM_UART_FCR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_FCR_reserved0_SHIFT                          8

/* FTM_UART :: FCR :: RT [07:06] */
#define BCHP_FTM_UART_FCR_RT_MASK                                  0x000000c0
#define BCHP_FTM_UART_FCR_RT_SHIFT                                 6

/* FTM_UART :: FCR :: TET [05:04] */
#define BCHP_FTM_UART_FCR_TET_MASK                                 0x00000030
#define BCHP_FTM_UART_FCR_TET_SHIFT                                4

/* FTM_UART :: FCR :: DMAM [03:03] */
#define BCHP_FTM_UART_FCR_DMAM_MASK                                0x00000008
#define BCHP_FTM_UART_FCR_DMAM_SHIFT                               3

/* FTM_UART :: FCR :: XFIFOR [02:02] */
#define BCHP_FTM_UART_FCR_XFIFOR_MASK                              0x00000004
#define BCHP_FTM_UART_FCR_XFIFOR_SHIFT                             2

/* FTM_UART :: FCR :: RFIFOR [01:01] */
#define BCHP_FTM_UART_FCR_RFIFOR_MASK                              0x00000002
#define BCHP_FTM_UART_FCR_RFIFOR_SHIFT                             1

/* FTM_UART :: FCR :: FIFOE [00:00] */
#define BCHP_FTM_UART_FCR_FIFOE_MASK                               0x00000001
#define BCHP_FTM_UART_FCR_FIFOE_SHIFT                              0

/***************************************************************************
 *LCR - Line Control Register
 ***************************************************************************/
/* FTM_UART :: LCR :: reserved0 [31:08] */
#define BCHP_FTM_UART_LCR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_LCR_reserved0_SHIFT                          8

/* FTM_UART :: LCR :: DLAB [07:07] */
#define BCHP_FTM_UART_LCR_DLAB_MASK                                0x00000080
#define BCHP_FTM_UART_LCR_DLAB_SHIFT                               7

/* FTM_UART :: LCR :: BC [06:06] */
#define BCHP_FTM_UART_LCR_BC_MASK                                  0x00000040
#define BCHP_FTM_UART_LCR_BC_SHIFT                                 6

/* FTM_UART :: LCR :: reserved1 [05:05] */
#define BCHP_FTM_UART_LCR_reserved1_MASK                           0x00000020
#define BCHP_FTM_UART_LCR_reserved1_SHIFT                          5

/* FTM_UART :: LCR :: EPS [04:04] */
#define BCHP_FTM_UART_LCR_EPS_MASK                                 0x00000010
#define BCHP_FTM_UART_LCR_EPS_SHIFT                                4

/* FTM_UART :: LCR :: PEN [03:03] */
#define BCHP_FTM_UART_LCR_PEN_MASK                                 0x00000008
#define BCHP_FTM_UART_LCR_PEN_SHIFT                                3

/* FTM_UART :: LCR :: STOP [02:02] */
#define BCHP_FTM_UART_LCR_STOP_MASK                                0x00000004
#define BCHP_FTM_UART_LCR_STOP_SHIFT                               2

/* FTM_UART :: LCR :: DLS [01:00] */
#define BCHP_FTM_UART_LCR_DLS_MASK                                 0x00000003
#define BCHP_FTM_UART_LCR_DLS_SHIFT                                0

/***************************************************************************
 *MCR - Modem Control Register
 ***************************************************************************/
/* FTM_UART :: MCR :: reserved0 [31:07] */
#define BCHP_FTM_UART_MCR_reserved0_MASK                           0xffffff80
#define BCHP_FTM_UART_MCR_reserved0_SHIFT                          7

/* FTM_UART :: MCR :: SIRE [06:06] */
#define BCHP_FTM_UART_MCR_SIRE_MASK                                0x00000040
#define BCHP_FTM_UART_MCR_SIRE_SHIFT                               6

/* FTM_UART :: MCR :: AFCE [05:05] */
#define BCHP_FTM_UART_MCR_AFCE_MASK                                0x00000020
#define BCHP_FTM_UART_MCR_AFCE_SHIFT                               5

/* FTM_UART :: MCR :: LB [04:04] */
#define BCHP_FTM_UART_MCR_LB_MASK                                  0x00000010
#define BCHP_FTM_UART_MCR_LB_SHIFT                                 4

/* FTM_UART :: MCR :: OUT2 [03:03] */
#define BCHP_FTM_UART_MCR_OUT2_MASK                                0x00000008
#define BCHP_FTM_UART_MCR_OUT2_SHIFT                               3

/* FTM_UART :: MCR :: OUT1 [02:02] */
#define BCHP_FTM_UART_MCR_OUT1_MASK                                0x00000004
#define BCHP_FTM_UART_MCR_OUT1_SHIFT                               2

/* FTM_UART :: MCR :: RTS [01:01] */
#define BCHP_FTM_UART_MCR_RTS_MASK                                 0x00000002
#define BCHP_FTM_UART_MCR_RTS_SHIFT                                1

/* FTM_UART :: MCR :: DTR [00:00] */
#define BCHP_FTM_UART_MCR_DTR_MASK                                 0x00000001
#define BCHP_FTM_UART_MCR_DTR_SHIFT                                0

/***************************************************************************
 *LSR - Line Status Register
 ***************************************************************************/
/* FTM_UART :: LSR :: reserved0 [31:08] */
#define BCHP_FTM_UART_LSR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_LSR_reserved0_SHIFT                          8

/* FTM_UART :: LSR :: RFE [07:07] */
#define BCHP_FTM_UART_LSR_RFE_MASK                                 0x00000080
#define BCHP_FTM_UART_LSR_RFE_SHIFT                                7

/* FTM_UART :: LSR :: TEMT [06:06] */
#define BCHP_FTM_UART_LSR_TEMT_MASK                                0x00000040
#define BCHP_FTM_UART_LSR_TEMT_SHIFT                               6

/* FTM_UART :: LSR :: THRE [05:05] */
#define BCHP_FTM_UART_LSR_THRE_MASK                                0x00000020
#define BCHP_FTM_UART_LSR_THRE_SHIFT                               5

/* FTM_UART :: LSR :: BI [04:04] */
#define BCHP_FTM_UART_LSR_BI_MASK                                  0x00000010
#define BCHP_FTM_UART_LSR_BI_SHIFT                                 4

/* FTM_UART :: LSR :: FE [03:03] */
#define BCHP_FTM_UART_LSR_FE_MASK                                  0x00000008
#define BCHP_FTM_UART_LSR_FE_SHIFT                                 3

/* FTM_UART :: LSR :: PE [02:02] */
#define BCHP_FTM_UART_LSR_PE_MASK                                  0x00000004
#define BCHP_FTM_UART_LSR_PE_SHIFT                                 2

/* FTM_UART :: LSR :: OE [01:01] */
#define BCHP_FTM_UART_LSR_OE_MASK                                  0x00000002
#define BCHP_FTM_UART_LSR_OE_SHIFT                                 1

/* FTM_UART :: LSR :: DR [00:00] */
#define BCHP_FTM_UART_LSR_DR_MASK                                  0x00000001
#define BCHP_FTM_UART_LSR_DR_SHIFT                                 0

/***************************************************************************
 *MSR - Modem Status Register
 ***************************************************************************/
/* FTM_UART :: MSR :: reserved0 [31:08] */
#define BCHP_FTM_UART_MSR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_MSR_reserved0_SHIFT                          8

/* FTM_UART :: MSR :: DCD [07:07] */
#define BCHP_FTM_UART_MSR_DCD_MASK                                 0x00000080
#define BCHP_FTM_UART_MSR_DCD_SHIFT                                7

/* FTM_UART :: MSR :: RI [06:06] */
#define BCHP_FTM_UART_MSR_RI_MASK                                  0x00000040
#define BCHP_FTM_UART_MSR_RI_SHIFT                                 6

/* FTM_UART :: MSR :: DSR [05:05] */
#define BCHP_FTM_UART_MSR_DSR_MASK                                 0x00000020
#define BCHP_FTM_UART_MSR_DSR_SHIFT                                5

/* FTM_UART :: MSR :: CTS [04:04] */
#define BCHP_FTM_UART_MSR_CTS_MASK                                 0x00000010
#define BCHP_FTM_UART_MSR_CTS_SHIFT                                4

/* FTM_UART :: MSR :: DDCD [03:03] */
#define BCHP_FTM_UART_MSR_DDCD_MASK                                0x00000008
#define BCHP_FTM_UART_MSR_DDCD_SHIFT                               3

/* FTM_UART :: MSR :: TERI [02:02] */
#define BCHP_FTM_UART_MSR_TERI_MASK                                0x00000004
#define BCHP_FTM_UART_MSR_TERI_SHIFT                               2

/* FTM_UART :: MSR :: DDSR [01:01] */
#define BCHP_FTM_UART_MSR_DDSR_MASK                                0x00000002
#define BCHP_FTM_UART_MSR_DDSR_SHIFT                               1

/* FTM_UART :: MSR :: DCTS [00:00] */
#define BCHP_FTM_UART_MSR_DCTS_MASK                                0x00000001
#define BCHP_FTM_UART_MSR_DCTS_SHIFT                               0

/***************************************************************************
 *SCR - Scratchpad Register
 ***************************************************************************/
/* FTM_UART :: SCR :: reserved0 [31:08] */
#define BCHP_FTM_UART_SCR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_SCR_reserved0_SHIFT                          8

/* FTM_UART :: SCR :: SCR [07:00] */
#define BCHP_FTM_UART_SCR_SCR_MASK                                 0x000000ff
#define BCHP_FTM_UART_SCR_SCR_SHIFT                                0

/***************************************************************************
 *SRBR - Shadow Receive Buffer Register (0030h - 006Ch)
 ***************************************************************************/
/* FTM_UART :: SRBR :: reserved0 [31:08] */
#define BCHP_FTM_UART_SRBR_reserved0_MASK                          0xffffff00
#define BCHP_FTM_UART_SRBR_reserved0_SHIFT                         8

/* FTM_UART :: SRBR :: SRBR [07:00] */
#define BCHP_FTM_UART_SRBR_SRBR_MASK                               0x000000ff
#define BCHP_FTM_UART_SRBR_SRBR_SHIFT                              0

/***************************************************************************
 *STHR - Shadow Transmit Holding Register (0030h - 006Ch)
 ***************************************************************************/
/* FTM_UART :: STHR :: reserved0 [31:08] */
#define BCHP_FTM_UART_STHR_reserved0_MASK                          0xffffff00
#define BCHP_FTM_UART_STHR_reserved0_SHIFT                         8

/* FTM_UART :: STHR :: STHR [07:00] */
#define BCHP_FTM_UART_STHR_STHR_MASK                               0x000000ff
#define BCHP_FTM_UART_STHR_STHR_SHIFT                              0

/***************************************************************************
 *FAR - FIFO Access Register
 ***************************************************************************/
/* FTM_UART :: FAR :: reserved0 [31:01] */
#define BCHP_FTM_UART_FAR_reserved0_MASK                           0xfffffffe
#define BCHP_FTM_UART_FAR_reserved0_SHIFT                          1

/* FTM_UART :: FAR :: FAR [00:00] */
#define BCHP_FTM_UART_FAR_FAR_MASK                                 0x00000001
#define BCHP_FTM_UART_FAR_FAR_SHIFT                                0

/***************************************************************************
 *TFR - Transmit FIFO Read
 ***************************************************************************/
/* FTM_UART :: TFR :: reserved0 [31:08] */
#define BCHP_FTM_UART_TFR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_TFR_reserved0_SHIFT                          8

/* FTM_UART :: TFR :: TFR [07:00] */
#define BCHP_FTM_UART_TFR_TFR_MASK                                 0x000000ff
#define BCHP_FTM_UART_TFR_TFR_SHIFT                                0

/***************************************************************************
 *RFW - Receive FIFO Write
 ***************************************************************************/
/* FTM_UART :: RFW :: reserved0 [31:10] */
#define BCHP_FTM_UART_RFW_reserved0_MASK                           0xfffffc00
#define BCHP_FTM_UART_RFW_reserved0_SHIFT                          10

/* FTM_UART :: RFW :: RFFE [09:09] */
#define BCHP_FTM_UART_RFW_RFFE_MASK                                0x00000200
#define BCHP_FTM_UART_RFW_RFFE_SHIFT                               9

/* FTM_UART :: RFW :: RFPE [08:08] */
#define BCHP_FTM_UART_RFW_RFPE_MASK                                0x00000100
#define BCHP_FTM_UART_RFW_RFPE_SHIFT                               8

/* FTM_UART :: RFW :: RFWD [07:00] */
#define BCHP_FTM_UART_RFW_RFWD_MASK                                0x000000ff
#define BCHP_FTM_UART_RFW_RFWD_SHIFT                               0

/***************************************************************************
 *USR - UART Status Register
 ***************************************************************************/
/* FTM_UART :: USR :: reserved0 [31:05] */
#define BCHP_FTM_UART_USR_reserved0_MASK                           0xffffffe0
#define BCHP_FTM_UART_USR_reserved0_SHIFT                          5

/* FTM_UART :: USR :: RFF [04:04] */
#define BCHP_FTM_UART_USR_RFF_MASK                                 0x00000010
#define BCHP_FTM_UART_USR_RFF_SHIFT                                4

/* FTM_UART :: USR :: RFNE [03:03] */
#define BCHP_FTM_UART_USR_RFNE_MASK                                0x00000008
#define BCHP_FTM_UART_USR_RFNE_SHIFT                               3

/* FTM_UART :: USR :: TFE [02:02] */
#define BCHP_FTM_UART_USR_TFE_MASK                                 0x00000004
#define BCHP_FTM_UART_USR_TFE_SHIFT                                2

/* FTM_UART :: USR :: TFNF [01:01] */
#define BCHP_FTM_UART_USR_TFNF_MASK                                0x00000002
#define BCHP_FTM_UART_USR_TFNF_SHIFT                               1

/* FTM_UART :: USR :: BUSY [00:00] */
#define BCHP_FTM_UART_USR_BUSY_MASK                                0x00000001
#define BCHP_FTM_UART_USR_BUSY_SHIFT                               0

/***************************************************************************
 *TFL - Transmit FIFO Level
 ***************************************************************************/
/* FTM_UART :: TFL :: reserved0 [31:08] */
#define BCHP_FTM_UART_TFL_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_TFL_reserved0_SHIFT                          8

/* FTM_UART :: TFL :: TFL [07:00] */
#define BCHP_FTM_UART_TFL_TFL_MASK                                 0x000000ff
#define BCHP_FTM_UART_TFL_TFL_SHIFT                                0

/***************************************************************************
 *RFL - Receive FIFO Level
 ***************************************************************************/
/* FTM_UART :: RFL :: reserved0 [31:08] */
#define BCHP_FTM_UART_RFL_reserved0_MASK                           0xffffff00
#define BCHP_FTM_UART_RFL_reserved0_SHIFT                          8

/* FTM_UART :: RFL :: RFL [07:00] */
#define BCHP_FTM_UART_RFL_RFL_MASK                                 0x000000ff
#define BCHP_FTM_UART_RFL_RFL_SHIFT                                0

/***************************************************************************
 *SRR - Software Reset Register
 ***************************************************************************/
/* FTM_UART :: SRR :: reserved0 [31:03] */
#define BCHP_FTM_UART_SRR_reserved0_MASK                           0xfffffff8
#define BCHP_FTM_UART_SRR_reserved0_SHIFT                          3

/* FTM_UART :: SRR :: XFR [02:02] */
#define BCHP_FTM_UART_SRR_XFR_MASK                                 0x00000004
#define BCHP_FTM_UART_SRR_XFR_SHIFT                                2

/* FTM_UART :: SRR :: RFR [01:01] */
#define BCHP_FTM_UART_SRR_RFR_MASK                                 0x00000002
#define BCHP_FTM_UART_SRR_RFR_SHIFT                                1

/* FTM_UART :: SRR :: UR [00:00] */
#define BCHP_FTM_UART_SRR_UR_MASK                                  0x00000001
#define BCHP_FTM_UART_SRR_UR_SHIFT                                 0

/***************************************************************************
 *SRTS - Shadow Request to Send
 ***************************************************************************/
/* FTM_UART :: SRTS :: reserved0 [31:01] */
#define BCHP_FTM_UART_SRTS_reserved0_MASK                          0xfffffffe
#define BCHP_FTM_UART_SRTS_reserved0_SHIFT                         1

/* FTM_UART :: SRTS :: SRTS [00:00] */
#define BCHP_FTM_UART_SRTS_SRTS_MASK                               0x00000001
#define BCHP_FTM_UART_SRTS_SRTS_SHIFT                              0

/***************************************************************************
 *SBCR - Shadow Break Control Register
 ***************************************************************************/
/* FTM_UART :: SBCR :: reserved0 [31:01] */
#define BCHP_FTM_UART_SBCR_reserved0_MASK                          0xfffffffe
#define BCHP_FTM_UART_SBCR_reserved0_SHIFT                         1

/* FTM_UART :: SBCR :: SBCR [00:00] */
#define BCHP_FTM_UART_SBCR_SBCR_MASK                               0x00000001
#define BCHP_FTM_UART_SBCR_SBCR_SHIFT                              0

/***************************************************************************
 *SDMAM - Shadow DMA Mode
 ***************************************************************************/
/* FTM_UART :: SDMAM :: reserved0 [31:01] */
#define BCHP_FTM_UART_SDMAM_reserved0_MASK                         0xfffffffe
#define BCHP_FTM_UART_SDMAM_reserved0_SHIFT                        1

/* FTM_UART :: SDMAM :: SDMAM [00:00] */
#define BCHP_FTM_UART_SDMAM_SDMAM_MASK                             0x00000001
#define BCHP_FTM_UART_SDMAM_SDMAM_SHIFT                            0

/***************************************************************************
 *SFE - Shadow FIFO Enable
 ***************************************************************************/
/* FTM_UART :: SFE :: reserved0 [31:01] */
#define BCHP_FTM_UART_SFE_reserved0_MASK                           0xfffffffe
#define BCHP_FTM_UART_SFE_reserved0_SHIFT                          1

/* FTM_UART :: SFE :: SFE [00:00] */
#define BCHP_FTM_UART_SFE_SFE_MASK                                 0x00000001
#define BCHP_FTM_UART_SFE_SFE_SHIFT                                0

/***************************************************************************
 *SRT - Shadow RCVR Trigger
 ***************************************************************************/
/* FTM_UART :: SRT :: reserved0 [31:02] */
#define BCHP_FTM_UART_SRT_reserved0_MASK                           0xfffffffc
#define BCHP_FTM_UART_SRT_reserved0_SHIFT                          2

/* FTM_UART :: SRT :: SRT [01:00] */
#define BCHP_FTM_UART_SRT_SRT_MASK                                 0x00000003
#define BCHP_FTM_UART_SRT_SRT_SHIFT                                0

/***************************************************************************
 *STET - Shadow TX Empty Trigger
 ***************************************************************************/
/* FTM_UART :: STET :: reserved0 [31:02] */
#define BCHP_FTM_UART_STET_reserved0_MASK                          0xfffffffc
#define BCHP_FTM_UART_STET_reserved0_SHIFT                         2

/* FTM_UART :: STET :: STET [01:00] */
#define BCHP_FTM_UART_STET_STET_MASK                               0x00000003
#define BCHP_FTM_UART_STET_STET_SHIFT                              0

/***************************************************************************
 *HTX - Halt TX
 ***************************************************************************/
/* FTM_UART :: HTX :: reserved0 [31:01] */
#define BCHP_FTM_UART_HTX_reserved0_MASK                           0xfffffffe
#define BCHP_FTM_UART_HTX_reserved0_SHIFT                          1

/* FTM_UART :: HTX :: HTX [00:00] */
#define BCHP_FTM_UART_HTX_HTX_MASK                                 0x00000001
#define BCHP_FTM_UART_HTX_HTX_SHIFT                                0

/***************************************************************************
 *DMASA - DMA Software Acknowledge
 ***************************************************************************/
/* FTM_UART :: DMASA :: reserved0 [31:01] */
#define BCHP_FTM_UART_DMASA_reserved0_MASK                         0xfffffffe
#define BCHP_FTM_UART_DMASA_reserved0_SHIFT                        1

/* FTM_UART :: DMASA :: DMASA [00:00] */
#define BCHP_FTM_UART_DMASA_DMASA_MASK                             0x00000001
#define BCHP_FTM_UART_DMASA_DMASA_SHIFT                            0

/***************************************************************************
 *ASSIST_HBBR - Heartbeat Packet Buffer Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_HBBR :: reserved0 [31:08] */
#define BCHP_FTM_UART_ASSIST_HBBR_reserved0_MASK                   0xffffff00
#define BCHP_FTM_UART_ASSIST_HBBR_reserved0_SHIFT                  8

/* FTM_UART :: ASSIST_HBBR :: HBBR [07:00] */
#define BCHP_FTM_UART_ASSIST_HBBR_HBBR_MASK                        0x000000ff
#define BCHP_FTM_UART_ASSIST_HBBR_HBBR_SHIFT                       0

/***************************************************************************
 *ASSIST_SPBR - Special Packet Buffer Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_SPBR :: reserved0 [31:08] */
#define BCHP_FTM_UART_ASSIST_SPBR_reserved0_MASK                   0xffffff00
#define BCHP_FTM_UART_ASSIST_SPBR_reserved0_SHIFT                  8

/* FTM_UART :: ASSIST_SPBR :: SPBR [07:00] */
#define BCHP_FTM_UART_ASSIST_SPBR_SPBR_MASK                        0x000000ff
#define BCHP_FTM_UART_ASSIST_SPBR_SPBR_SHIFT                       0

/***************************************************************************
 *ASSIST_STBR - Store Packet Buffer Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_STBR :: reserved0 [31:08] */
#define BCHP_FTM_UART_ASSIST_STBR_reserved0_MASK                   0xffffff00
#define BCHP_FTM_UART_ASSIST_STBR_reserved0_SHIFT                  8

/* FTM_UART :: ASSIST_STBR :: STBR [07:00] */
#define BCHP_FTM_UART_ASSIST_STBR_STBR_MASK                        0x000000ff
#define BCHP_FTM_UART_ASSIST_STBR_STBR_SHIFT                       0

/***************************************************************************
 *ASSIST_BLVR - Buffer Level Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_BLVR :: reserved0 [31:23] */
#define BCHP_FTM_UART_ASSIST_BLVR_reserved0_MASK                   0xff800000
#define BCHP_FTM_UART_ASSIST_BLVR_reserved0_SHIFT                  23

/* FTM_UART :: ASSIST_BLVR :: STBL [22:16] */
#define BCHP_FTM_UART_ASSIST_BLVR_STBL_MASK                        0x007f0000
#define BCHP_FTM_UART_ASSIST_BLVR_STBL_SHIFT                       16

/* FTM_UART :: ASSIST_BLVR :: reserved1 [15:15] */
#define BCHP_FTM_UART_ASSIST_BLVR_reserved1_MASK                   0x00008000
#define BCHP_FTM_UART_ASSIST_BLVR_reserved1_SHIFT                  15

/* FTM_UART :: ASSIST_BLVR :: SPBL [14:08] */
#define BCHP_FTM_UART_ASSIST_BLVR_SPBL_MASK                        0x00007f00
#define BCHP_FTM_UART_ASSIST_BLVR_SPBL_SHIFT                       8

/* FTM_UART :: ASSIST_BLVR :: reserved2 [07:04] */
#define BCHP_FTM_UART_ASSIST_BLVR_reserved2_MASK                   0x000000f0
#define BCHP_FTM_UART_ASSIST_BLVR_reserved2_SHIFT                  4

/* FTM_UART :: ASSIST_BLVR :: HBBL [03:00] */
#define BCHP_FTM_UART_ASSIST_BLVR_HBBL_MASK                        0x0000000f
#define BCHP_FTM_UART_ASSIST_BLVR_HBBL_SHIFT                       0

/***************************************************************************
 *ASSIST_BRR - Buffer Reset Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_BRR :: reserved0 [31:25] */
#define BCHP_FTM_UART_ASSIST_BRR_reserved0_MASK                    0xfe000000
#define BCHP_FTM_UART_ASSIST_BRR_reserved0_SHIFT                   25

/* FTM_UART :: ASSIST_BRR :: STRST [24:24] */
#define BCHP_FTM_UART_ASSIST_BRR_STRST_MASK                        0x01000000
#define BCHP_FTM_UART_ASSIST_BRR_STRST_SHIFT                       24

/* FTM_UART :: ASSIST_BRR :: reserved1 [23:20] */
#define BCHP_FTM_UART_ASSIST_BRR_reserved1_MASK                    0x00f00000
#define BCHP_FTM_UART_ASSIST_BRR_reserved1_SHIFT                   20

/* FTM_UART :: ASSIST_BRR :: SP_RPT_EN [19:19] */
#define BCHP_FTM_UART_ASSIST_BRR_SP_RPT_EN_MASK                    0x00080000
#define BCHP_FTM_UART_ASSIST_BRR_SP_RPT_EN_SHIFT                   19

/* FTM_UART :: ASSIST_BRR :: SP_SRC_ADDR_INS_EN [18:18] */
#define BCHP_FTM_UART_ASSIST_BRR_SP_SRC_ADDR_INS_EN_MASK           0x00040000
#define BCHP_FTM_UART_ASSIST_BRR_SP_SRC_ADDR_INS_EN_SHIFT          18

/* FTM_UART :: ASSIST_BRR :: SP_CRC_INS_DIS [17:17] */
#define BCHP_FTM_UART_ASSIST_BRR_SP_CRC_INS_DIS_MASK               0x00020000
#define BCHP_FTM_UART_ASSIST_BRR_SP_CRC_INS_DIS_SHIFT              17

/* FTM_UART :: ASSIST_BRR :: SPRST [16:16] */
#define BCHP_FTM_UART_ASSIST_BRR_SPRST_MASK                        0x00010000
#define BCHP_FTM_UART_ASSIST_BRR_SPRST_SHIFT                       16

/* FTM_UART :: ASSIST_BRR :: reserved2 [15:11] */
#define BCHP_FTM_UART_ASSIST_BRR_reserved2_MASK                    0x0000f800
#define BCHP_FTM_UART_ASSIST_BRR_reserved2_SHIFT                   11

/* FTM_UART :: ASSIST_BRR :: HB_SRC_ADDR_INS_DIS [10:10] */
#define BCHP_FTM_UART_ASSIST_BRR_HB_SRC_ADDR_INS_DIS_MASK          0x00000400
#define BCHP_FTM_UART_ASSIST_BRR_HB_SRC_ADDR_INS_DIS_SHIFT         10

/* FTM_UART :: ASSIST_BRR :: HB_CRC_INS_DIS [09:09] */
#define BCHP_FTM_UART_ASSIST_BRR_HB_CRC_INS_DIS_MASK               0x00000200
#define BCHP_FTM_UART_ASSIST_BRR_HB_CRC_INS_DIS_SHIFT              9

/* FTM_UART :: ASSIST_BRR :: HBRST [08:08] */
#define BCHP_FTM_UART_ASSIST_BRR_HBRST_MASK                        0x00000100
#define BCHP_FTM_UART_ASSIST_BRR_HBRST_SHIFT                       8

/* FTM_UART :: ASSIST_BRR :: reserved3 [07:01] */
#define BCHP_FTM_UART_ASSIST_BRR_reserved3_MASK                    0x000000fe
#define BCHP_FTM_UART_ASSIST_BRR_reserved3_SHIFT                   1

/* FTM_UART :: ASSIST_BRR :: BRST [00:00] */
#define BCHP_FTM_UART_ASSIST_BRR_BRST_MASK                         0x00000001
#define BCHP_FTM_UART_ASSIST_BRR_BRST_SHIFT                        0

/***************************************************************************
 *ASSIST_PCTL1R - Packet Control 1 Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_PCTL1R :: RXMSK [31:16] */
#define BCHP_FTM_UART_ASSIST_PCTL1R_RXMSK_MASK                     0xffff0000
#define BCHP_FTM_UART_ASSIST_PCTL1R_RXMSK_SHIFT                    16

/* FTM_UART :: ASSIST_PCTL1R :: reserved0 [15:03] */
#define BCHP_FTM_UART_ASSIST_PCTL1R_reserved0_MASK                 0x0000fff8
#define BCHP_FTM_UART_ASSIST_PCTL1R_reserved0_SHIFT                3

/* FTM_UART :: ASSIST_PCTL1R :: INTLV [02:00] */
#define BCHP_FTM_UART_ASSIST_PCTL1R_INTLV_MASK                     0x00000007
#define BCHP_FTM_UART_ASSIST_PCTL1R_INTLV_SHIFT                    0

/***************************************************************************
 *ASSIST_PCTL2R - Packet Control 2 Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_PCTL2R :: EXLD4_VALID [31:31] */
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD4_VALID_MASK               0x80000000
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD4_VALID_SHIFT              31

/* FTM_UART :: ASSIST_PCTL2R :: EXLD4 [30:24] */
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD4_MASK                     0x7f000000
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD4_SHIFT                    24

/* FTM_UART :: ASSIST_PCTL2R :: EXLD3_VALID [23:23] */
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD3_VALID_MASK               0x00800000
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD3_VALID_SHIFT              23

/* FTM_UART :: ASSIST_PCTL2R :: EXLD3 [22:16] */
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD3_MASK                     0x007f0000
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD3_SHIFT                    16

/* FTM_UART :: ASSIST_PCTL2R :: EXLD2_VALID [15:15] */
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD2_VALID_MASK               0x00008000
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD2_VALID_SHIFT              15

/* FTM_UART :: ASSIST_PCTL2R :: EXLD2 [14:08] */
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD2_MASK                     0x00007f00
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD2_SHIFT                    8

/* FTM_UART :: ASSIST_PCTL2R :: EXLD1_VALID [07:07] */
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD1_VALID_MASK               0x00000080
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD1_VALID_SHIFT              7

/* FTM_UART :: ASSIST_PCTL2R :: EXLD1 [06:00] */
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD1_MASK                     0x0000007f
#define BCHP_FTM_UART_ASSIST_PCTL2R_EXLD1_SHIFT                    0

/***************************************************************************
 *ASSIST_OPR - Assist Operation Mode Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_OPR :: reserved0 [31:08] */
#define BCHP_FTM_UART_ASSIST_OPR_reserved0_MASK                    0xffffff00
#define BCHP_FTM_UART_ASSIST_OPR_reserved0_SHIFT                   8

/* FTM_UART :: ASSIST_OPR :: QUALIFY_RSSI_LOW_BIT_TIME [07:04] */
#define BCHP_FTM_UART_ASSIST_OPR_QUALIFY_RSSI_LOW_BIT_TIME_MASK    0x000000f0
#define BCHP_FTM_UART_ASSIST_OPR_QUALIFY_RSSI_LOW_BIT_TIME_SHIFT   4

/* FTM_UART :: ASSIST_OPR :: reserved1 [03:03] */
#define BCHP_FTM_UART_ASSIST_OPR_reserved1_MASK                    0x00000008
#define BCHP_FTM_UART_ASSIST_OPR_reserved1_SHIFT                   3

/* FTM_UART :: ASSIST_OPR :: SHORT_PKT_USE_RSSI_DIS [02:02] */
#define BCHP_FTM_UART_ASSIST_OPR_SHORT_PKT_USE_RSSI_DIS_MASK       0x00000004
#define BCHP_FTM_UART_ASSIST_OPR_SHORT_PKT_USE_RSSI_DIS_SHIFT      2

/* FTM_UART :: ASSIST_OPR :: SHORT_PKT_USE_START_TIMEOUT_DIS [01:01] */
#define BCHP_FTM_UART_ASSIST_OPR_SHORT_PKT_USE_START_TIMEOUT_DIS_MASK 0x00000002
#define BCHP_FTM_UART_ASSIST_OPR_SHORT_PKT_USE_START_TIMEOUT_DIS_SHIFT 1

/* FTM_UART :: ASSIST_OPR :: OPR [00:00] */
#define BCHP_FTM_UART_ASSIST_OPR_OPR_MASK                          0x00000001
#define BCHP_FTM_UART_ASSIST_OPR_OPR_SHIFT                         0

/***************************************************************************
 *ASSIST_RXMGNTR - RX Bit Mask Management Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_RXMGNTR :: RXDROP [31:16] */
#define BCHP_FTM_UART_ASSIST_RXMGNTR_RXDROP_MASK                   0xffff0000
#define BCHP_FTM_UART_ASSIST_RXMGNTR_RXDROP_SHIFT                  16

/* FTM_UART :: ASSIST_RXMGNTR :: RXSEEN [15:00] */
#define BCHP_FTM_UART_ASSIST_RXMGNTR_RXSEEN_MASK                   0x0000ffff
#define BCHP_FTM_UART_ASSIST_RXMGNTR_RXSEEN_SHIFT                  0

/***************************************************************************
 *ASSIST_RXMGNT2R - RX Bit Mask Management 2 Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_RXMGNT2R :: reserved0 [31:30] */
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_reserved0_MASK               0xc0000000
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_reserved0_SHIFT              30

/* FTM_UART :: ASSIST_RXMGNT2R :: RX_MISS_CNT_SEL [29:26] */
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_RX_MISS_CNT_SEL_MASK         0x3c000000
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_RX_MISS_CNT_SEL_SHIFT        26

/* FTM_UART :: ASSIST_RXMGNT2R :: RX_MISS_CNT_RD [25:21] */
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_RX_MISS_CNT_RD_MASK          0x03e00000
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_RX_MISS_CNT_RD_SHIFT         21

/* FTM_UART :: ASSIST_RXMGNT2R :: RX_MISS_ALLOW [20:16] */
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_RX_MISS_ALLOW_MASK           0x001f0000
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_RX_MISS_ALLOW_SHIFT          16

/* FTM_UART :: ASSIST_RXMGNT2R :: RXKEEP [15:00] */
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_RXKEEP_MASK                  0x0000ffff
#define BCHP_FTM_UART_ASSIST_RXMGNT2R_RXKEEP_SHIFT                 0

/***************************************************************************
 *ASSIST_CMDTRR - Command for Tracking Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_CMDTRR :: CMD_OFFER_7 [31:31] */
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD_OFFER_7_MASK               0x80000000
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD_OFFER_7_SHIFT              31

/* FTM_UART :: ASSIST_CMDTRR :: CMD_OFFER [30:24] */
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD_OFFER_MASK                 0x7f000000
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD_OFFER_SHIFT                24

/* FTM_UART :: ASSIST_CMDTRR :: CMD_POLL_7 [23:23] */
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD_POLL_7_MASK                0x00800000
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD_POLL_7_SHIFT               23

/* FTM_UART :: ASSIST_CMDTRR :: CMD_POLL [22:16] */
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD_POLL_MASK                  0x007f0000
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD_POLL_SHIFT                 16

/* FTM_UART :: ASSIST_CMDTRR :: CMD2_7 [15:15] */
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD2_7_MASK                    0x00008000
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD2_7_SHIFT                   15

/* FTM_UART :: ASSIST_CMDTRR :: CMD2 [14:08] */
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD2_MASK                      0x00007f00
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD2_SHIFT                     8

/* FTM_UART :: ASSIST_CMDTRR :: CMD1_7 [07:07] */
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD1_7_MASK                    0x00000080
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD1_7_SHIFT                   7

/* FTM_UART :: ASSIST_CMDTRR :: CMD1 [06:00] */
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD1_MASK                      0x0000007f
#define BCHP_FTM_UART_ASSIST_CMDTRR_CMD1_SHIFT                     0

/***************************************************************************
 *ASSIST_SERNR - FTM Serial Number Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_SERNR :: SERNR [31:00] */
#define BCHP_FTM_UART_ASSIST_SERNR_SERNR_MASK                      0xffffffff
#define BCHP_FTM_UART_ASSIST_SERNR_SERNR_SHIFT                     0

/***************************************************************************
 *ASSIST_SERNMGNTR - FTM Serial Number Initialize Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_SERNMGNTR :: reserved0 [31:02] */
#define BCHP_FTM_UART_ASSIST_SERNMGNTR_reserved0_MASK              0xfffffffc
#define BCHP_FTM_UART_ASSIST_SERNMGNTR_reserved0_SHIFT             2

/* FTM_UART :: ASSIST_SERNMGNTR :: MON_ALL_POLLS [01:01] */
#define BCHP_FTM_UART_ASSIST_SERNMGNTR_MON_ALL_POLLS_MASK          0x00000002
#define BCHP_FTM_UART_ASSIST_SERNMGNTR_MON_ALL_POLLS_SHIFT         1

/* FTM_UART :: ASSIST_SERNMGNTR :: SERN_INIT [00:00] */
#define BCHP_FTM_UART_ASSIST_SERNMGNTR_SERN_INIT_MASK              0x00000001
#define BCHP_FTM_UART_ASSIST_SERNMGNTR_SERN_INIT_SHIFT             0

/***************************************************************************
 *ASSIST_SERNMGNT2R - Old FTM Serial Number Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_SERNMGNT2R :: OLDSERNR [31:00] */
#define BCHP_FTM_UART_ASSIST_SERNMGNT2R_OLDSERNR_MASK              0xffffffff
#define BCHP_FTM_UART_ASSIST_SERNMGNT2R_OLDSERNR_SHIFT             0

/***************************************************************************
 *ASSIST_DBGR - Assist Debug Register
 ***************************************************************************/
/* FTM_UART :: ASSIST_DBGR :: NO_ACT_TIMEOUT_LEN [31:26] */
#define BCHP_FTM_UART_ASSIST_DBGR_NO_ACT_TIMEOUT_LEN_MASK          0xfc000000
#define BCHP_FTM_UART_ASSIST_DBGR_NO_ACT_TIMEOUT_LEN_SHIFT         26

/* FTM_UART :: ASSIST_DBGR :: reserved0 [25:25] */
#define BCHP_FTM_UART_ASSIST_DBGR_reserved0_MASK                   0x02000000
#define BCHP_FTM_UART_ASSIST_DBGR_reserved0_SHIFT                  25

/* FTM_UART :: ASSIST_DBGR :: CMD_7 [24:24] */
#define BCHP_FTM_UART_ASSIST_DBGR_CMD_7_MASK                       0x01000000
#define BCHP_FTM_UART_ASSIST_DBGR_CMD_7_SHIFT                      24

/* FTM_UART :: ASSIST_DBGR :: MAX_DSIZE [23:16] */
#define BCHP_FTM_UART_ASSIST_DBGR_MAX_DSIZE_MASK                   0x00ff0000
#define BCHP_FTM_UART_ASSIST_DBGR_MAX_DSIZE_SHIFT                  16

/* FTM_UART :: ASSIST_DBGR :: DIS_APB_ARB [15:15] */
#define BCHP_FTM_UART_ASSIST_DBGR_DIS_APB_ARB_MASK                 0x00008000
#define BCHP_FTM_UART_ASSIST_DBGR_DIS_APB_ARB_SHIFT                15

/* FTM_UART :: ASSIST_DBGR :: DIS_BLOCKING_UART [14:14] */
#define BCHP_FTM_UART_ASSIST_DBGR_DIS_BLOCKING_UART_MASK           0x00004000
#define BCHP_FTM_UART_ASSIST_DBGR_DIS_BLOCKING_UART_SHIFT          14

/* FTM_UART :: ASSIST_DBGR :: BTDLY_A [13:12] */
#define BCHP_FTM_UART_ASSIST_DBGR_BTDLY_A_MASK                     0x00003000
#define BCHP_FTM_UART_ASSIST_DBGR_BTDLY_A_SHIFT                    12

/* FTM_UART :: ASSIST_DBGR :: BTDLY_B [11:10] */
#define BCHP_FTM_UART_ASSIST_DBGR_BTDLY_B_MASK                     0x00000c00
#define BCHP_FTM_UART_ASSIST_DBGR_BTDLY_B_SHIFT                    10

/* FTM_UART :: ASSIST_DBGR :: BTDLY_C [09:08] */
#define BCHP_FTM_UART_ASSIST_DBGR_BTDLY_C_MASK                     0x00000300
#define BCHP_FTM_UART_ASSIST_DBGR_BTDLY_C_SHIFT                    8

/* FTM_UART :: ASSIST_DBGR :: reserved1 [07:05] */
#define BCHP_FTM_UART_ASSIST_DBGR_reserved1_MASK                   0x000000e0
#define BCHP_FTM_UART_ASSIST_DBGR_reserved1_SHIFT                  5

/* FTM_UART :: ASSIST_DBGR :: SHORT_PKT [04:04] */
#define BCHP_FTM_UART_ASSIST_DBGR_SHORT_PKT_MASK                   0x00000010
#define BCHP_FTM_UART_ASSIST_DBGR_SHORT_PKT_SHIFT                  4

/* FTM_UART :: ASSIST_DBGR :: NO_ACT_TIMEOUT [03:03] */
#define BCHP_FTM_UART_ASSIST_DBGR_NO_ACT_TIMEOUT_MASK              0x00000008
#define BCHP_FTM_UART_ASSIST_DBGR_NO_ACT_TIMEOUT_SHIFT             3

/* FTM_UART :: ASSIST_DBGR :: BUSERR [02:02] */
#define BCHP_FTM_UART_ASSIST_DBGR_BUSERR_MASK                      0x00000004
#define BCHP_FTM_UART_ASSIST_DBGR_BUSERR_SHIFT                     2

/* FTM_UART :: ASSIST_DBGR :: NOACC [01:01] */
#define BCHP_FTM_UART_ASSIST_DBGR_NOACC_MASK                       0x00000002
#define BCHP_FTM_UART_ASSIST_DBGR_NOACC_SHIFT                      1

/* FTM_UART :: ASSIST_DBGR :: SSZ [00:00] */
#define BCHP_FTM_UART_ASSIST_DBGR_SSZ_MASK                         0x00000001
#define BCHP_FTM_UART_ASSIST_DBGR_SSZ_SHIFT                        0

/***************************************************************************
 *CPR - Component Parameter Register
 ***************************************************************************/
/* FTM_UART :: CPR :: reserved0 [31:24] */
#define BCHP_FTM_UART_CPR_reserved0_MASK                           0xff000000
#define BCHP_FTM_UART_CPR_reserved0_SHIFT                          24

/* FTM_UART :: CPR :: FIFO_MODE [23:16] */
#define BCHP_FTM_UART_CPR_FIFO_MODE_MASK                           0x00ff0000
#define BCHP_FTM_UART_CPR_FIFO_MODE_SHIFT                          16

/* FTM_UART :: CPR :: reserved1 [15:14] */
#define BCHP_FTM_UART_CPR_reserved1_MASK                           0x0000c000
#define BCHP_FTM_UART_CPR_reserved1_SHIFT                          14

/* FTM_UART :: CPR :: DMA_EXTRA [13:13] */
#define BCHP_FTM_UART_CPR_DMA_EXTRA_MASK                           0x00002000
#define BCHP_FTM_UART_CPR_DMA_EXTRA_SHIFT                          13

/* FTM_UART :: CPR :: UART_ADD_ENCODED_PARAMS [12:12] */
#define BCHP_FTM_UART_CPR_UART_ADD_ENCODED_PARAMS_MASK             0x00001000
#define BCHP_FTM_UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT            12

/* FTM_UART :: CPR :: SHADOW [11:11] */
#define BCHP_FTM_UART_CPR_SHADOW_MASK                              0x00000800
#define BCHP_FTM_UART_CPR_SHADOW_SHIFT                             11

/* FTM_UART :: CPR :: FIFO_STAT [10:10] */
#define BCHP_FTM_UART_CPR_FIFO_STAT_MASK                           0x00000400
#define BCHP_FTM_UART_CPR_FIFO_STAT_SHIFT                          10

/* FTM_UART :: CPR :: FIFO_ACCESS [09:09] */
#define BCHP_FTM_UART_CPR_FIFO_ACCESS_MASK                         0x00000200
#define BCHP_FTM_UART_CPR_FIFO_ACCESS_SHIFT                        9

/* FTM_UART :: CPR :: NEW_FEAT [08:08] */
#define BCHP_FTM_UART_CPR_NEW_FEAT_MASK                            0x00000100
#define BCHP_FTM_UART_CPR_NEW_FEAT_SHIFT                           8

/* FTM_UART :: CPR :: SIR_LP_MODE [07:07] */
#define BCHP_FTM_UART_CPR_SIR_LP_MODE_MASK                         0x00000080
#define BCHP_FTM_UART_CPR_SIR_LP_MODE_SHIFT                        7

/* FTM_UART :: CPR :: SIR_MODE [06:06] */
#define BCHP_FTM_UART_CPR_SIR_MODE_MASK                            0x00000040
#define BCHP_FTM_UART_CPR_SIR_MODE_SHIFT                           6

/* FTM_UART :: CPR :: THRE_MODE [05:05] */
#define BCHP_FTM_UART_CPR_THRE_MODE_MASK                           0x00000020
#define BCHP_FTM_UART_CPR_THRE_MODE_SHIFT                          5

/* FTM_UART :: CPR :: AFCE_MODE [04:04] */
#define BCHP_FTM_UART_CPR_AFCE_MODE_MASK                           0x00000010
#define BCHP_FTM_UART_CPR_AFCE_MODE_SHIFT                          4

/* FTM_UART :: CPR :: reserved2 [03:02] */
#define BCHP_FTM_UART_CPR_reserved2_MASK                           0x0000000c
#define BCHP_FTM_UART_CPR_reserved2_SHIFT                          2

/* FTM_UART :: CPR :: APB_DATA_WIDTH [01:00] */
#define BCHP_FTM_UART_CPR_APB_DATA_WIDTH_MASK                      0x00000003
#define BCHP_FTM_UART_CPR_APB_DATA_WIDTH_SHIFT                     0

/***************************************************************************
 *UCV - UART Component Version
 ***************************************************************************/
/* FTM_UART :: UCV :: UCV [31:00] */
#define BCHP_FTM_UART_UCV_UCV_MASK                                 0xffffffff
#define BCHP_FTM_UART_UCV_UCV_SHIFT                                0

/***************************************************************************
 *CTR - Component Type Register
 ***************************************************************************/
/* FTM_UART :: CTR :: CTR [31:00] */
#define BCHP_FTM_UART_CTR_CTR_MASK                                 0xffffffff
#define BCHP_FTM_UART_CTR_CTR_SHIFT                                0

#endif /* #ifndef BCHP_FTM_UART_H__ */

/* End of File */
