{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 19:23:20 2012 " "Info: Processing started: Sun Feb 26 19:23:20 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_de0 -c uart_de0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_de0 -c uart_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/parity_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/parity_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_generator-behaviour " "Info: Found design unit 1: parity_generator-behaviour" {  } { { "../rtl/parity_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/parity_generator.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 parity_generator " "Info: Found entity 1: parity_generator" {  } { { "../rtl/parity_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/parity_generator.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_de0-structure " "Info: Found design unit 1: uart_de0-structure" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 74 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reset_control-behaviour " "Info: Found design unit 2: reset_control-behaviour" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 error_indicator-behaviour " "Info: Found design unit 3: error_indicator-behaviour" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 172 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_de0 " "Info: Found entity 1: uart_de0" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 reset_control " "Info: Found entity 2: reset_control" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 133 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 error_indicator " "Info: Found entity 3: error_indicator" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behaviour " "Info: Found design unit 1: shift_reg-behaviour" {  } { { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Info: Found entity 1: shift_reg" {  } { { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schmitt_trigger_filter-behaviour " "Info: Found design unit 1: schmitt_trigger_filter-behaviour" {  } { { "../../primatives/rtl/schmitt_trigger_filter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 schmitt_trigger_filter " "Info: Found entity 1: schmitt_trigger_filter" {  } { { "../../primatives/rtl/schmitt_trigger_filter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 primatives_pkg " "Info: Found design unit 1: primatives_pkg" {  } { { "../../primatives/rtl/primatives_pkg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behaviour " "Info: Found design unit 1: counter-behaviour" {  } { { "../../primatives/rtl/counter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../../primatives/rtl/counter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver_fsm-behaviour " "Info: Found design unit 1: uart_receiver_fsm-behaviour" {  } { { "../rtl/uart_receiver_fsm.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver_fsm " "Info: Found entity 1: uart_receiver_fsm" {  } { { "../rtl/uart_receiver_fsm.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver-structure " "Info: Found design unit 1: uart_receiver-structure" {  } { { "../rtl/uart_receiver.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Info: Found entity 1: uart_receiver" {  } { { "../rtl/uart_receiver.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-structure " "Info: Found design unit 1: uart-structure" {  } { { "../rtl/uart.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "../rtl/uart.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_rate_generator-structure " "Info: Found design unit 1: baud_rate_generator-structure" {  } { { "../rtl/baud_rate_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator " "Info: Found entity 1: baud_rate_generator" {  } { { "../rtl/baud_rate_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_de0 " "Info: Elaborating entity \"uart_de0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err_ind_rst uart_de0.vhd(77) " "Warning (10036): Verilog HDL or VHDL warning at uart_de0.vhd(77): object \"err_ind_rst\" assigned a value but never read" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done_tick uart_de0.vhd(80) " "Warning (10036): Verilog HDL or VHDL warning at uart_de0.vhd(80): object \"rx_done_tick\" assigned a value but never read" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_done_tick uart_de0.vhd(84) " "Warning (10036): Verilog HDL or VHDL warning at uart_de0.vhd(84): object \"tx_done_tick\" assigned a value but never read" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_1 " "Info: Elaborating entity \"uart\" for hierarchy \"uart:uart_1\"" {  } { { "../rtl/uart_de0.vhd" "uart_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_o uart.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(15): used implicit default value for signal \"tx_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/uart.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_done_tick_o uart.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(16): used implicit default value for signal \"tx_done_tick_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/uart.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart:uart_1\|uart_receiver:uart_receiver_1 " "Info: Elaborating entity \"uart_receiver\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\"" {  } { { "../rtl/uart.vhd" "uart_receiver_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "frame_err_tick_o uart_receiver.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at uart_receiver.vhd(16): used implicit default value for signal \"frame_err_tick_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/uart_receiver.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fsm_frame_err_tick uart_receiver.vhd(46) " "Warning (10036): Verilog HDL or VHDL warning at uart_receiver.vhd(46): object \"fsm_frame_err_tick\" assigned a value but never read" {  } { { "../rtl/uart_receiver.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schmitt_trigger_filter uart:uart_1\|uart_receiver:uart_receiver_1\|schmitt_trigger_filter:rx_filter " "Info: Elaborating entity \"schmitt_trigger_filter\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|schmitt_trigger_filter:rx_filter\"" {  } { { "../rtl/uart_receiver.vhd" "rx_filter" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg uart:uart_1\|uart_receiver:uart_receiver_1\|shift_reg:p_shift_reg " "Info: Elaborating entity \"shift_reg\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|shift_reg:p_shift_reg\"" {  } { { "../rtl/uart_receiver.vhd" "p_shift_reg" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "shift_reg.vhd(30) " "Warning (10445): VHDL Subtype or Type Declaration warning at shift_reg.vhd(30): subtype or type has null range" {  } { { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 30 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg uart:uart_1\|uart_receiver:uart_receiver_1\|shift_reg:r_shift_reg " "Info: Elaborating entity \"shift_reg\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|shift_reg:r_shift_reg\"" {  } { { "../rtl/uart_receiver.vhd" "r_shift_reg" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter uart:uart_1\|uart_receiver:uart_receiver_1\|counter:sample_counter " "Info: Elaborating entity \"counter\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|counter:sample_counter\"" {  } { { "../rtl/uart_receiver.vhd" "sample_counter" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver_fsm uart:uart_1\|uart_receiver:uart_receiver_1\|uart_receiver_fsm:uart_receiver_fsm_1 " "Info: Elaborating entity \"uart_receiver_fsm\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|uart_receiver_fsm:uart_receiver_fsm_1\"" {  } { { "../rtl/uart_receiver.vhd" "uart_receiver_fsm_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_generator uart:uart_1\|uart_receiver:uart_receiver_1\|parity_generator:parity_generator_1 " "Info: Elaborating entity \"parity_generator\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|parity_generator:parity_generator_1\"" {  } { { "../rtl/uart_receiver.vhd" "parity_generator_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_generator uart:uart_1\|baud_rate_generator:baud_rate_generator_1 " "Info: Elaborating entity \"baud_rate_generator\" for hierarchy \"uart:uart_1\|baud_rate_generator:baud_rate_generator_1\"" {  } { { "../rtl/uart.vhd" "baud_rate_generator_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter uart:uart_1\|baud_rate_generator:baud_rate_generator_1\|counter:cycles_counter " "Info: Elaborating entity \"counter\" for hierarchy \"uart:uart_1\|baud_rate_generator:baud_rate_generator_1\|counter:cycles_counter\"" {  } { { "../rtl/baud_rate_generator.vhd" "cycles_counter" { Text "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_control reset_control:reset_control_1 " "Info: Elaborating entity \"reset_control\" for hierarchy \"reset_control:reset_control_1\"" {  } { { "../rtl/uart_de0.vhd" "reset_control_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_indicator error_indicator:error_indicator_1 " "Info: Elaborating entity \"error_indicator\" for hierarchy \"error_indicator:error_indicator_1\"" {  } { { "../rtl/uart_de0.vhd" "error_indicator_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 174 -1 0 } } { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 25 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "235 " "Warning: Design contains 235 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_BYTE_N " "Warning (15610): No output dependent on input pin \"FL_BYTE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_CE_N " "Warning (15610): No output dependent on input pin \"FL_CE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_OE_N " "Warning (15610): No output dependent on input pin \"FL_OE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RST_N " "Warning (15610): No output dependent on input pin \"FL_RST_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_WE_N " "Warning (15610): No output dependent on input pin \"FL_WE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_WP_N " "Warning (15610): No output dependent on input pin \"FL_WP_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ15_AM1 " "Warning (15610): No output dependent on input pin \"FL_DQ15_AM1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N0 " "Warning (15610): No output dependent on input pin \"GPIO_CLKIN_N0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P0 " "Warning (15610): No output dependent on input pin \"GPIO_CLKIN_P0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKOUT_N0 " "Warning (15610): No output dependent on input pin \"GPIO_CLKOUT_N0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKOUT_P0 " "Warning (15610): No output dependent on input pin \"GPIO_CLKOUT_P0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "Warning (15610): No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N1 " "Warning (15610): No output dependent on input pin \"GPIO_CLKIN_N1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKOUT_P1 " "Warning (15610): No output dependent on input pin \"GPIO_CLKOUT_P1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKOUT_N1 " "Warning (15610): No output dependent on input pin \"GPIO_CLKOUT_N1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBCLK " "Warning (15610): No output dependent on input pin \"PS2_KBCLK\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBDAT " "Warning (15610): No output dependent on input pin \"PS2_KBDAT\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSCLK " "Warning (15610): No output dependent on input pin \"PS2_MSCLK\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSDAT " "Warning (15610): No output dependent on input pin \"PS2_MSDAT\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "Warning (15610): No output dependent on input pin \"UART_CTS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CLK " "Warning (15610): No output dependent on input pin \"SD_CLK\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CMD " "Warning (15610): No output dependent on input pin \"SD_CMD\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT0 " "Warning (15610): No output dependent on input pin \"SD_DAT0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT3 " "Warning (15610): No output dependent on input pin \"SD_DAT3\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RW " "Warning (15610): No output dependent on input pin \"LCD_RW\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RS " "Warning (15610): No output dependent on input pin \"LCD_RS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_EN " "Warning (15610): No output dependent on input pin \"LCD_EN\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_BLON " "Warning (15610): No output dependent on input pin \"LCD_BLON\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_HS " "Warning (15610): No output dependent on input pin \"VGA_HS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_VS " "Warning (15610): No output dependent on input pin \"VGA_VS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CAS_N " "Warning (15610): No output dependent on input pin \"DRAM_CAS_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CS_N " "Warning (15610): No output dependent on input pin \"DRAM_CS_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "Warning (15610): No output dependent on input pin \"DRAM_CLK\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "Warning (15610): No output dependent on input pin \"DRAM_CKE\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_LDQM " "Warning (15610): No output dependent on input pin \"DRAM_LDQM\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_UDQM " "Warning (15610): No output dependent on input pin \"DRAM_UDQM\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_RAS_N " "Warning (15610): No output dependent on input pin \"DRAM_RAS_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_WE_N " "Warning (15610): No output dependent on input pin \"DRAM_WE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[0\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[2\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[3\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[4\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[5\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[6\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[7\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[8\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[9\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[10\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[11\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[12\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[13\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[14\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[15\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[15\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[16\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[16\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[17\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[17\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[18\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[18\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[19\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[19\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[20\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[20\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[21\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[21\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[0\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[1\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[2\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[3\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[4\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[5\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[6\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[7\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[8\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[9\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[10\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[11\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[12\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[13\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[14\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[0\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[1\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[2\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[3\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[4\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[5\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[6\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[7\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[8\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[9\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[10\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[12\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[14\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[16\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[16\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[17\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[17\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[18\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[18\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[19\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[19\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[20\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[20\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[21\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[21\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[22\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[22\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[23\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[23\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[24\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[24\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[25\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[25\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[26\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[26\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[27\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[27\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[28\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[28\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[29\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[29\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[30\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[30\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[31\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[31\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[0\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[1\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[2\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[3\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[4\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[5\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[6\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[7\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[8\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[9\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[10\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[11\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[12\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[13\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[14\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[15\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[15\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[16\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[16\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[17\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[17\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[18\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[18\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[19\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[19\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[20\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[20\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[21\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[21\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[22\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[22\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[23\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[23\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[24\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[24\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[25\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[25\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[26\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[26\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[27\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[27\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[28\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[28\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[29\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[29\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[30\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[30\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[31\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[31\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[0\] " "Warning (15610): No output dependent on input pin \"VGA_G\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[1\] " "Warning (15610): No output dependent on input pin \"VGA_G\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[2\] " "Warning (15610): No output dependent on input pin \"VGA_G\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[3\] " "Warning (15610): No output dependent on input pin \"VGA_G\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[0\] " "Warning (15610): No output dependent on input pin \"VGA_R\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[1\] " "Warning (15610): No output dependent on input pin \"VGA_R\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[2\] " "Warning (15610): No output dependent on input pin \"VGA_R\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[3\] " "Warning (15610): No output dependent on input pin \"VGA_R\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[0\] " "Warning (15610): No output dependent on input pin \"VGA_B\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[1\] " "Warning (15610): No output dependent on input pin \"VGA_B\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[2\] " "Warning (15610): No output dependent on input pin \"VGA_B\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[3\] " "Warning (15610): No output dependent on input pin \"VGA_B\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[0\] " "Warning (15610): No output dependent on input pin \"HEX0\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[1\] " "Warning (15610): No output dependent on input pin \"HEX0\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[2\] " "Warning (15610): No output dependent on input pin \"HEX0\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[3\] " "Warning (15610): No output dependent on input pin \"HEX0\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[4\] " "Warning (15610): No output dependent on input pin \"HEX0\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[5\] " "Warning (15610): No output dependent on input pin \"HEX0\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[6\] " "Warning (15610): No output dependent on input pin \"HEX0\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[7\] " "Warning (15610): No output dependent on input pin \"HEX0\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[0\] " "Warning (15610): No output dependent on input pin \"HEX1\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[1\] " "Warning (15610): No output dependent on input pin \"HEX1\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[2\] " "Warning (15610): No output dependent on input pin \"HEX1\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[3\] " "Warning (15610): No output dependent on input pin \"HEX1\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[4\] " "Warning (15610): No output dependent on input pin \"HEX1\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[5\] " "Warning (15610): No output dependent on input pin \"HEX1\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[6\] " "Warning (15610): No output dependent on input pin \"HEX1\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[7\] " "Warning (15610): No output dependent on input pin \"HEX1\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[0\] " "Warning (15610): No output dependent on input pin \"HEX2\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[1\] " "Warning (15610): No output dependent on input pin \"HEX2\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[2\] " "Warning (15610): No output dependent on input pin \"HEX2\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[3\] " "Warning (15610): No output dependent on input pin \"HEX2\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[4\] " "Warning (15610): No output dependent on input pin \"HEX2\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[5\] " "Warning (15610): No output dependent on input pin \"HEX2\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[6\] " "Warning (15610): No output dependent on input pin \"HEX2\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[7\] " "Warning (15610): No output dependent on input pin \"HEX2\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[0\] " "Warning (15610): No output dependent on input pin \"HEX3\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[1\] " "Warning (15610): No output dependent on input pin \"HEX3\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[2\] " "Warning (15610): No output dependent on input pin \"HEX3\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[3\] " "Warning (15610): No output dependent on input pin \"HEX3\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[4\] " "Warning (15610): No output dependent on input pin \"HEX3\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[5\] " "Warning (15610): No output dependent on input pin \"HEX3\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[6\] " "Warning (15610): No output dependent on input pin \"HEX3\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[7\] " "Warning (15610): No output dependent on input pin \"HEX3\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_BA\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_BA\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Info: Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "241 " "Info: Implemented 241 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 248 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 19:23:37 2012 " "Info: Processing ended: Sun Feb 26 19:23:37 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 19:23:44 2012 " "Info: Processing started: Sun Feb 26 19:23:44 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_de0 -c uart_de0 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_de0 -c uart_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_de0 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"uart_de0\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/jansen/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jansen/altera/11.0/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jansen/vhdl/projects/uart/backend/" { { 0 { 0 ""} 0 771 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jansen/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jansen/altera/11.0/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jansen/vhdl/projects/uart/backend/" { { 0 { 0 ""} 0 773 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/jansen/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jansen/altera/11.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jansen/vhdl/projects/uart/backend/" { { 0 { 0 ""} 0 775 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/jansen/altera/11.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jansen/altera/11.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jansen/vhdl/projects/uart/backend/" { { 0 { 0 ""} 0 777 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_de0.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'uart_de0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 42 0 0 } } { "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jansen/altera/11.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jansen/vhdl/projects/uart/backend/" { { 0 { 0 ""} 0 760 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Info: Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 0 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Input Buffer " "Extra Info: Packed 1 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 I/O Output Buffer " "Extra Info: Packed 8 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Extra Info: Created 8 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Info: Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 19:24:22 2012 " "Info: Processing ended: Sun Feb 26 19:24:22 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 19:24:29 2012 " "Info: Processing started: Sun Feb 26 19:24:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_de0 -c uart_de0 " "Info: Command: quartus_sta uart_de0 -c uart_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 19:24:32 2012 " "Info: Processing started: Sun Feb 26 19:24:32 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_de0 -c uart_de0 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_de0 -c uart_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_de0.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'uart_de0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.019 " "Info: Worst-case setup slack is -4.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.019      -171.158 CLOCK_50  " "Info:    -4.019      -171.158 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Info: Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLOCK_50  " "Info:     0.358         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.492 " "Info: Worst-case recovery slack is -3.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.492       -86.098 CLOCK_50  " "Info:    -3.492       -86.098 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.604 " "Info: Worst-case removal slack is 1.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604         0.000 CLOCK_50  " "Info:     1.604         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -73.000 CLOCK_50  " "Info:    -3.000       -73.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.543 " "Info: Worst-case setup slack is -3.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543      -148.174 CLOCK_50  " "Info:    -3.543      -148.174 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Info: Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLOCK_50  " "Info:     0.312         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.057 " "Info: Worst-case recovery slack is -3.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.057       -72.817 CLOCK_50  " "Info:    -3.057       -72.817 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.455 " "Info: Worst-case removal slack is 1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.455         0.000 CLOCK_50  " "Info:     1.455         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -73.000 CLOCK_50  " "Info:    -3.000       -73.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 19:24:43 2012 " "Info: Processing ended: Sun Feb 26 19:24:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.856 " "Info: Worst-case setup slack is -1.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.856       -67.083 CLOCK_50  " "Info:    -1.856       -67.083 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Info: Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 CLOCK_50  " "Info:     0.185         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.508 " "Info: Worst-case recovery slack is -1.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508       -32.755 CLOCK_50  " "Info:    -1.508       -32.755 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.869 " "Info: Worst-case removal slack is 0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869         0.000 CLOCK_50  " "Info:     0.869         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -77.006 CLOCK_50  " "Info:    -3.000       -77.006 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 19:24:46 2012 " "Info: Processing ended: Sun Feb 26 19:24:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 19:24:55 2012 " "Info: Processing started: Sun Feb 26 19:24:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_de0 -c uart_de0 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_de0 -c uart_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_de0_6_1200mv_85c_slow.vho /home/jansen/vhdl/projects/uart/backend/simulation/modelsim/ simulation " "Info: Generated file uart_de0_6_1200mv_85c_slow.vho in folder \"/home/jansen/vhdl/projects/uart/backend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_de0_6_1200mv_0c_slow.vho /home/jansen/vhdl/projects/uart/backend/simulation/modelsim/ simulation " "Info: Generated file uart_de0_6_1200mv_0c_slow.vho in folder \"/home/jansen/vhdl/projects/uart/backend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_de0_min_1200mv_0c_fast.vho /home/jansen/vhdl/projects/uart/backend/simulation/modelsim/ simulation " "Info: Generated file uart_de0_min_1200mv_0c_fast.vho in folder \"/home/jansen/vhdl/projects/uart/backend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_de0.vho /home/jansen/vhdl/projects/uart/backend/simulation/modelsim/ simulation " "Info: Generated file uart_de0.vho in folder \"/home/jansen/vhdl/projects/uart/backend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_de0_6_1200mv_85c_vhd_slow.sdo /home/jansen/vhdl/projects/uart/backend/simulation/modelsim/ simulation " "Info: Generated file uart_de0_6_1200mv_85c_vhd_slow.sdo in folder \"/home/jansen/vhdl/projects/uart/backend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_de0_6_1200mv_0c_vhd_slow.sdo /home/jansen/vhdl/projects/uart/backend/simulation/modelsim/ simulation " "Info: Generated file uart_de0_6_1200mv_0c_vhd_slow.sdo in folder \"/home/jansen/vhdl/projects/uart/backend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_de0_min_1200mv_0c_vhd_fast.sdo /home/jansen/vhdl/projects/uart/backend/simulation/modelsim/ simulation " "Info: Generated file uart_de0_min_1200mv_0c_vhd_fast.sdo in folder \"/home/jansen/vhdl/projects/uart/backend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_de0_vhd.sdo /home/jansen/vhdl/projects/uart/backend/simulation/modelsim/ simulation " "Info: Generated file uart_de0_vhd.sdo in folder \"/home/jansen/vhdl/projects/uart/backend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 19:25:01 2012 " "Info: Processing ended: Sun Feb 26 19:25:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 259 s " "Info: Quartus II Full Compilation was successful. 0 errors, 259 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
