#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 27 05:29:49 2023
# Process ID: 73256
# Current directory: E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1/design_1_wrapper.vdi
# Journal file: E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1\vivado.jou
# Running On: DESKTOP-4OQQII8, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 10, Host memory: 137240 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Project_Update_2/Cluster_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Final/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.dcp' for cell 'design_1_i/axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/design_1_clusterOp2_0_2.dcp' for cell 'design_1_i/clusterOp2_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1580.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc] for cell 'design_1_i/axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc:61]
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0.xdc] for cell 'design_1_i/axi_dma/U0'
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0_clocks.xdc] for cell 'design_1_i/axi_dma/U0'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0_clocks.xdc] for cell 'design_1_i/axi_dma/U0'
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1763.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1763.086 ; gain = 703.965
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1787.211 ; gain = 24.125

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1910b2a95

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2376.180 ; gain = 588.969

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1__0 into driver instance design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/dmul_64ns_64ns_64_7_max_dsp_1_U32/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1 into driver instance design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/dmul_64ns_64ns_64_7_max_dsp_1_U32/clusterOp2_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_sqrt_fixed_32_32_s_fu_608/res_I_V_35_reg_1526[12]_i_1 into driver instance design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_sqrt_fixed_32_32_s_fu_608/res_I_V_35_reg_1526[12]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 198554649

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.211 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 222 cells and removed 344 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 10be4efd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.211 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 368 cells and removed 1283 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18c2313c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2727.211 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 395 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18c2313c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2727.211 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13cd24b00

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2727.211 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 6 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 156e0054f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2727.211 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             222  |             344  |                                             27  |
|  Constant propagation         |             368  |            1283  |                                             27  |
|  Sweep                        |               0  |             395  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               6  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2727.211 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 198a8530a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2727.211 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 44 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 1 Total Ports: 88
Ending PowerOpt Patch Enables Task | Checksum: 11804a8d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 3058.945 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11804a8d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.945 ; gain = 331.734

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11804a8d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3058.945 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3058.945 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1286fbea8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 3058.945 ; gain = 1295.859
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: acbd58e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 3058.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d807177f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d7f10c0e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d7f10c0e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d7f10c0e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: da0191fd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 49d7f749

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 49d7f749

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 120295eed

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 105 LUTNM shape to break, 660 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 19, two critical 86, total 105, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 361 nets or LUTs. Breaked 105 LUTs, combined 256 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 12 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_129/mul_49ns_49ns_98_5_1_U3/buff0_reg__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_110/mul_42ns_33ns_75_2_1_U11/dout_reg__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_110/mul_49ns_49ns_98_5_1_U7/buff1_reg__0. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_129/mul_49ns_49ns_98_5_1_U3/buff1_reg__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_110/mul_35ns_25ns_60_2_1_U12/dout_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_110/mul_35ns_25ns_60_2_1_U12/tmp_product. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_129/mul_170s_53ns_170_5_1_U2/buff1_reg__5. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_110/mul_170s_53ns_170_5_1_U2/buff1_reg__5. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/clusterOp2_0/inst/grp_clusterOp2_Pipeline_VITIS_LOOP_95_1_fu_208/grp_sin_or_cos_double_s_fu_110/mul_170s_53ns_170_5_1_U2/buff1_reg__7. 32 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 9 nets or cells. Created 259 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3058.945 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          105  |            256  |                   361  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          259  |              0  |                     9  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          364  |            256  |                   370  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1bff5ce26

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1d40967ae

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d40967ae

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2af5f119a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14a09bae2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2255455d8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a3838762

Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15ed12a2e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2440546f2

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fa64d14a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20ae6c482

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 24b74ec89

Time (s): cpu = 00:01:36 ; elapsed = 00:01:07 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 24b74ec89

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d64cd52b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.360 | TNS=-71.297 |
Phase 1 Physical Synthesis Initialization | Checksum: 13611c4b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ee083a64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d64cd52b

Time (s): cpu = 00:01:49 ; elapsed = 00:01:16 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.296. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 226047c4f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:39 . Memory (MB): peak = 3058.945 ; gain = 0.000

Time (s): cpu = 00:02:14 ; elapsed = 00:01:39 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 226047c4f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:40 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 226047c4f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:40 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 226047c4f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:40 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 226047c4f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:40 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3058.945 ; gain = 0.000

Time (s): cpu = 00:02:15 ; elapsed = 00:01:40 . Memory (MB): peak = 3058.945 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16696e934

Time (s): cpu = 00:02:15 ; elapsed = 00:01:41 . Memory (MB): peak = 3058.945 ; gain = 0.000
Ending Placer Task | Checksum: 8a22acb2

Time (s): cpu = 00:02:15 ; elapsed = 00:01:41 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3058.945 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 7.00s |  WALL: 4.34s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3058.945 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-56.427 |
Phase 1 Physical Synthesis Initialization | Checksum: 673c03db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-56.427 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 673c03db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-56.427 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_ln21_reg_349[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dout_inferred__0/i__carry__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__1_i_4__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_1_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_6_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_13_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_13_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_13_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_9_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.291 | TNS=-56.407 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_11_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-56.231 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_ln21_reg_349[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__2_i_2__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__1_i_1_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__1_i_6_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_11_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_11_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_11_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_7_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.247 | TNS=-56.190 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_12_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_12_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_8_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-56.098 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_11_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_11_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_11_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_7_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.220 | TNS=-55.892 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_12_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_12_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_8_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.217 | TNS=-55.889 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_13_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_13_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_13_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_9_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.178 | TNS=-55.829 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_ln21_1_reg_371[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout_inferred__0/i__carry__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/i__carry__1_i_4__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/i__carry__0_i_1_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__166_i_8_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__165_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__165_i_3_n_3.  Re-placed instance design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__165_i_3
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__165_i_3_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.169 | TNS=-55.741 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__1_i_5__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_1_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_6_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_8_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_8_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.162 | TNS=-55.727 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_9_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_9_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_5_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.157 | TNS=-55.717 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_7_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_7_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_3_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.157 | TNS=-55.703 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_7_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.156 | TNS=-55.658 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__165_i_3_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__155_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_i_5_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_i_1_n_3.  Re-placed instance design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_i_1
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_i_1_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-55.592 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_16_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/mul_ln21_reg_349[16]_i_30_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_26_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_60_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[15]_i_38_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[4]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[5]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[5]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.148 | TNS=-55.588 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349[16]_i_5_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-55.554 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/i__carry_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__165_i_8_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__164_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__164_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__164_i_6_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__164_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__164_i_2_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.131 | TNS=-55.360 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[4]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[5]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[7]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-55.294 |
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_i_5_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_i_1_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.112 | TNS=-55.200 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[4]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[5]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[6]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.109 | TNS=-54.746 |
INFO: [Physopt 32-81] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.108 | TNS=-54.742 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_15_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_15_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_20_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_42_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_54_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[13]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[14]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.107 | TNS=-54.737 |
INFO: [Physopt 32-81] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.106 | TNS=-54.727 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_ln21_1_reg_371[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/i__carry__2_i_2__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/i__carry__1_i_1_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__167_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__166_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__166_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__166_i_7_n_3. Critical path length was reduced through logic transformation on cell design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__166_i_7_comp.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__166_i_3_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-54.697 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_16_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/i__carry_i_32_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.102 | TNS=-54.664 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_27_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_48_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[15]_i_22_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[1]_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.100 | TNS=-54.622 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__164_i_2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__144_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__143_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__143_i_3_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__83_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__82_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__82_i_8_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.087 | TNS=-54.518 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__81_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__81_i_7_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.084 | TNS=-54.481 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__154_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__153_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__153_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__153_i_3_n_3.  Re-placed instance design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__153_i_3
INFO: [Physopt 32-735] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_35_2_fu_253/mul_22s_22s_32_1_1_U52/dout__153_i_3_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-53.831 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_ln21_reg_349[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__1_i_4__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_1_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_6_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_16_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/mul_ln21_reg_349[16]_i_30_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_26_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[4]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[5]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-53.831 |
Phase 3 Critical Path Optimization | Checksum: 673c03db

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.945 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-53.831 |
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_ln21_reg_349[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dout_inferred__0/i__carry__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__1_i_4__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_1_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_6_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_6_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_16_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/mul_ln21_reg_349[16]_i_30_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_26_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_60_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[4]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[5]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_ln21_reg_349[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__1_i_4__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_1_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry__0_i_6_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/i__carry_i_16_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/mul_ln21_reg_349[16]_i_30_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/mul_ln21_reg_349_reg[16]_i_26_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[4]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/dx_reg_339_reg[5]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/mul_22s_22s_32_1_1_U64/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clusterOp2_0/inst/grp_dbscan_fu_247/grp_dbscan_Pipeline_VITIS_LOOP_59_4_fu_268/dx_reg_339_reg_n_3_[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-53.831 |
Phase 4 Critical Path Optimization | Checksum: 673c03db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3058.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.081 | TNS=-53.831 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.215  |          2.595  |           16  |              0  |                    28  |           0  |           2  |  00:00:06  |
|  Total          |          0.215  |          2.595  |           16  |              0  |                    28  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3058.945 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15f1d7365

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
331 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.945 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f7ffaf4a ConstDB: 0 ShapeSum: 1a41f236 RouteDB: 0
Post Restoration Checksum: NetGraph: efdb80dc NumContArr: 5bc508c1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14ba0899d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3060.129 ; gain = 1.184

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14ba0899d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3061.172 ; gain = 2.227

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14ba0899d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3061.172 ; gain = 2.227
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e1c0d65b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 3101.824 ; gain = 42.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.138 | TNS=-45.592| WHS=-0.238 | THS=-145.961|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38063
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 38063
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10d09e4a5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10d09e4a5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 3208.676 ; gain = 149.730
Phase 3 Initial Routing | Checksum: 197268914

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5726
 Number of Nodes with overlaps = 1627
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.109 | TNS=-89.756| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 147c4cf13

Time (s): cpu = 00:01:39 ; elapsed = 00:01:15 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1298
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.910 | TNS=-89.330| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 161364247

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1283
 Number of Nodes with overlaps = 430
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.911 | TNS=-85.665| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 182aa19dd

Time (s): cpu = 00:02:15 ; elapsed = 00:01:42 . Memory (MB): peak = 3208.676 ; gain = 149.730
Phase 4 Rip-up And Reroute | Checksum: 182aa19dd

Time (s): cpu = 00:02:15 ; elapsed = 00:01:42 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12379715d

Time (s): cpu = 00:02:17 ; elapsed = 00:01:44 . Memory (MB): peak = 3208.676 ; gain = 149.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.779 | TNS=-81.363| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2086c837e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:45 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2086c837e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:45 . Memory (MB): peak = 3208.676 ; gain = 149.730
Phase 5 Delay and Skew Optimization | Checksum: 2086c837e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:45 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16996d2b4

Time (s): cpu = 00:02:21 ; elapsed = 00:01:47 . Memory (MB): peak = 3208.676 ; gain = 149.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.769 | TNS=-75.789| WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20be5119d

Time (s): cpu = 00:02:22 ; elapsed = 00:01:47 . Memory (MB): peak = 3208.676 ; gain = 149.730
Phase 6 Post Hold Fix | Checksum: 20be5119d

Time (s): cpu = 00:02:22 ; elapsed = 00:01:47 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.1984 %
  Global Horizontal Routing Utilization  = 16.8934 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X59Y95 -> INT_R_X59Y95
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y48 -> INT_L_X18Y48
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y82 -> INT_R_X41Y82
   INT_R_X17Y48 -> INT_R_X17Y48
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y85 -> INT_R_X41Y85
   INT_R_X41Y82 -> INT_R_X41Y82
   INT_L_X18Y49 -> INT_L_X18Y49
   INT_R_X19Y48 -> INT_R_X19Y48

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 258180111

Time (s): cpu = 00:02:22 ; elapsed = 00:01:47 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 258180111

Time (s): cpu = 00:02:22 ; elapsed = 00:01:47 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1daa0d58f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:50 . Memory (MB): peak = 3208.676 ; gain = 149.730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.769 | TNS=-75.789| WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1daa0d58f

Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 3208.676 ; gain = 149.730
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 3208.676 ; gain = 149.730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
350 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3208.676 ; gain = 149.730
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3208.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3208.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3211.352 ; gain = 2.676
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
362 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3225.938 ; gain = 14.586
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 05:35:41 2023...
