// Seed: 1386945974
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output wire id_2
);
  assign id_0 = id_1;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1,
    input  wor  id_2,
    output tri1 id_3,
    output tri0 id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  always @(*) begin : LABEL_0
    if (-1) $signed(55);
    ;
  end
  logic id_5;
  ;
  assign id_1[-1] = id_5[(-1)];
endmodule
module module_3 #(
    parameter id_10 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  input wire _id_10;
  inout wire id_9;
  module_2 modCall_1 (
      id_2,
      id_9,
      id_5,
      id_9
  );
  input wire id_8;
  output wand id_7;
  output tri0 id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_6 = {id_2[-1'b0+:-1'b0]{""}} & 1'b0;
  assign id_1 = id_4;
  assign id_7 = -1;
  assign id_6 = -1;
  wire [1 : id_10  +  -1] id_11;
  assign id_7 = id_4;
  always @(posedge (-1'd0) or posedge -1) #1;
endmodule
