==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7a100tcsg324-1'
@I [HLS-10] Analyzing design file 'selection_sort.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:395).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<unsigned int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<unsigned int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<unsigned int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:402) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/lib_floatconversion.cpp:49) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<unsigned int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<unsigned int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/lib_floatconversion.cpp:49) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_float_i32' into 'selection_sort' (selection_sort.c:9) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (selection_sort.c:13:13) in function 'selection_sort'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (selection_sort.c:9:29) to (selection_sort.c:11:27) in function 'selection_sort'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 14.167 seconds; current memory usage: 315 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'selection_sort' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'selection_sort' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.203 seconds; current memory usage: 315 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'selection_sort' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.174 seconds; current memory usage: 315 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'selection_sort' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'selection_sort/A' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'selection_sort' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'selection_sort_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'selection_sort_uitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'selection_sort'.
@I [HLS-111] Elapsed time: 0.209 seconds; current memory usage: 315 MB.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for selection_sort.
@I [VHDL-304] Generating VHDL RTL for selection_sort.
@I [VLOG-307] Generating Verilog RTL for selection_sort.
@I [HLS-112] Total elapsed time: 15.635 seconds; peak memory usage: 315 MB.
