;redcode
;assert 1
	SPL 0, #-4
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	SUB @0, @2
	SUB @0, @2
	ADD -1, <-20
	ADD 210, 31
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	ADD 270, 60
	SUB @127, 106
	ADD 270, 60
	SUB @127, 106
	ADD 270, 60
	SLT @-127, @106
	SPL 0, #-4
	SLT @-127, @106
	ADD 210, 32
	SUB 270, 0
	CMP @127, 106
	SUB 270, 0
	SUB @0, @2
	SUB @0, @2
	SUB @-209, @2
	SUB -7, <-420
	SUB @0, @2
	SUB @0, @2
	SUB -7, <-420
	SUB -1, <-20
	DJN -1, @-20
	ADD 270, 60
	DJN -1, @-20
	ADD 270, 60
	ADD 210, 32
	SUB @0, @2
	SUB @127, 100
	ADD 210, 32
	SUB @127, 100
	SUB 100, -100
	SUB @127, 100
	SLT -1, <-20
	SUB @127, 100
	SUB -7, <-420
	SLT -1, <-20
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
