Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -files ../tcl/syn2.tcl 
Date:    Fri Jan 20 19:12:46 2023
Host:    ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*8cpus*15physical cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB) (16247564KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/syn2.tcl
#@ Begin verbose source tcl/syn2.tcl
@file(syn2.tcl) 6: set_db lib_search_path /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
  Setting attribute of root '/': 'lib_search_path' = /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
@file(syn2.tcl) 7: set_db init_hdl_search_path ../../../VHDL/
  Setting attribute of root '/': 'init_hdl_search_path' = ../../../VHDL/
@file(syn2.tcl) 8: set_db library {tcb018gbwp7twc.lib}

  Message Summary for Library tcb018gbwp7twc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tcb018gbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = tcb018gbwp7twc.lib
@file(syn2.tcl) 9: set_db use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(syn2.tcl) 12: read_hdl -vhdl {color.vhd}
@file(syn2.tcl) 13: read_hdl -vhdl {RAMbestand.vhd}
@file(syn2.tcl) 14: read_hdl -vhdl {countdown.vhd}
@file(syn2.tcl) 15: read_hdl -vhdl {counter25mhz.vhd}
@file(syn2.tcl) 16: read_hdl -vhdl {e_counter.vhd}
@file(syn2.tcl) 17: read_hdl -vhdl {edge_debounce.vhd}
@file(syn2.tcl) 18: read_hdl -vhdl {edge_fall.vhd}
@file(syn2.tcl) 19: read_hdl -vhdl {edge_detector.vhd}
@file(syn2.tcl) 20: read_hdl -vhdl {flipflop.vhd}
@file(syn2.tcl) 21: read_hdl -vhdl {flipflop_bufr.vhd}
@file(syn2.tcl) 22: read_hdl -vhdl {graph_logic.vhd}
@file(syn2.tcl) 23: read_hdl -vhdl {graphic_toplvl.vhd}
@file(syn2.tcl) 24: read_hdl -vhdl {H_counter.vhd}
@file(syn2.tcl) 25: read_hdl -vhdl {logic_top.vhd}
@file(syn2.tcl) 26: read_hdl -vhdl {main_fsm.vhd}
@file(syn2.tcl) 27: read_hdl -vhdl {mouse.vhd}
@file(syn2.tcl) 28: read_hdl -vhdl {mouse_logic.vhd}
@file(syn2.tcl) 29: read_hdl -vhdl {mux.vhd}
@file(syn2.tcl) 30: read_hdl -vhdl {pixel.vhd}
@file(syn2.tcl) 31: read_hdl -vhdl {ROM.vhd}
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/ROM.vhd' on line 15.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
@file(syn2.tcl) 32: read_hdl -vhdl {sendFSM.vhd}
@file(syn2.tcl) 33: read_hdl -vhdl {shfitregister_11bit.vhd}
@file(syn2.tcl) 34: read_hdl -vhdl {shiftregister_9bit.vhd}
@file(syn2.tcl) 35: read_hdl -vhdl {timebase.vhd}
@file(syn2.tcl) 36: read_hdl -vhdl {V_counter.vhd}
@file(syn2.tcl) 37: read_hdl -vhdl {vgadrive.vhd}
@file(syn2.tcl) 38: read_hdl -vhdl {x.vhd}
@file(syn2.tcl) 39: read_hdl -vhdl {y.vhd}
@file(syn2.tcl) 40: read_hdl -vhdl {color-behaviour_color.vhd}
@file(syn2.tcl) 41: read_hdl -vhdl {counter25mhz-behav.vhd}
@file(syn2.tcl) 42: read_hdl -vhdl {edge_debounce-behav.vhd}
@file(syn2.tcl) 43: read_hdl -vhdl {edge_detector-behav.vhd}
@file(syn2.tcl) 44: read_hdl -vhdl {flipflop-behav.vhd}
@file(syn2.tcl) 45: read_hdl -vhdl {flipflop_bufr-behaviour.vhd}
@file(syn2.tcl) 46: read_hdl -vhdl {graphic_toplvl-behaviour.vhd}
@file(syn2.tcl) 47: read_hdl -vhdl {logic_top-behaviour_logic_top.vhd}
@file(syn2.tcl) 48: read_hdl -vhdl {main_fsm-behav.vhd}
@file(syn2.tcl) 49: read_hdl -vhdl {mouse-behav.vhd}
flipflop7: flipflop port map(clk, btnflipfloprst, btns(4),buttons(4));
                                                          |
Error   : Port mode mismatch in association. [VHDLPT-730] [read_hdl]
        : Formal port Q of mode OUT may only be associated with an actual port of mode INOUT or OUT; actual buttons is of mode BUFFER in file '../../../VHDL/mouse-behav.vhd' on line 184, column 59.
        : Invalid or unsupported VHDL syntax is encountered.
flipflop8: flipflop port map(clk, btnflipfloprst, btns(3),buttons(3));
                                                          |
Error   : Port mode mismatch in association. [VHDLPT-730] [read_hdl]
        : Formal port Q of mode OUT may only be associated with an actual port of mode INOUT or OUT; actual buttons is of mode BUFFER in file '../../../VHDL/mouse-behav.vhd' on line 185, column 59.
flipflop9: flipflop port map(clk, btnflipfloprst, btns(2),buttons(2));
                                                          |
Error   : Port mode mismatch in association. [VHDLPT-730] [read_hdl]
        : Formal port Q of mode OUT may only be associated with an actual port of mode INOUT or OUT; actual buttons is of mode BUFFER in file '../../../VHDL/mouse-behav.vhd' on line 186, column 59.
flipflop10: flipflop port map(clk, btnflipfloprst, btns(1),buttons(1));
                                                           |
Error   : Port mode mismatch in association. [VHDLPT-730] [read_hdl]
        : Formal port Q of mode OUT may only be associated with an actual port of mode INOUT or OUT; actual buttons is of mode BUFFER in file '../../../VHDL/mouse-behav.vhd' on line 187, column 60.
flipflop11: flipflop port map(clk, btnflipfloprst, btns(0),buttons(0));
                                                           |
Error   : Port mode mismatch in association. [VHDLPT-730] [read_hdl]
        : Formal port Q of mode OUT may only be associated with an actual port of mode INOUT or OUT; actual buttons is of mode BUFFER in file '../../../VHDL/mouse-behav.vhd' on line 188, column 60.
#@ End verbose source tcl/syn2.tcl
1
Encountered problems processing file: ../tcl/syn2.tcl
WARNING: This version of the tool is 1929 days old.
