library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM_2P_16_8 is 
	port (clk			: in std_logic;
			writeEnable	: in std_logic;
			writeAddress: in std_logic_vector(4 downto 0);
			writeDAta	: in std_logic_vector(7 downto 0);
			readAdress	: out std_logic_vector(4 downto 0);
			readDAta		: out std_logic_vector(7 downto 0));
end RAM_2P_16_8;