

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Mon Apr 24 16:35:47 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 17/06/2022 GMT
    16                           ; 
    17                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F57Q43 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _OSCCON1bits	set	173
    50   000000                     _LATF	set	1219
    51   000000                     _TRISF	set	1227
    52   000000                     _OSCFRQbits	set	177
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   01FF56                     __pcinit:
    58                           	callstack 0
    59   01FF56                     start_initialization:
    60                           	callstack 0
    61   01FF56                     __initialization:
    62                           	callstack 0
    63   01FF56                     end_of_initialization:
    64                           	callstack 0
    65   01FF56                     __end_of__initialization:
    66                           	callstack 0
    67   01FF56  0100               	movlb	0
    68   01FF58  EFD7  F0FF         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000501                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000501                     FM_Hfintosc_Init@clock_params:
    74                           	callstack 0
    75                           
    76                           ; 2 bytes @ 0x0
    77   000501                     	ds	2
    78   000503                     ??_FM_Hfintosc_Init:
    79                           
    80                           ; 1 bytes @ 0x2
    81   000503                     	ds	1
    82   000504                     Clock_Local_Init@my_clock_param:
    83                           	callstack 0
    84                           
    85                           ; 2 bytes @ 0x3
    86   000504                     	ds	2
    87   000506                     ??_main:
    88                           
    89                           ; 1 bytes @ 0x5
    90   000506                     	ds	1
    91   000507                     main@counter:
    92                           	callstack 0
    93                           
    94                           ; 1 bytes @ 0x6
    95   000507                     	ds	1
    96                           
    97 ;;
    98 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    99 ;;
   100 ;; *************** function _main *****************
   101 ;; Defined at:
   102 ;;		line 43 in file "main.c"
   103 ;; Parameters:    Size  Location     Type
   104 ;;		None
   105 ;; Auto vars:     Size  Location     Type
   106 ;;  counter         1    6[COMRAM] unsigned char 
   107 ;; Return value:  Size  Location     Type
   108 ;;                  2   14[None  ] int 
   109 ;; Registers used:
   110 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   111 ;; Tracked objects:
   112 ;;		On entry : 0/0
   113 ;;		On exit  : 0/0
   114 ;;		Unchanged: 0/0
   115 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   116 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   117 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   118 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   119 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   120 ;;Total ram usage:        2 bytes
   121 ;; Hardware stack levels required when called: 2
   122 ;; This function calls:
   123 ;;		_Clock_Local_Init
   124 ;; This function is called by:
   125 ;;		Startup code after reset
   126 ;; This function uses a non-reentrant model
   127 ;;
   128                           
   129                           	psect	text0
   130   01FFAE                     __ptext0:
   131                           	callstack 0
   132   01FFAE                     _main:
   133                           	callstack 125
   134   01FFAE                     
   135                           ;main.c: 45:     Clock_Local_Init();
   136   01FFAE  ECAE  F0FF         	call	_Clock_Local_Init	;wreg free
   137   01FFB2                     
   138                           ;main.c: 47:     TRISF &= ~(1 << 3);
   139   01FFB2  96CB               	bcf	203,3,c	;volatile
   140   01FFB4                     
   141                           ;main.c: 49:     LATF &= ~(1 << 3);
   142   01FFB4  96C3               	bcf	195,3,c	;volatile
   143   01FFB6                     
   144                           ;main.c: 50:     uint8_t counter = 0;
   145   01FFB6  0E00               	movlw	0
   146   01FFB8  6E07               	movwf	main@counter^(0+1280),c
   147   01FFBA                     l753:
   148                           
   149                           ;main.c: 52:     {;main.c: 53:         if(counter++ == 100)
   150   01FFBA  2A07               	incf	main@counter^(0+1280),f,c
   151   01FFBC  0E65               	movlw	101
   152   01FFBE  1807               	xorwf	main@counter^(0+1280),w,c
   153   01FFC0  A4D8               	btfss	status,2,c
   154   01FFC2  EFE5  F0FF         	goto	u21
   155   01FFC6  EFE7  F0FF         	goto	u20
   156   01FFCA                     u21:
   157   01FFCA  EFF1  F0FF         	goto	l761
   158   01FFCE                     u20:
   159   01FFCE                     
   160                           ;main.c: 54:         {;main.c: 55:             LATF &= ~(1 << 3); _delay((unsigned long)
      +                          ((500)*(16000000UL/4000000.0)));;
   161   01FFCE  96C3               	bcf	195,3,c	;volatile
   162   01FFD0  0E03               	movlw	3
   163   01FFD2  6E06               	movwf	??_main^(0+1280),c
   164   01FFD4  0E98               	movlw	152
   165   01FFD6                     u37:
   166   01FFD6  2EE8               	decfsz	wreg,f,c
   167   01FFD8  D7FE               	bra	u37
   168   01FFDA  2E06               	decfsz	??_main^(0+1280),f,c
   169   01FFDC  D7FC               	bra	u37
   170   01FFDE                     
   171                           ;main.c: 56:             counter = 0;
   172   01FFDE  0E00               	movlw	0
   173   01FFE0  6E07               	movwf	main@counter^(0+1280),c
   174   01FFE2                     l761:
   175                           
   176                           ;main.c: 58:         LATF |= (1 << 3);
   177   01FFE2  86C3               	bsf	195,3,c	;volatile
   178   01FFE4                     
   179                           ;main.c: 59:         _delay((unsigned long)((1)*(16000000UL/4000.0)));
   180   01FFE4  0E06               	movlw	6
   181   01FFE6  6E06               	movwf	??_main^(0+1280),c
   182   01FFE8  0E30               	movlw	48
   183   01FFEA                     u47:
   184   01FFEA  2EE8               	decfsz	wreg,f,c
   185   01FFEC  D7FE               	bra	u47
   186   01FFEE  2E06               	decfsz	??_main^(0+1280),f,c
   187   01FFF0  D7FC               	bra	u47
   188   01FFF2  D000               	nop2	
   189   01FFF4  EFDD  F0FF         	goto	l753
   190   01FFF8  EFFE  F0FF         	goto	start
   191   01FFFC                     __end_of_main:
   192                           	callstack 0
   193                           
   194 ;; *************** function _Clock_Local_Init *****************
   195 ;; Defined at:
   196 ;;		line 68 in file "main.c"
   197 ;; Parameters:    Size  Location     Type
   198 ;;		None
   199 ;; Auto vars:     Size  Location     Type
   200 ;;  my_clock_par    2    3[COMRAM] struct .
   201 ;; Return value:  Size  Location     Type
   202 ;;                  1    wreg      void 
   203 ;; Registers used:
   204 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   205 ;; Tracked objects:
   206 ;;		On entry : 0/0
   207 ;;		On exit  : 0/0
   208 ;;		Unchanged: 0/0
   209 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   210 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   211 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   212 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   213 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   214 ;;Total ram usage:        2 bytes
   215 ;; Hardware stack levels used: 1
   216 ;; Hardware stack levels required when called: 1
   217 ;; This function calls:
   218 ;;		_FM_Hfintosc_Init
   219 ;; This function is called by:
   220 ;;		_main
   221 ;; This function uses a non-reentrant model
   222 ;;
   223                           
   224                           	psect	text1
   225   01FF5C                     __ptext1:
   226                           	callstack 0
   227   01FF5C                     _Clock_Local_Init:
   228                           	callstack 125
   229   01FF5C                     
   230                           ;main.c: 70:     _clock_hfintosc_params_t my_clock_param;;main.c: 71:     my_clock_param
      +                          .divisor_clock = clock_div_1;
   231   01FF5C  0E00               	movlw	0
   232   01FF5E  6E04               	movwf	Clock_Local_Init@my_clock_param^(0+1280),c
   233                           
   234                           ;main.c: 72:     my_clock_param.frecuencia_clock = freq_clk_16MHZ;
   235   01FF60  0E05               	movlw	5
   236   01FF62  6E05               	movwf	(Clock_Local_Init@my_clock_param+1)^(0+1280),c
   237   01FF64                     
   238                           ;main.c: 73:     FM_Hfintosc_Init(&my_clock_param);
   239   01FF64  0E04               	movlw	low Clock_Local_Init@my_clock_param
   240   01FF66  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   241   01FF68  0E05               	movlw	high Clock_Local_Init@my_clock_param
   242   01FF6A  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   243   01FF6C  ECB9  F0FF         	call	_FM_Hfintosc_Init	;wreg free
   244   01FF70  0012               	return		;funcret
   245   01FF72                     __end_of_Clock_Local_Init:
   246                           	callstack 0
   247                           
   248 ;; *************** function _FM_Hfintosc_Init *****************
   249 ;; Defined at:
   250 ;;		line 8 in file "system_config.c"
   251 ;; Parameters:    Size  Location     Type
   252 ;;  clock_params    2    0[COMRAM] PTR struct .
   253 ;;		 -> Clock_Local_Init@my_clock_param(2), 
   254 ;; Auto vars:     Size  Location     Type
   255 ;;		None
   256 ;; Return value:  Size  Location     Type
   257 ;;                  1    wreg      void 
   258 ;; Registers used:
   259 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   260 ;; Tracked objects:
   261 ;;		On entry : 0/0
   262 ;;		On exit  : 0/0
   263 ;;		Unchanged: 0/0
   264 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   265 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   266 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   267 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   268 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   269 ;;Total ram usage:        3 bytes
   270 ;; Hardware stack levels used: 1
   271 ;; This function calls:
   272 ;;		Nothing
   273 ;; This function is called by:
   274 ;;		_Clock_Local_Init
   275 ;; This function uses a non-reentrant model
   276 ;;
   277                           
   278                           	psect	text2
   279   01FF72                     __ptext2:
   280                           	callstack 0
   281   01FF72                     _FM_Hfintosc_Init:
   282                           	callstack 125
   283   01FF72                     
   284                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   285   01FF72  0100               	movlb	0	; () banked
   286   01FF74  51AD               	movf	173,w,b	;volatile
   287   01FF76  0B8F               	andlw	-113
   288   01FF78  0960               	iorlw	96
   289   01FF7A  6FAD               	movwf	173,b	;volatile
   290   01FF7C                     
   291                           ; BSR set to: 0
   292                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   293   01FF7C  C501  F4D9         	movff	FM_Hfintosc_Init@clock_params,fsr2l
   294   01FF80  C502  F4DA         	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   295   01FF84  50DF               	movf	indf2,w,c
   296   01FF86  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   297   01FF88  51AD               	movf	173,w,b	;volatile
   298   01FF8A  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   299   01FF8C  0BF0               	andlw	-16
   300   01FF8E  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   301   01FF90  6FAD               	movwf	173,b	;volatile
   302   01FF92                     
   303                           ; BSR set to: 0
   304                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   305   01FF92  EE20 F001          	lfsr	2,1
   306   01FF96  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   307   01FF98  26D9               	addwf	fsr2l,f,c
   308   01FF9A  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   309   01FF9C  22DA               	addwfc	fsr2h,f,c
   310   01FF9E  50DF               	movf	indf2,w,c
   311   01FFA0  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   312   01FFA2  51B1               	movf	177,w,b	;volatile
   313   01FFA4  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   314   01FFA6  0BF0               	andlw	-16
   315   01FFA8  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   316   01FFAA  6FB1               	movwf	177,b	;volatile
   317   01FFAC                     
   318                           ; BSR set to: 0
   319   01FFAC  0012               	return		;funcret
   320   01FFAE                     __end_of_FM_Hfintosc_Init:
   321                           	callstack 0
   322   000000                     
   323                           	psect	rparam
   324   000000                     
   325                           	psect	idloc
   326                           
   327                           ;Config register IDLOC0 @ 0x200000
   328                           ;	unspecified, using default values
   329   200000                     	org	2097152
   330   200000  0FFF               	dw	4095
   331                           
   332                           ;Config register IDLOC1 @ 0x200002
   333                           ;	unspecified, using default values
   334   200002                     	org	2097154
   335   200002  0FFF               	dw	4095
   336                           
   337                           ;Config register IDLOC2 @ 0x200004
   338                           ;	unspecified, using default values
   339   200004                     	org	2097156
   340   200004  0FFF               	dw	4095
   341                           
   342                           ;Config register IDLOC3 @ 0x200006
   343                           ;	unspecified, using default values
   344   200006                     	org	2097158
   345   200006  0FFF               	dw	4095
   346                           
   347                           ;Config register IDLOC4 @ 0x200008
   348                           ;	unspecified, using default values
   349   200008                     	org	2097160
   350   200008  0FFF               	dw	4095
   351                           
   352                           ;Config register IDLOC5 @ 0x20000A
   353                           ;	unspecified, using default values
   354   20000A                     	org	2097162
   355   20000A  0FFF               	dw	4095
   356                           
   357                           ;Config register IDLOC6 @ 0x20000C
   358                           ;	unspecified, using default values
   359   20000C                     	org	2097164
   360   20000C  0FFF               	dw	4095
   361                           
   362                           ;Config register IDLOC7 @ 0x20000E
   363                           ;	unspecified, using default values
   364   20000E                     	org	2097166
   365   20000E  0FFF               	dw	4095
   366                           
   367                           ;Config register IDLOC8 @ 0x200010
   368                           ;	unspecified, using default values
   369   200010                     	org	2097168
   370   200010  0FFF               	dw	4095
   371                           
   372                           ;Config register IDLOC9 @ 0x200012
   373                           ;	unspecified, using default values
   374   200012                     	org	2097170
   375   200012  0FFF               	dw	4095
   376                           
   377                           ;Config register IDLOC10 @ 0x200014
   378                           ;	unspecified, using default values
   379   200014                     	org	2097172
   380   200014  0FFF               	dw	4095
   381                           
   382                           ;Config register IDLOC11 @ 0x200016
   383                           ;	unspecified, using default values
   384   200016                     	org	2097174
   385   200016  0FFF               	dw	4095
   386                           
   387                           ;Config register IDLOC12 @ 0x200018
   388                           ;	unspecified, using default values
   389   200018                     	org	2097176
   390   200018  0FFF               	dw	4095
   391                           
   392                           ;Config register IDLOC13 @ 0x20001A
   393                           ;	unspecified, using default values
   394   20001A                     	org	2097178
   395   20001A  0FFF               	dw	4095
   396                           
   397                           ;Config register IDLOC14 @ 0x20001C
   398                           ;	unspecified, using default values
   399   20001C                     	org	2097180
   400   20001C  0FFF               	dw	4095
   401                           
   402                           ;Config register IDLOC15 @ 0x20001E
   403                           ;	unspecified, using default values
   404   20001E                     	org	2097182
   405   20001E  0FFF               	dw	4095
   406                           
   407                           ;Config register IDLOC16 @ 0x200020
   408                           ;	unspecified, using default values
   409   200020                     	org	2097184
   410   200020  0FFF               	dw	4095
   411                           
   412                           ;Config register IDLOC17 @ 0x200022
   413                           ;	unspecified, using default values
   414   200022                     	org	2097186
   415   200022  0FFF               	dw	4095
   416                           
   417                           ;Config register IDLOC18 @ 0x200024
   418                           ;	unspecified, using default values
   419   200024                     	org	2097188
   420   200024  0FFF               	dw	4095
   421                           
   422                           ;Config register IDLOC19 @ 0x200026
   423                           ;	unspecified, using default values
   424   200026                     	org	2097190
   425   200026  0FFF               	dw	4095
   426                           
   427                           ;Config register IDLOC20 @ 0x200028
   428                           ;	unspecified, using default values
   429   200028                     	org	2097192
   430   200028  0FFF               	dw	4095
   431                           
   432                           ;Config register IDLOC21 @ 0x20002A
   433                           ;	unspecified, using default values
   434   20002A                     	org	2097194
   435   20002A  0FFF               	dw	4095
   436                           
   437                           ;Config register IDLOC22 @ 0x20002C
   438                           ;	unspecified, using default values
   439   20002C                     	org	2097196
   440   20002C  0FFF               	dw	4095
   441                           
   442                           ;Config register IDLOC23 @ 0x20002E
   443                           ;	unspecified, using default values
   444   20002E                     	org	2097198
   445   20002E  0FFF               	dw	4095
   446                           
   447                           ;Config register IDLOC24 @ 0x200030
   448                           ;	unspecified, using default values
   449   200030                     	org	2097200
   450   200030  0FFF               	dw	4095
   451                           
   452                           ;Config register IDLOC25 @ 0x200032
   453                           ;	unspecified, using default values
   454   200032                     	org	2097202
   455   200032  0FFF               	dw	4095
   456                           
   457                           ;Config register IDLOC26 @ 0x200034
   458                           ;	unspecified, using default values
   459   200034                     	org	2097204
   460   200034  0FFF               	dw	4095
   461                           
   462                           ;Config register IDLOC27 @ 0x200036
   463                           ;	unspecified, using default values
   464   200036                     	org	2097206
   465   200036  0FFF               	dw	4095
   466                           
   467                           ;Config register IDLOC28 @ 0x200038
   468                           ;	unspecified, using default values
   469   200038                     	org	2097208
   470   200038  0FFF               	dw	4095
   471                           
   472                           ;Config register IDLOC29 @ 0x20003A
   473                           ;	unspecified, using default values
   474   20003A                     	org	2097210
   475   20003A  0FFF               	dw	4095
   476                           
   477                           ;Config register IDLOC30 @ 0x20003C
   478                           ;	unspecified, using default values
   479   20003C                     	org	2097212
   480   20003C  0FFF               	dw	4095
   481                           
   482                           ;Config register IDLOC31 @ 0x20003E
   483                           ;	unspecified, using default values
   484   20003E                     	org	2097214
   485   20003E  0FFF               	dw	4095
   486                           
   487                           	psect	config
   488                           
   489                           ;Config register CONFIG1 @ 0x300000
   490                           ;	External Oscillator Selection
   491                           ;	FEXTOSC = OFF, Oscillator not enabled
   492                           ;	Reset Oscillator Selection
   493                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   494   300000                     	org	3145728
   495   300000  8C                 	db	140
   496                           
   497                           ;Config register CONFIG2 @ 0x300001
   498                           ;	Clock out Enable bit
   499                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   500                           ;	PRLOCKED One-Way Set Enable bit
   501                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
   502                           ;	Clock Switch Enable bit
   503                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
   504                           ;	Fail-Safe Clock Monitor Enable bit
   505                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   506   300001                     	org	3145729
   507   300001  D5                 	db	213
   508                           
   509                           ;Config register CONFIG3 @ 0x300002
   510                           ;	MCLR Enable bit
   511                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   512                           ;	Power-up timer selection bits
   513                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   514                           ;	Multi-vector enable bit
   515                           ;	MVECEN = OFF, Interrupt contoller does not use vector table to prioritze interrupts
   516                           ;	IVTLOCK bit One-way set enable bit
   517                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
   518                           ;	Low Power BOR Enable bit
   519                           ;	LPBOREN = OFF, Low-Power BOR disabled
   520                           ;	Brown-out Reset Enable bits
   521                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   522   300002                     	org	3145730
   523   300002  E7                 	db	231
   524                           
   525                           ;Config register CONFIG4 @ 0x300003
   526                           ;	Brown-out Reset Voltage Selection bits
   527                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   528                           ;	ZCD Disable bit
   529                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   530                           ;	PPSLOCK bit One-Way Set Enable bit
   531                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
   532                           ;	Stack Full/Underflow Reset Enable bit
   533                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   534                           ;	Low Voltage Programming Enable bit
   535                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
   536                           ;	Extended Instruction Set Enable bit
   537                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   538   300003                     	org	3145731
   539   300003  C7                 	db	199
   540                           
   541                           ;Config register CONFIG5 @ 0x300004
   542                           ;	WDT Period selection bits
   543                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   544                           ;	WDT operating mode
   545                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   546   300004                     	org	3145732
   547   300004  9F                 	db	159
   548                           
   549                           ;Config register CONFIG6 @ 0x300005
   550                           ;	WDT Window Select bits
   551                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   552                           ;	WDT input clock selector
   553                           ;	WDTCCS = SC, Software Control
   554   300005                     	org	3145733
   555   300005  FF                 	db	255
   556                           
   557                           ;Config register CONFIG7 @ 0x300006
   558                           ;	Boot Block Size selection bits
   559                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   560                           ;	Boot Block enable bit
   561                           ;	BBEN = OFF, Boot block disabled
   562                           ;	Storage Area Flash enable bit
   563                           ;	SAFEN = OFF, SAF disabled
   564                           ;	Background Debugger
   565                           ;	DEBUG = OFF, Background Debugger disabled
   566   300006                     	org	3145734
   567   300006  FF                 	db	255
   568                           
   569                           ;Config register CONFIG8 @ 0x300007
   570                           ;	Boot Block Write Protection bit
   571                           ;	WRTB = OFF, Boot Block not Write protected
   572                           ;	Configuration Register Write Protection bit
   573                           ;	WRTC = OFF, Configuration registers not Write protected
   574                           ;	Data EEPROM Write Protection bit
   575                           ;	WRTD = OFF, Data EEPROM not Write protected
   576                           ;	SAF Write protection bit
   577                           ;	WRTSAF = OFF, SAF not Write Protected
   578                           ;	Application Block write protection bit
   579                           ;	WRTAPP = OFF, Application Block not write protected
   580   300007                     	org	3145735
   581   300007  FF                 	db	255
   582                           
   583                           ; Padding undefined space
   584   300008                     	org	3145736
   585   300008  FF                 	db	255
   586                           
   587                           ;Config register CONFIG10 @ 0x300009
   588                           ;	PFM and Data EEPROM Code Protection bit
   589                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   590   300009                     	org	3145737
   591   300009  FF                 	db	255
   592                           tosu	equ	0x4FF
   593                           tosh	equ	0x4FE
   594                           tosl	equ	0x4FD
   595                           stkptr	equ	0x4FC
   596                           pclatu	equ	0x4FB
   597                           pclath	equ	0x4FA
   598                           pcl	equ	0x4F9
   599                           tblptru	equ	0x4F8
   600                           tblptrh	equ	0x4F7
   601                           tblptrl	equ	0x4F6
   602                           tablat	equ	0x4F5
   603                           prodh	equ	0x4F4
   604                           prodl	equ	0x4F3
   605                           indf0	equ	0x4EF
   606                           postinc0	equ	0x4EE
   607                           postdec0	equ	0x4ED
   608                           preinc0	equ	0x4EC
   609                           plusw0	equ	0x4EB
   610                           fsr0h	equ	0x4EA
   611                           fsr0l	equ	0x4E9
   612                           wreg	equ	0x4E8
   613                           indf1	equ	0x4E7
   614                           postinc1	equ	0x4E6
   615                           postdec1	equ	0x4E5
   616                           preinc1	equ	0x4E4
   617                           plusw1	equ	0x4E3
   618                           fsr1h	equ	0x4E2
   619                           fsr1l	equ	0x4E1
   620                           bsr	equ	0x4E0
   621                           indf2	equ	0x4DF
   622                           postinc2	equ	0x4DE
   623                           postdec2	equ	0x4DD
   624                           preinc2	equ	0x4DC
   625                           plusw2	equ	0x4DB
   626                           fsr2h	equ	0x4DA
   627                           fsr2l	equ	0x4D9
   628                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7       7
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Clock_Local_Init@my_clock_param(COMRAM[2]), 


Critical Paths under _main in COMRAM

    _main->_Clock_Local_Init
    _Clock_Local_Init->_FM_Hfintosc_Init

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     193
                                              5 COMRAM     2     2      0
                   _Clock_Local_Init
 ---------------------------------------------------------------------------------
 (1) _Clock_Local_Init                                     2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Clock_Local_Init
     _FM_Hfintosc_Init

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      7       7       1        7.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
BITBIGSFR_1        100      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITBIGSFRh          34      0       0      70        0.0%
BITBIGSFRlh          7      0       0      71        0.0%
BITBIGSFRllhh      411      0       0      72        0.0%
BITBIGSFRllhl        3      0       0      73        0.0%
BITBIGSFRlll        AD      0       0      74        0.0%
ABS                  0      0       0      75        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Mon Apr 24 16:35:47 2023

                            l22 FF70                              l29 FFAC                              u20 FFCE  
                            u21 FFCA                              u37 FFD6                              u47 FFEA  
                           l741 FF5C                             l735 FF72                             l743 FF64  
                           l751 FFB6                             l737 FF7C                             l761 FFE2  
                           l753 FFBA                             l745 FFAE                             l739 FF92  
                           l763 FFE4                             l755 FFCE                             l747 FFB2  
                           l757 FFD0                             l749 FFB4                             l759 FFDE  
                           wreg 04E8                            _LATF 04C3                     main@counter 0507  
             ?_FM_Hfintosc_Init 0501                            _main FFAE                            fsr2h 04DA  
                          indf2 04DF                            fsr2l 04D9              ??_FM_Hfintosc_Init 0503  
                          start FFFC                    ___param_bank 0000                           ?_main 0501  
                         _TRISF 04CB                           status 04D8                 __initialization FF56  
                  __end_of_main FFFC                          ??_main 0506                   __activetblptr 0000  
      __end_of_Clock_Local_Init FF72                          isa$std 0001                      __accesstop 0560  
       __end_of__initialization FF56                   ___rparam_used 0001                  __pcstackCOMRAM 0501  
  FM_Hfintosc_Init@clock_params 0501                         __Hparam 0000                         __Lparam 0000  
Clock_Local_Init@my_clock_param 0504                         __pcinit FF56                         __ramtop 2600  
                       __ptext0 FFAE                         __ptext1 FF5C                         __ptext2 FF72  
          end_of_initialization FF56               ?_Clock_Local_Init 0501              ??_Clock_Local_Init 0504  
              _FM_Hfintosc_Init FF72             start_initialization FF56        __end_of_FM_Hfintosc_Init FFAE  
                      __Hrparam 0000                        __Lrparam 0000                     _OSCCON1bits 00AD  
                      isa$xinst 0000                      _OSCFRQbits 00B1                _Clock_Local_Init FF5C  
