# Basic_verilog_codes
Hey guys, In this Repository I would be sharing the basic verilog codes. I'm just starting with verilog. I hope this helps someone.
I'm doing my coding in Modelsim and synthesis in Quartus Prime(Mac V driver).
