// Seed: 268259176
module module_0;
  tri1 id_1 = id_1 - id_1, id_2;
  integer id_3;
  assign id_2 = id_1;
  wire id_4;
  assign id_1 = -1;
  id_5();
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    id_8,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output logic id_4,
    input  tri   id_5,
    input  uwire id_6
);
  always id_4 <= id_5 + 1'd0;
  and primCall (id_0, id_1, id_2, id_3, id_5, id_6, id_8);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
