 
****************************************
Report : resources
Design : SEC_DAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:45:46 2023
****************************************


Resource Report for this hierarchy in file
        /home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/rtl/SEC_DAEC_decoder.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=72 | sll_189 (SEC_DAEC_decoder.sv:189) |
          |                | SH_width=7 |                            |
| ash_2          | DW_leftsh      | A_width=72 | sll_192 (SEC_DAEC_decoder.sv:192) |
          |                | SH_width=7 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
| ash_2              | DW_leftsh        | astr (area)        |                |
===============================================================================

1
