
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013397                       # Number of seconds simulated
sim_ticks                                 13397315000                       # Number of ticks simulated
final_tick                                13397315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33609                       # Simulator instruction rate (inst/s)
host_op_rate                                    58700                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10640052                       # Simulator tick rate (ticks/s)
host_mem_usage                                1757672                       # Number of bytes of host memory used
host_seconds                                  1259.14                       # Real time elapsed on the host
sim_insts                                    42317986                       # Number of instructions simulated
sim_ops                                      73912135                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8586688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8586688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1297344                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1297344                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       134167                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             134167                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        20271                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20271                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    640926036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            640926036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     96836120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            96836120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    737762156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           737762156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     134167                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     20271                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   134167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   20271                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8586368                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1296384                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8586688                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1297344                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8426                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8089                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8042                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8322                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7800                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8082                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8135                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8202                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8499                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9085                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            9015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8364                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1314                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1109                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1345                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1429                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1139                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1182                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1137                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1199                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1221                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1274                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1510                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1193                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1316                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13396350000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               134167                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               20271                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  66756                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  34858                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17658                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   8537                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4011                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1550                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    532                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    187                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   571                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1217                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1216                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1216                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1214                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1203                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1194                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        84649                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   116.749022                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    89.145858                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   132.047705                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        59965     70.84%     70.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16319     19.28%     90.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3425      4.05%     94.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1871      2.21%     96.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1142      1.35%     97.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1262      1.49%     99.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          127      0.15%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          100      0.12%     99.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          438      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        84649                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1192                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    112.552013                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.515353                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2024.089902                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1191     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::69632-73727            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1192                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1192                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.993289                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.959690                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.076404                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             611     51.26%     51.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              55      4.61%     55.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             455     38.17%     94.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              65      5.45%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               6      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1192                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3840846500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6356384000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 670810000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28628.42                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47378.42                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      640.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       96.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   640.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    96.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.76                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.62                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   63556                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   6212                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                47.37                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               30.64                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     86742.58                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   45.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               288791580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               153496365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              464199960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              52445340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1062097920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1352420190                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            25433280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4341090930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      296499360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        27561630                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8064186765                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           601.925592                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10365277750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     13782000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    449394000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     72838750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    771961500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2568794250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9520544500                       # Time in different power states
system.mem_ctrls0_1.actEnergy               315609420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               167746590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              493716720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              53290980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1063941840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1426041960                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            26410080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4307601150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      257420640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        33014430                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8144924640                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           607.952014                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10201161000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     15817000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    450216000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     84098250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    670150750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2730121000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9446912000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8661888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8661888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1321088                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1321088                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       135342                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             135342                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        20642                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             20642                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    646539101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            646539101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     98608415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            98608415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    745147516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           745147516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     135342                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     20642                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   135342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   20642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8660736                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1152                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1319744                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8661888                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1321088                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8479                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8167                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8072                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8186                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8425                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7883                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8301                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8570                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9059                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9163                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            9145                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8496                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            8417                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1127                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1393                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1351                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1478                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1167                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1224                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1140                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1239                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1228                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1318                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1357                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13396825000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               135342                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               20642                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  66898                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  35007                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  18076                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   8921                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4061                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1595                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    546                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    162                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     49                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   894                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1257                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1255                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1269                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1268                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1268                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1247                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        86744                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   115.050078                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    88.425432                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   129.066945                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        61969     71.44%     71.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16426     18.94%     90.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3506      4.04%     94.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1889      2.18%     96.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1135      1.31%     97.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1165      1.34%     99.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          129      0.15%     99.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           98      0.11%     99.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          427      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        86744                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1220                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    110.916393                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.818428                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1941.974594                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1219     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1220                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1220                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.902459                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.868280                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.088908                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             686     56.23%     56.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              54      4.43%     60.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             406     33.28%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              63      5.16%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               9      0.74%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1220                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3864288000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6401613000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 676620000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28555.82                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47305.82                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      646.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       98.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   646.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    98.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.82                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.85                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   63012                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   6184                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                46.56                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               29.96                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     85885.89                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   44.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               296545620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               157598760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              468369720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              53270100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1063941840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1354791390                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            25666560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4326749160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      310693440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        25978515                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8083893975                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           603.396574                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10358843750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     14928000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    450204000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     61222500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    808893500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2572923500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9489143500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               322842240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               171594720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              497843640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              54371520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1065785760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1436944350                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            26941920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4288839030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      263514240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        34674345                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8163431715                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           609.326480                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10176216000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16802250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    450836000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     84350250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    685997000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2753460750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9405868750                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8578432                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8578432                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1302528                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1302528                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       134038                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             134038                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        20352                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             20352                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    640309793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            640309793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     97223063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            97223063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    737532856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           737532856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     134038                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     20352                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   134038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   20352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8577600                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    832                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1300608                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8578432                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1302528                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8389                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8085                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             7965                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8083                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8303                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7800                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8122                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8131                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8183                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8502                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            8992                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            9113                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            9102                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            8504                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            8456                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            8295                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1302                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1131                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1362                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1325                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1432                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1164                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1214                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1165                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1218                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1196                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1282                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1202                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1532                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1189                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1300                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1308                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13396363000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               134038                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               20352                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  65810                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  34976                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  17886                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   8863                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4049                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1610                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    589                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    175                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   482                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   532                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   912                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1168                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1219                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1226                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1227                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1239                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1231                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1231                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1236                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1240                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1242                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1254                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1244                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1216                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1208                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1202                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        84937                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   116.294383                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    88.910164                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   131.135680                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        60412     71.13%     71.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16175     19.04%     90.17% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3384      3.98%     94.15% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1892      2.23%     96.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1187      1.40%     97.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1258      1.48%     99.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          109      0.13%     99.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           95      0.11%     99.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          425      0.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        84937                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1200                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    111.671667                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    32.319839                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2001.710984                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1199     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1200                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1200                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.935000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.900539                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.092445                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             658     54.83%     54.83% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              50      4.17%     59.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             414     34.50%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              69      5.75%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               8      0.67%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1200                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3779980500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6292949250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 670125000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28203.55                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46953.55                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      640.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       97.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   640.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    97.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.76                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.55                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   63264                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   6140                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                47.20                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               30.17                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     86769.63                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   44.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               289591260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               153917610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              463228920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              52695900                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1063941840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1352139180                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            25969920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4348330500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      296633280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        24061575                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8070710505                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           602.412536                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10362993500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     15128250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    450204000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     55722500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    772227250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2568652000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9535381000                       # Time in different power states
system.mem_ctrls2_1.actEnergy               316901760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               168418305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              493709580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              53384940                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1062712560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1424375850                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            26837280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4302035670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      256154400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        37867965                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8142498780                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           607.770944                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10204038500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     16313000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    449702000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    102214000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    666855500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2727228750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9435001750                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8685504                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8685504                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1325824                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1325824                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       135711                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             135711                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        20716                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             20716                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    648301843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            648301843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     98961919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            98961919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    747263761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           747263761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     135711                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     20716                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   135711                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   20716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8684160                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1344                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1324160                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8685504                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1325824                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8491                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             8191                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8097                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8177                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8328                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7900                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8199                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8235                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8335                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8581                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9115                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            9187                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9227                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            8636                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8550                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            8441                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1364                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1126                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1376                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1330                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1456                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1191                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1233                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1180                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1243                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1233                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1311                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1270                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1537                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1196                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1302                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1342                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13397058500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               135711                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               20716                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  66351                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  35275                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  18121                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   8964                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4220                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1761                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    665                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    235                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     73                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   481                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   521                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   888                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1176                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1237                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1262                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1277                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1265                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1255                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1272                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1268                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1264                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1265                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1273                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1259                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1249                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1231                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1227                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    19                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        87541                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   114.319188                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    88.031632                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   128.050592                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        62826     71.77%     71.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16420     18.76%     90.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3429      3.92%     94.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1884      2.15%     96.59% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1157      1.32%     97.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1207      1.38%     99.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          122      0.14%     99.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           81      0.09%     99.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          415      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        87541                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1224                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    110.848856                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    31.717670                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2004.310838                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1223     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::69632-73727            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1224                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1224                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.903595                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.869367                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.089091                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             692     56.54%     56.54% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              44      3.59%     60.13% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             412     33.66%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              68      5.56%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               6      0.49%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               2      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1224                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3903331250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6447518750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 678450000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28766.54                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47516.54                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      648.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       98.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   648.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    98.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.84                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     10.56                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   62679                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   6153                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                46.19                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               29.70                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     85644.16                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   44.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               298616220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               158710695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              468512520                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              53536320                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1062712560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1377677460                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            25450080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4346718540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      269821920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        29044605                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8090839830                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           603.915026                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10309269000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     14357250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    449660000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     74792500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    702694750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2623330000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9532480500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               326476500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               173507400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              500314080                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              54465480                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1064556480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1429146180                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            26654880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4298812890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      263588160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        32550570                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8170194330                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           609.838190                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10193708000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     16525750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    450476000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     79885000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    686248000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2736347500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9427832750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                157                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       26624029                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3388367                       # Number of instructions committed
system.cpu00.committedOps                     5864511                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5792520                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu00.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       471841                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5792520                       # number of integer instructions
system.cpu00.num_fp_insts                       72538                       # number of float instructions
system.cpu00.num_int_register_reads          11569861                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4965156                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3233669                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2538739                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1352177                       # number of memory refs
system.cpu00.num_load_insts                    985455                       # Number of load instructions
system.cpu00.num_store_insts                   366722                       # Number of store instructions
system.cpu00.num_idle_cycles             169514.788013                       # Number of idle cycles
system.cpu00.num_busy_cycles             26454514.211987                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993633                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006367                       # Percentage of idle cycles
system.cpu00.Branches                          539668                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22459      0.38%      0.38% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4391375     74.88%     75.26% # Class of executed instruction
system.cpu00.op_class::IntMult                   9647      0.16%     75.43% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36985      0.63%     76.06% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51868      0.88%     76.94% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.94% # Class of executed instruction
system.cpu00.op_class::MemRead                 970422     16.55%     93.49% # Class of executed instruction
system.cpu00.op_class::MemWrite                364893      6.22%     99.71% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15033      0.26%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5864511                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                157                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       24869987                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3256470                       # Number of instructions committed
system.cpu01.committedOps                     5638952                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5566961                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu01.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       453108                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5566961                       # number of integer instructions
system.cpu01.num_fp_insts                       72538                       # number of float instructions
system.cpu01.num_int_register_reads          11137224                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4777061                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3130637                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2445079                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1276736                       # number of memory refs
system.cpu01.num_load_insts                    928744                       # Number of load instructions
system.cpu01.num_store_insts                   347992                       # Number of store instructions
system.cpu01.num_idle_cycles             1786396.992077                       # Number of idle cycles
system.cpu01.num_busy_cycles             23083590.007923                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.928171                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.071829                       # Percentage of idle cycles
system.cpu01.Branches                          520934                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22459      0.40%      0.40% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4241257     75.21%     75.61% # Class of executed instruction
system.cpu01.op_class::IntMult                   9647      0.17%     75.78% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36985      0.66%     76.44% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51868      0.92%     77.36% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.36% # Class of executed instruction
system.cpu01.op_class::MemRead                 913711     16.20%     93.56% # Class of executed instruction
system.cpu01.op_class::MemWrite                346163      6.14%     99.70% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15033      0.27%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5638952                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                139                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       20907955                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2949097                       # Number of instructions committed
system.cpu02.committedOps                     5165104                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5093242                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu02.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       419888                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5093242                       # number of integer instructions
system.cpu02.num_fp_insts                       72400                       # number of float instructions
system.cpu02.num_int_register_reads          10197490                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4369866                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2947181                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2279706                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1094418                       # number of memory refs
system.cpu02.num_load_insts                    779623                       # Number of load instructions
system.cpu02.num_store_insts                   314795                       # Number of store instructions
system.cpu02.num_idle_cycles             4593395.618161                       # Number of idle cycles
system.cpu02.num_busy_cycles             16314559.381839                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.780304                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.219696                       # Percentage of idle cycles
system.cpu02.Branches                          487568                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3949901     76.47%     76.91% # Class of executed instruction
system.cpu02.op_class::IntMult                   9623      0.19%     77.09% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.72%     77.81% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51760      1.00%     78.81% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.81% # Class of executed instruction
system.cpu02.op_class::MemRead                 764602     14.80%     93.61% # Class of executed instruction
system.cpu02.op_class::MemWrite                312966      6.06%     99.67% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5165104                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                145                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       22789793                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3088309                       # Number of instructions committed
system.cpu03.committedOps                     5386715                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5314810                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu03.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       436344                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5314810                       # number of integer instructions
system.cpu03.num_fp_insts                       72446                       # number of float instructions
system.cpu03.num_int_register_reads          10632441                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4558506                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3037933                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2361777                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1176114                       # number of memory refs
system.cpu03.num_load_insts                    844853                       # Number of load instructions
system.cpu03.num_store_insts                   331261                       # Number of store instructions
system.cpu03.num_idle_cycles             3406257.383196                       # Number of idle cycles
system.cpu03.num_busy_cycles             19383535.616804                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.850536                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.149464                       # Percentage of idle cycles
system.cpu03.Branches                          504047                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22445      0.42%      0.42% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4089754     75.92%     76.34% # Class of executed instruction
system.cpu03.op_class::IntMult                   9635      0.18%     76.52% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.69%     77.20% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51796      0.96%     78.17% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.17% # Class of executed instruction
system.cpu03.op_class::MemRead                 829828     15.41%     93.57% # Class of executed instruction
system.cpu03.op_class::MemWrite                329432      6.12%     99.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5386715                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                163                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       26794630                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3460055                       # Number of instructions committed
system.cpu04.committedOps                     5962672                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5890638                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu04.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       477110                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5890638                       # number of integer instructions
system.cpu04.num_fp_insts                       72584                       # number of float instructions
system.cpu04.num_int_register_reads          11772625                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5052702                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3262892                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2564842                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1396322                       # number of memory refs
system.cpu04.num_load_insts                   1024332                       # Number of load instructions
system.cpu04.num_store_insts                   371990                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             26794629.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                          544983                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22466      0.38%      0.38% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4445335     74.55%     74.93% # Class of executed instruction
system.cpu04.op_class::IntMult                   9653      0.16%     75.09% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36992      0.62%     75.71% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51904      0.87%     76.58% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     76.58% # Class of executed instruction
system.cpu04.op_class::MemRead                1009295     16.93%     93.51% # Class of executed instruction
system.cpu04.op_class::MemWrite                370161      6.21%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5962672                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                139                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       18975617                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   2824164                       # Number of instructions committed
system.cpu05.committedOps                     4967181                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             4895319                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu05.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       405290                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    4895319                       # number of integer instructions
system.cpu05.num_fp_insts                       72400                       # number of float instructions
system.cpu05.num_int_register_reads           9808665                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4201139                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            2866891                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2206718                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1020864                       # number of memory refs
system.cpu05.num_load_insts                    720665                       # Number of load instructions
system.cpu05.num_store_insts                   300199                       # Number of store instructions
system.cpu05.num_idle_cycles             5537325.801211                       # Number of idle cycles
system.cpu05.num_busy_cycles             13438291.198789                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.708187                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.291813                       # Percentage of idle cycles
system.cpu05.Branches                          472968                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu05.op_class::IntAlu                 3825532     77.02%     77.47% # Class of executed instruction
system.cpu05.op_class::IntMult                   9623      0.19%     77.66% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36964      0.74%     78.41% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51760      1.04%     79.45% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     79.45% # Class of executed instruction
system.cpu05.op_class::MemRead                 705644     14.21%     93.65% # Class of executed instruction
system.cpu05.op_class::MemWrite                298370      6.01%     99.66% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  4967181                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                151                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       24714756                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3254565                       # Number of instructions committed
system.cpu06.committedOps                     5652481                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5580533                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu06.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       456221                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5580533                       # number of integer instructions
system.cpu06.num_fp_insts                       72492                       # number of float instructions
system.cpu06.num_int_register_reads          11153153                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4784443                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3147517                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2460882                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1273520                       # number of memory refs
system.cpu06.num_load_insts                    922419                       # Number of load instructions
system.cpu06.num_store_insts                   351101                       # Number of store instructions
system.cpu06.num_idle_cycles             1918428.374131                       # Number of idle cycles
system.cpu06.num_busy_cycles             22796327.625869                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.922377                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.077623                       # Percentage of idle cycles
system.cpu06.Branches                          524004                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4258058     75.33%     75.73% # Class of executed instruction
system.cpu06.op_class::IntMult                   9641      0.17%     75.90% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.65%     76.55% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51832      0.92%     77.47% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.47% # Class of executed instruction
system.cpu06.op_class::MemRead                 907390     16.05%     93.52% # Class of executed instruction
system.cpu06.op_class::MemWrite                349272      6.18%     99.70% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5652481                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10710075                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569156                       # Number of instructions committed
system.cpu07.committedOps                     4545716                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4473897                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372023                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4473897                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991637                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846281                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683656                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040679                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873233                       # number of memory refs
system.cpu07.num_load_insts                    606250                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6429153.543086                       # Number of idle cycles
system.cpu07.num_busy_cycles             4280921.456914                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.399710                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.600290                       # Percentage of idle cycles
system.cpu07.Branches                          439609                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551754     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591233     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545716                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                145                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       22804336                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3102104                       # Number of instructions committed
system.cpu08.committedOps                     5409190                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5337285                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu08.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       438080                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5337285                       # number of integer instructions
system.cpu08.num_fp_insts                       72446                       # number of float instructions
system.cpu08.num_int_register_reads          10676192                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4577509                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3047483                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2370453                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1184148                       # number of memory refs
system.cpu08.num_load_insts                    851155                       # Number of load instructions
system.cpu08.num_store_insts                   332993                       # Number of store instructions
system.cpu08.num_idle_cycles             3396053.804572                       # Number of idle cycles
system.cpu08.num_busy_cycles             19408282.195428                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.851079                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.148921                       # Percentage of idle cycles
system.cpu08.Branches                          505787                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22445      0.41%      0.41% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4104195     75.87%     76.29% # Class of executed instruction
system.cpu08.op_class::IntMult                   9635      0.18%     76.47% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36971      0.68%     77.15% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51796      0.96%     78.11% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     78.11% # Class of executed instruction
system.cpu08.op_class::MemRead                 836130     15.46%     93.57% # Class of executed instruction
system.cpu08.op_class::MemWrite                331164      6.12%     99.69% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5409190                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                151                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       24696243                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3249103                       # Number of instructions committed
system.cpu09.committedOps                     5643624                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5571676                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu09.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       455542                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5571676                       # number of integer instructions
system.cpu09.num_fp_insts                       72492                       # number of float instructions
system.cpu09.num_int_register_reads          11135895                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4776944                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3143780                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2457492                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1270338                       # number of memory refs
system.cpu09.num_load_insts                    919911                       # Number of load instructions
system.cpu09.num_store_insts                   350427                       # Number of store instructions
system.cpu09.num_idle_cycles             1934054.521580                       # Number of idle cycles
system.cpu09.num_busy_cycles             22762188.478420                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.921686                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.078314                       # Percentage of idle cycles
system.cpu09.Branches                          523320                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4252383     75.35%     75.75% # Class of executed instruction
system.cpu09.op_class::IntMult                   9641      0.17%     75.92% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36978      0.66%     76.57% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51832      0.92%     77.49% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.49% # Class of executed instruction
system.cpu09.op_class::MemRead                 904882     16.03%     93.52% # Class of executed instruction
system.cpu09.op_class::MemWrite                348598      6.18%     99.70% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5643624                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                133                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       17089838                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2690275                       # Number of instructions committed
system.cpu10.committedOps                     4753377                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4681558                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu10.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       389332                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4681558                       # number of integer instructions
system.cpu10.num_fp_insts                       72354                       # number of float instructions
system.cpu10.num_int_register_reads           9389536                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4019326                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2778874                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2127183                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      942390                       # number of memory refs
system.cpu10.num_load_insts                    658137                       # Number of load instructions
system.cpu10.num_store_insts                   284253                       # Number of store instructions
system.cpu10.num_idle_cycles             6189797.102087                       # Number of idle cycles
system.cpu10.num_busy_cycles             10900040.897913                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.637808                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.362192                       # Percentage of idle cycles
system.cpu10.Branches                          456955                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3690258     77.63%     78.11% # Class of executed instruction
system.cpu10.op_class::IntMult                   9617      0.20%     78.31% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36957      0.78%     79.09% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51724      1.09%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::MemRead                 643120     13.53%     93.70% # Class of executed instruction
system.cpu10.op_class::MemWrite                282424      5.94%     99.65% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4753377                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                133                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       17060503                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2688863                       # Number of instructions committed
system.cpu11.committedOps                     4750955                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             4679136                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu11.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       389130                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    4679136                       # number of integer instructions
system.cpu11.num_fp_insts                       72354                       # number of float instructions
system.cpu11.num_int_register_reads           9384900                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4017308                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            2777762                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2126175                       # number of times the CC registers were written
system.cpu11.num_mem_refs                      941586                       # number of memory refs
system.cpu11.num_load_insts                    657533                       # Number of load instructions
system.cpu11.num_store_insts                   284053                       # Number of store instructions
system.cpu11.num_idle_cycles             6197850.200119                       # Number of idle cycles
system.cpu11.num_busy_cycles             10862652.799881                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.636714                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.363286                       # Percentage of idle cycles
system.cpu11.Branches                          456751                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu11.op_class::IntAlu                 3688640     77.64%     78.11% # Class of executed instruction
system.cpu11.op_class::IntMult                   9617      0.20%     78.31% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36957      0.78%     79.09% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51724      1.09%     80.18% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     80.18% # Class of executed instruction
system.cpu11.op_class::MemRead                 642516     13.52%     93.71% # Class of executed instruction
system.cpu11.op_class::MemWrite                282224      5.94%     99.65% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  4750955                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                133                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       19011874                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   2827792                       # Number of instructions committed
system.cpu12.committedOps                     4972624                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             4900805                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu12.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       405678                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    4900805                       # number of integer instructions
system.cpu12.num_fp_insts                       72354                       # number of float instructions
system.cpu12.num_int_register_reads           9819329                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4205881                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            2868787                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2208893                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1023144                       # number of memory refs
system.cpu12.num_load_insts                    722565                       # Number of load instructions
system.cpu12.num_store_insts                   300579                       # Number of store instructions
system.cpu12.num_idle_cycles             5522180.245509                       # Number of idle cycles
system.cpu12.num_busy_cycles             13489693.754491                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.709540                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.290460                       # Percentage of idle cycles
system.cpu12.Branches                          473321                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22431      0.45%      0.45% # Class of executed instruction
system.cpu12.op_class::IntAlu                 3828751     77.00%     77.45% # Class of executed instruction
system.cpu12.op_class::IntMult                   9617      0.19%     77.64% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36957      0.74%     78.38% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51724      1.04%     79.42% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     79.42% # Class of executed instruction
system.cpu12.op_class::MemRead                 707548     14.23%     93.65% # Class of executed instruction
system.cpu12.op_class::MemWrite                298750      6.01%     99.66% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15017      0.30%     99.96% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  4972624                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                145                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       20885567                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2969666                       # Number of instructions committed
system.cpu13.committedOps                     5199033                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5127128                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu13.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       422535                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5127128                       # number of integer instructions
system.cpu13.num_fp_insts                       72446                       # number of float instructions
system.cpu13.num_int_register_reads          10263271                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4398426                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2962024                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2292613                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1106122                       # number of memory refs
system.cpu13.num_load_insts                    788765                       # Number of load instructions
system.cpu13.num_store_insts                   317357                       # Number of store instructions
system.cpu13.num_idle_cycles             4605927.800693                       # Number of idle cycles
system.cpu13.num_busy_cycles             16279639.199307                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.779468                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.220532                       # Percentage of idle cycles
system.cpu13.Branches                          490343                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22445      0.43%      0.43% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3972070     76.40%     76.83% # Class of executed instruction
system.cpu13.op_class::IntMult                   9629      0.19%     77.02% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.71%     77.73% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51796      1.00%     78.72% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.72% # Class of executed instruction
system.cpu13.op_class::MemRead                 773740     14.88%     93.61% # Class of executed instruction
system.cpu13.op_class::MemWrite                315528      6.07%     99.68% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15025      0.29%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5199033                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3898239                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13397315000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3610286                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              421403                       # Transaction distribution
system.piobus.trans_dist::ReadResp             421403                       # Transaction distribution
system.piobus.trans_dist::WriteReq                447                       # Transaction distribution
system.piobus.trans_dist::WriteResp               447                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       103730                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       103730                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        84996                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        84996                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        52316                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        52316                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        68552                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        68552                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       108824                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       108824                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        37716                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        37716                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        88288                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        88288                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4578                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4578                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        70292                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        70292                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        87604                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        87604                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        21924                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        21924                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        21720                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        21720                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        38290                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        38290                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        54870                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        54870                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 843700                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       414920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       414920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       339984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       339984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       209264                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       209264                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       274208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       274208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       435296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       435296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       150864                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       150864                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       353152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       353152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18312                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18312                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       281168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       281168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       350416                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       350416                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        87696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        87696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        86880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        86880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       153160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       153160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       219480                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       219480                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3374800                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           302763000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           223559000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          117351500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           95317000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           57564500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           76300500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         120945000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          41265000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          99053500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4554500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          78006000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          98398500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          23452000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          23285000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          41826500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          60341500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     71058525                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004822                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    71056873    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     71058525                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples       71058525                      
system.ruby.latency_hist_seqr::mean          3.144732                      
system.ruby.latency_hist_seqr::gmean         1.535012                      
system.ruby.latency_hist_seqr::stdev        16.093483                      
system.ruby.latency_hist_seqr            |    70636197     99.41%     99.41% |      401164      0.56%     99.97% |       10167      0.01%     99.98% |        2318      0.00%     99.99% |        4255      0.01%     99.99% |        3931      0.01%    100.00% |         450      0.00%    100.00% |          29      0.00%    100.00% |           3      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.latency_hist_seqr::total         71058525                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70516397                      
system.ruby.hit_latency_hist_seqr::mean      1.857064                      
system.ruby.hit_latency_hist_seqr::gmean     1.481007                      
system.ruby.hit_latency_hist_seqr::stdev     1.395536                      
system.ruby.hit_latency_hist_seqr        |    50613180     71.78%     71.78% |           0      0.00%     71.78% |    19807091     28.09%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |       77950      0.11%     99.97% |           1      0.00%     99.97% |       18175      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70516397                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       542128                      
system.ruby.miss_latency_hist_seqr::mean   170.636040                      
system.ruby.miss_latency_hist_seqr::gmean   161.949018                      
system.ruby.miss_latency_hist_seqr::stdev    73.659340                      
system.ruby.miss_latency_hist_seqr       |      119800     22.10%     22.10% |      401164     74.00%     96.10% |       10167      1.88%     97.97% |        2318      0.43%     98.40% |        4255      0.78%     99.18% |        3931      0.73%     99.91% |         450      0.08%     99.99% |          29      0.01%    100.00% |           3      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       542128                      
system.ruby.Directory.incomplete_times_seqr            5                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1235649                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        64781                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1300430                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4375850                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2479                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4378329                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         6974                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        60286                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        67260                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           323                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1178307                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        56049                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1234356                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4216108                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2483                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4218591                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         6565                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        51967                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        58532                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles           625                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits       906529                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        25017                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       931546                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3594089                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         2464                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3596553                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         7523                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        19958                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        27481                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits       907359                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        23485                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses       930844                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      3592352                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2485                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      3594837                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         6112                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        19858                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        25970                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits       972331                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        31786                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1004117                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      3749241                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1653                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      3750894                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         5878                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        27561                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        33439                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles           17                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1038458                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        40347                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1078805                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3907669                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         2490                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3910159                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         7107                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        35730                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        42837                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles           95                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1028155                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        40223                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1068378                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3884608                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1652                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3886260                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         7324                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        34551                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        41875                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles            67                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1094889                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        47067                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1141956                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4039681                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2479                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4042160                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         6820                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        42726                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        49546                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles           141                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1273740                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        68288                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1342028                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4443862                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2486                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4446348                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits        11098                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        59676                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        70774                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles           503                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits       970395                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        31729                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1002124                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      3745319                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1693                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      3747012                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         6136                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        27286                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        33422                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles            10                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1172519                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        56975                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1229494                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4227568                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1656                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4229224                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits         5936                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        52695                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        58631                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles           492                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855458                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15604                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871062                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447794                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449453                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5197                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17263                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1100684                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        48436                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1149120                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4056324                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1688                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4058012                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         6531                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        43593                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        50124                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles           312                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1169826                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        56828                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1226654                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4220485                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         2494                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4222979                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         6925                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        52397                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        59322                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles           287                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      3023287                      
system.ruby.network.routers00.buffer_writes      3023287                      
system.ruby.network.routers00.sw_input_arbiter_activity      3101190                      
system.ruby.network.routers00.sw_output_arbiter_activity      3023287                      
system.ruby.network.routers00.crossbar_activity      3023287                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3303262                      
system.ruby.network.routers01.buffer_writes      3303262                      
system.ruby.network.routers01.sw_input_arbiter_activity      3405419                      
system.ruby.network.routers01.sw_output_arbiter_activity      3303262                      
system.ruby.network.routers01.crossbar_activity      3303262                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2792766                      
system.ruby.network.routers02.buffer_writes      2792766                      
system.ruby.network.routers02.sw_input_arbiter_activity      2866052                      
system.ruby.network.routers02.sw_output_arbiter_activity      2792766                      
system.ruby.network.routers02.crossbar_activity      2792766                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2489763                      
system.ruby.network.routers03.buffer_writes      2489763                      
system.ruby.network.routers03.sw_input_arbiter_activity      2544343                      
system.ruby.network.routers03.sw_output_arbiter_activity      2489763                      
system.ruby.network.routers03.crossbar_activity      2489763                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      4724318                      
system.ruby.network.routers04.buffer_writes      4724318                      
system.ruby.network.routers04.sw_input_arbiter_activity      5265119                      
system.ruby.network.routers04.sw_output_arbiter_activity      4724318                      
system.ruby.network.routers04.crossbar_activity      4724318                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3787753                      
system.ruby.network.routers05.buffer_writes      3787753                      
system.ruby.network.routers05.sw_input_arbiter_activity      4153202                      
system.ruby.network.routers05.sw_output_arbiter_activity      3787753                      
system.ruby.network.routers05.crossbar_activity      3787753                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3219445                      
system.ruby.network.routers06.buffer_writes      3219445                      
system.ruby.network.routers06.sw_input_arbiter_activity      3439040                      
system.ruby.network.routers06.sw_output_arbiter_activity      3219445                      
system.ruby.network.routers06.crossbar_activity      3219445                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3462641                      
system.ruby.network.routers07.buffer_writes      3462641                      
system.ruby.network.routers07.sw_input_arbiter_activity      3814085                      
system.ruby.network.routers07.sw_output_arbiter_activity      3462641                      
system.ruby.network.routers07.crossbar_activity      3462641                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      7743385                      
system.ruby.network.routers08.buffer_writes      7743385                      
system.ruby.network.routers08.sw_input_arbiter_activity      8730764                      
system.ruby.network.routers08.sw_output_arbiter_activity      7743385                      
system.ruby.network.routers08.crossbar_activity      7743385                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      7380835                      
system.ruby.network.routers09.buffer_writes      7380835                      
system.ruby.network.routers09.sw_input_arbiter_activity      8308331                      
system.ruby.network.routers09.sw_output_arbiter_activity      7380835                      
system.ruby.network.routers09.crossbar_activity      7380835                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      6448979                      
system.ruby.network.routers10.buffer_writes      6448979                      
system.ruby.network.routers10.sw_input_arbiter_activity      7020321                      
system.ruby.network.routers10.sw_output_arbiter_activity      6448979                      
system.ruby.network.routers10.crossbar_activity      6448979                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      6912534                      
system.ruby.network.routers11.buffer_writes      6912534                      
system.ruby.network.routers11.sw_input_arbiter_activity      7702747                      
system.ruby.network.routers11.sw_output_arbiter_activity      6912534                      
system.ruby.network.routers11.crossbar_activity      6912534                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      5790116                      
system.ruby.network.routers12.buffer_writes      5790116                      
system.ruby.network.routers12.sw_input_arbiter_activity      6102038                      
system.ruby.network.routers12.sw_output_arbiter_activity      5790116                      
system.ruby.network.routers12.crossbar_activity      5790116                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      5975531                      
system.ruby.network.routers13.buffer_writes      5975531                      
system.ruby.network.routers13.sw_input_arbiter_activity      6312734                      
system.ruby.network.routers13.sw_output_arbiter_activity      5975531                      
system.ruby.network.routers13.crossbar_activity      5975531                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      5604902                      
system.ruby.network.routers14.buffer_writes      5604902                      
system.ruby.network.routers14.sw_input_arbiter_activity      5876521                      
system.ruby.network.routers14.sw_output_arbiter_activity      5604902                      
system.ruby.network.routers14.crossbar_activity      5604902                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      5935649                      
system.ruby.network.routers15.buffer_writes      5935649                      
system.ruby.network.routers15.sw_input_arbiter_activity      6330067                      
system.ruby.network.routers15.sw_output_arbiter_activity      5935649                      
system.ruby.network.routers15.crossbar_activity      5935649                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      672041      3.68%      3.68% |     8261833     45.20%     48.88% |     8671178     47.44%     96.32% |      672040      3.68%    100.00%
system.ruby.network.packets_received::total     18277092                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      672041      3.68%      3.68% |     8261833     45.20%     48.88% |     8671178     47.44%     96.32% |      672040      3.68%    100.00%
system.ruby.network.packets_injected::total     18277092                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6640057                       |    82595561                       |    96442201                       |     8337991                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1465145                       |   112921920                       |    82888730                       |     6720400                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      672041     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      672040     50.00%    100.00%
system.ruby.network.memory_received::total      1344081                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6640057                       |           0                       |           0                       |     8337991                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1465145                       |           0                       |           0                       |     6720400                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |    9.880434                       |    9.997244                       |   11.122157                       |   12.406986                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.180142                       |   13.667902                       |    9.559108                       |          10                      
system.ruby.network.average_packet_network_latency    10.615245                      
system.ruby.network.average_packet_queueing_latency    11.161305                      
system.ruby.network.average_packet_latency    21.776550                      
system.ruby.network.average_memory_network_latency    11.143709                      
system.ruby.network.average_memory_queueing_latency     6.090068                      
system.ruby.network.average_memory_latency    17.233778                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      672041      3.24%      3.24% |     8261833     39.77%     43.01% |    10839690     52.18%     95.19% |      999964      4.81%    100.00%
system.ruby.network.flits_received::total     20773528                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      672041      3.24%      3.24% |     8261833     39.77%     43.01% |    10839690     52.18%     95.19% |      999964      4.81%    100.00%
system.ruby.network.flits_injected::total     20773528                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6640057                       |    82595561                       |   122570998                       |    14182848                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1465145                       |   112921920                       |    89281650                       |     9999640                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |    9.880434                       |    9.997244                       |   11.307611                       |   14.183359                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.180142                       |   13.667902                       |    8.236550                       |          10                      
system.ruby.network.average_flit_network_latency    10.878723                      
system.ruby.network.average_flit_queueing_latency    10.285607                      
system.ruby.network.average_flit_latency    21.164331                      
system.ruby.network.ext_in_link_utilization     20773528                      
system.ruby.network.ext_out_link_utilization     20773528                      
system.ruby.network.int_link_utilization     57821638                      
system.ruby.network.avg_link_utilization     3.708530                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.083717      2.26%      2.26% |    0.025536      0.69%      2.95% |    0.006630      0.18%      3.12% |    0.006406      0.17%      3.30% |    0.927573     25.01%     28.31% |    0.295136      7.96%     36.27% |    0.159065      4.29%     40.56% |    0.082941      2.24%     42.79% |    1.052145     28.37%     71.16% |    0.429838     11.59%     82.75% |    0.267401      7.21%     89.97% |    0.187889      5.07%     95.03% |    0.150310      4.05%     99.08% |    0.015074      0.41%     99.49% |    0.009331      0.25%     99.74% |    0.009539      0.26%    100.00%
system.ruby.network.avg_vc_load::total       3.708530                      
system.ruby.network.average_hops             2.783429                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13397315000                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     10454251                      
system.ruby.LD.latency_hist_seqr::mean       8.485579                      
system.ruby.LD.latency_hist_seqr::gmean      1.774465                      
system.ruby.LD.latency_hist_seqr::stdev     36.164639                      
system.ruby.LD.latency_hist_seqr         |    10121536     96.82%     96.82% |      316806      3.03%     99.85% |        7787      0.07%     99.92% |        1592      0.02%     99.94% |        3105      0.03%     99.97% |        3062      0.03%    100.00% |         345      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10454251                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10057100                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.888735                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.482913                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.560354                      
system.ruby.LD.hit_latency_hist_seqr     |     7250923     72.10%     72.10% |           0      0.00%     72.10% |     2737950     27.22%     99.32% |           0      0.00%     99.32% |           0      0.00%     99.32% |       54235      0.54%     99.86% |           1      0.00%     99.86% |       13991      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10057100                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       397151                      
system.ruby.LD.miss_latency_hist_seqr::mean   175.538216                      
system.ruby.LD.miss_latency_hist_seqr::gmean   167.129137                      
system.ruby.LD.miss_latency_hist_seqr::stdev    73.193281                      
system.ruby.LD.miss_latency_hist_seqr    |       64436     16.22%     16.22% |      316806     79.77%     95.99% |        7787      1.96%     97.95% |        1592      0.40%     98.36% |        3105      0.78%     99.14% |        3062      0.77%     99.91% |         345      0.09%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       397151                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      4529890                      
system.ruby.ST.latency_hist_seqr::mean       5.903486                      
system.ruby.ST.latency_hist_seqr::gmean      1.611396                      
system.ruby.ST.latency_hist_seqr::stdev     27.579479                      
system.ruby.ST.latency_hist_seqr         |     4459911     98.46%     98.46% |       65475      1.45%     99.90% |        2036      0.04%     99.95% |         628      0.01%     99.96% |         989      0.02%     99.98% |         731      0.02%    100.00% |          95      0.00%    100.00% |          18      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4529890                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4407243                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.783837                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.421692                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.444047                      
system.ruby.ST.hit_latency_hist_seqr     |     3302841     74.94%     74.94% |           0      0.00%     74.94% |     1085935     24.64%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |       14438      0.33%     99.91% |           0      0.00%     99.91% |        4029      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4407243                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       122647                      
system.ruby.ST.miss_latency_hist_seqr::mean   153.940463                      
system.ruby.ST.miss_latency_hist_seqr::gmean   145.182585                      
system.ruby.ST.miss_latency_hist_seqr::stdev    74.118854                      
system.ruby.ST.miss_latency_hist_seqr    |       52668     42.94%     42.94% |       65475     53.38%     96.33% |        2036      1.66%     97.99% |         628      0.51%     98.50% |         989      0.81%     99.31% |         731      0.60%     99.90% |          95      0.08%     99.98% |          18      0.01%     99.99% |           3      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       122647                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55530811                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.928719                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.492826                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.829219                      
system.ruby.IFETCH.latency_hist_seqr     |    55512567     99.97%     99.97% |       17553      0.03%    100.00% |         316      0.00%    100.00% |          88      0.00%    100.00% |         147      0.00%    100.00% |         131      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55530811                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55510081                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.864045                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.490193                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.362787                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39543746     71.24%     71.24% |           0      0.00%     71.24% |    15957204     28.75%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |        9028      0.02%    100.00% |           0      0.00%    100.00% |         103      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55510081                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20730                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   175.109986                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   168.569438                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    65.594653                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2486     11.99%     11.99% |       17553     84.67%     96.67% |         316      1.52%     98.19% |          88      0.42%     98.62% |         147      0.71%     99.32% |         131      0.63%     99.96% |           9      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20730                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       543573                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.663394                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.086288                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.101685                      
system.ruby.RMW_Read.latency_hist_seqr   |      542183     99.74%     99.74% |        1330      0.24%     99.99% |          28      0.01%     99.99% |          10      0.00%    100.00% |          14      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       543573                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       541973                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.149771                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.070220                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.686671                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      515670     95.15%     95.15% |           0      0.00%     95.15% |       26002      4.80%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |         249      0.05%     99.99% |           0      0.00%     99.99% |          52      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       541973                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1600                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   175.644375                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   169.093013                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    64.434572                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         210     13.12%     13.12% |        1330     83.12%     96.25% |          28      1.75%     98.00% |          10      0.62%     98.62% |          14      0.88%     99.50% |           7      0.44%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1600                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70420271                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.843809                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.476867                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.348856                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50613180     71.87%     71.87% |           0      0.00%     71.87% |           0      0.00%     71.87% |    19807091     28.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70420271                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    64.721254                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    64.148419                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     9.118464                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      0.07%      0.07% |        1382     48.15%     48.22% |        1317     45.89%     94.11% |         128      4.46%     98.57% |          32      1.11%     99.69% |           8      0.28%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    12.936585                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    12.669843                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.577110                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |          85      2.96%      2.96% |         843     29.37%     32.33% |        1635     56.97%     89.30% |         272      9.48%     98.78% |          33      1.15%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    35.400000                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    34.881600                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     7.037588                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |         494     17.21%     17.21% |        2179     75.92%     93.14% |         156      5.44%     98.57% |          34      1.18%     99.76% |           6      0.21%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    15.384669                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     4.572308                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |         102      3.55%      3.55% |        1463     50.98%     54.53% |        1178     41.05%     95.57% |         123      4.29%     99.86% |           3      0.10%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        96126                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.567235                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.513196                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.174709                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       77950     81.09%     81.09% |           1      0.00%     81.09% |       18175     18.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        96126                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       539258                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   171.199732                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   162.749191                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    73.444613                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      116931     21.68%     21.68% |      401163     74.39%     96.08% |       10167      1.89%     97.96% |        2318      0.43%     98.39% |        4255      0.79%     99.18% |        3931      0.73%     99.91% |         450      0.08%     99.99% |          29      0.01%    100.00% |           3      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       539258                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       539253                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.278018                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.135847                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.918233                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      539194     99.99%     99.99% |           0      0.00%     99.99% |          15      0.00%     99.99% |          23      0.00%    100.00% |          18      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       539253                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size           16                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket          159                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       539253                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    13.038283                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.597410                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     3.363207                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |      417292     77.38%     77.38% |      121907     22.61%     99.99% |           6      0.00%     99.99% |          21      0.00%     99.99% |          26      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       539253                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       539253                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    37.018062                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    36.256496                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev     8.737290                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |       88266     16.37%     16.37% |      438971     81.40%     97.77% |       11284      2.09%     99.86% |         653      0.12%     99.99% |          54      0.01%    100.00% |          19      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       539253                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       539253                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   119.865837                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   109.383667                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    72.729353                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      350394     64.98%     64.98% |      175116     32.47%     97.45% |        3680      0.68%     98.13% |        2904      0.54%     98.67% |        5063      0.94%     99.61% |        1902      0.35%     99.96% |         160      0.03%     99.99% |          21      0.00%    100.00% |           8      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       539253                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples      9988873                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.822300                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.462260                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.338179                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7250923     72.59%     72.59% |           0      0.00%     72.59% |           0      0.00%     72.59% |     2737950     27.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total      9988873                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    64.481027                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    63.924306                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     8.958785                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      0.11%      0.11% |         888     49.55%     49.67% |         801     44.70%     94.36% |          78      4.35%     98.72% |          17      0.95%     99.67% |           6      0.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        68227                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.615211                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.557685                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.211256                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       54235     79.49%     79.49% |           1      0.00%     79.49% |       13991     20.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        68227                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       395359                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   176.041593                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   167.858760                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    72.972720                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       62644     15.84%     15.84% |      316806     80.13%     95.98% |        7787      1.97%     97.95% |        1592      0.40%     98.35% |        3105      0.79%     99.13% |        3062      0.77%     99.91% |         345      0.09%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       395359                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4388776                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.742304                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.409193                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.294564                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3302841     75.26%     75.26% |           0      0.00%     75.26% |           0      0.00%     75.26% |     1085935     24.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4388776                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    65.120594                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    64.522711                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.368467                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         494     45.83%     45.83% |         516     47.87%     93.69% |          50      4.64%     98.33% |          15      1.39%     99.72% |           2      0.19%     99.91% |           1      0.09%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        18467                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.654519                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.594262                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.239050                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       14438     78.18%     78.18% |           0      0.00%     78.18% |        4029     21.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        18467                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       121569                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   154.728064                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   146.230389                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    73.965978                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |       51591     42.44%     42.44% |       65474     53.86%     96.30% |        2036      1.67%     97.97% |         628      0.52%     98.49% |         989      0.81%     99.30% |         731      0.60%     99.90% |          95      0.08%     99.98% |          18      0.01%     99.99% |           3      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       121569                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55500950                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.862537                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.489703                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.357807                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39543746     71.25%     71.25% |           0      0.00%     71.25% |           0      0.00%     71.25% |    15957204     28.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55500950                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         9131                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.033841                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.029965                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.316841                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        9028     98.87%     98.87% |           0      0.00%     98.87% |         103      1.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         9131                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20730                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   175.109986                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   168.569438                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    65.594653                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2486     11.99%     11.99% |       17553     84.67%     96.67% |         316      1.52%     98.19% |          88      0.42%     98.62% |         147      0.71%     99.32% |         131      0.63%     99.96% |           9      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20730                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       541672                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.144010                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.068811                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.641320                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      515670     95.20%     95.20% |           0      0.00%     95.20% |           0      0.00%     95.20% |       26002      4.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       541672                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          301                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.518272                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.467969                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.136001                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         249     82.72%     82.72% |           0      0.00%     82.72% |          52     17.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          301                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1600                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   175.644375                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   169.093013                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    64.434572                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         210     13.12%     13.12% |        1330     83.12%     96.25% |          28      1.75%     98.00% |          10      0.62%     98.62% |          14      0.88%     99.50% |           7      0.44%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1600                      
system.ruby.Directory_Controller.GETX    |       30967     24.92%     24.92% |       31073     25.01%     49.93% |       31151     25.07%     75.00% |       31060     25.00%    100.00%
system.ruby.Directory_Controller.GETX::total       124251                      
system.ruby.Directory_Controller.GETS    |      103882     24.86%     24.86% |      105030     25.13%     49.99% |      103642     24.80%     74.78% |      105387     25.22%    100.00%
system.ruby.Directory_Controller.GETS::total       417941                      
system.ruby.Directory_Controller.PUT     |       32256     24.83%     24.83% |       32638     25.12%     49.95% |       32151     24.75%     74.70% |       32868     25.30%    100.00%
system.ruby.Directory_Controller.PUT::total       129913                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      134839     24.87%     24.87% |      136084     25.10%     49.98% |      134765     24.86%     74.83% |      136425     25.17%    100.00%
system.ruby.Directory_Controller.UnblockM::total       542113                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       11985     25.00%     25.00% |       11996     25.03%     50.03% |       11799     24.62%     74.65% |       12152     25.35%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        47932                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       20271     24.73%     24.73% |       20642     25.18%     49.91% |       20352     24.83%     74.73% |       20716     25.27%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        81981                      
system.ruby.Directory_Controller.Memory_Data |      134167     24.88%     24.88% |      135342     25.10%     49.98% |      134038     24.86%     74.83% |      135711     25.17%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       539258                      
system.ruby.Directory_Controller.Memory_Ack |       20271     24.73%     24.73% |       20642     25.18%     49.91% |       20352     24.83%     74.73% |       20716     25.27%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        81981                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       32256     24.83%     24.83% |       32638     25.12%     49.95% |       32151     24.75%     74.70% |       32868     25.30%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       129913                      
system.ruby.Directory_Controller.E.GETX  |       30714     24.94%     24.94% |       30792     25.00%     49.94% |       30871     25.06%     75.00% |       30792     25.00%    100.00%
system.ruby.Directory_Controller.E.GETX::total       123169                      
system.ruby.Directory_Controller.E.GETS  |      103453     24.86%     24.86% |      104550     25.13%     49.99% |      103167     24.79%     74.78% |      104919     25.22%    100.00%
system.ruby.Directory_Controller.E.GETS::total       416089                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      134839     24.87%     24.87% |      136084     25.10%     49.98% |      134765     24.86%     74.83% |      136425     25.17%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       542113                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      134167     24.88%     24.88% |      135342     25.10%     49.98% |      134038     24.86%     74.83% |      135711     25.17%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       539258                      
system.ruby.Directory_Controller.WB.GETX |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.Directory_Controller.WB.GETX::total            4                      
system.ruby.Directory_Controller.WB.GETS |           9     15.00%     15.00% |          18     30.00%     45.00% |          13     21.67%     66.67% |          20     33.33%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           60                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       11985     25.00%     25.00% |       11996     25.03%     50.03% |       11799     24.62%     74.65% |       12152     25.35%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        47932                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       20271     24.73%     24.73% |       20642     25.18%     49.91% |       20352     24.83%     74.73% |       20716     25.27%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        81981                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       20271     24.73%     24.73% |       20642     25.18%     49.91% |       20352     24.83%     74.73% |       20716     25.27%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        81981                      
system.ruby.L1Cache_Controller.Load      |      873071      8.35%      8.35% |      835103      7.99%     16.34% |      718690      6.87%     23.21% |      767653      7.34%     30.56% |      906843      8.67%     39.23% |        4200      0.04%     39.27% |        4200      0.04%     39.31% |      674328      6.45%     45.76% |      825500      7.90%     53.66% |      593019      5.67%     59.33% |      772212      7.39%     66.72% |      823671      7.88%     74.60% |      627598      6.00%     80.60% |      627196      6.00%     86.60% |      675682      6.46%     93.06% |      725345      6.94%    100.00%
system.ruby.L1Cache_Controller.Load::total     10454311                      
system.ruby.L1Cache_Controller.Ifetch    |     4378329      7.88%      7.88% |     4218591      7.60%     15.48% |     3886260      7.00%     22.48% |     4042160      7.28%     29.76% |     4446348      8.01%     37.77% |           0      0.00%     37.77% |           0      0.00%     37.77% |     3747012      6.75%     44.51% |     4229224      7.62%     52.13% |     3449453      6.21%     58.34% |     4058012      7.31%     65.65% |     4222980      7.60%     73.25% |     3596553      6.48%     79.73% |     3594837      6.47%     86.20% |     3750894      6.75%     92.96% |     3910159      7.04%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55530812                      
system.ruby.L1Cache_Controller.Store     |      427362      8.42%      8.42% |      399267      7.87%     16.29% |      349690      6.89%     23.19% |      374313      7.38%     30.56% |      435193      8.58%     39.14% |        4200      0.08%     39.22% |        4200      0.08%     39.31% |      327796      6.46%     45.77% |      404003      7.96%     53.73% |      278043      5.48%     59.21% |      376912      7.43%     66.64% |      402993      7.94%     74.58% |      303948      5.99%     80.57% |      303648      5.99%     86.56% |      328437      6.47%     93.03% |      353462      6.97%    100.00%
system.ruby.L1Cache_Controller.Store::total      5073467                      
system.ruby.L1Cache_Controller.L2_Replacement |       25962     19.98%     19.98% |       17780     13.69%     33.67% |        2351      1.81%     35.48% |        8653      6.66%     42.14% |       25465     19.60%     61.74% |           0      0.00%     61.74% |           0      0.00%     61.74% |         250      0.19%     61.93% |       18405     14.17%     76.10% |           0      0.00%     76.10% |        9431      7.26%     83.36% |       18124     13.95%     97.31% |           4      0.00%     97.32% |           4      0.00%     97.32% |         410      0.32%     97.63% |        3074      2.37%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       129913                      
system.ruby.L1Cache_Controller.L1_to_L2  |       65636     10.70%     10.70% |       56898      9.27%     19.97% |       40245      6.56%     26.53% |       47910      7.81%     34.34% |       69136     11.27%     45.60% |           0      0.00%     45.60% |           0      0.00%     45.60% |       31784      5.18%     50.78% |       57003      9.29%     60.07% |       15625      2.55%     62.62% |       48487      7.90%     70.52% |       57692      9.40%     79.92% |       25848      4.21%     84.14% |       24332      3.97%     88.10% |       31800      5.18%     93.28% |       41206      6.72%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       613602                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        5998      6.89%      6.89% |        5576      6.41%     13.30% |        7143      8.21%     21.52% |        5819      6.69%     28.20% |       10113     11.62%     39.83% |           0      0.00%     39.83% |           0      0.00%     39.83% |        5913      6.80%     46.63% |        5775      6.64%     53.26% |        5007      5.76%     59.02% |        6321      7.27%     66.29% |        5920      6.80%     73.09% |        6528      7.50%     80.59% |        5096      5.86%     86.45% |        5696      6.55%     93.00% |        6090      7.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        86995                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         976     10.69%     10.69% |         989     10.83%     21.52% |         181      1.98%     23.50% |        1001     10.96%     34.47% |         985     10.79%     45.25% |           0      0.00%     45.25% |           0      0.00%     45.25% |         223      2.44%     47.69% |         161      1.76%     49.46% |         190      2.08%     51.54% |         210      2.30%     53.84% |        1005     11.01%     64.85% |         995     10.90%     75.74% |        1016     11.13%     86.87% |         182      1.99%     88.86% |        1017     11.14%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         9131                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        6974      7.26%      7.26% |        6565      6.83%     14.08% |        7324      7.62%     21.70% |        6820      7.09%     28.80% |       11098     11.55%     40.34% |           0      0.00%     40.34% |           0      0.00%     40.34% |        6136      6.38%     46.73% |        5936      6.18%     52.90% |        5197      5.41%     58.31% |        6531      6.79%     65.10% |        6925      7.20%     72.31% |        7523      7.83%     80.13% |        6112      6.36%     86.49% |        5878      6.11%     92.61% |        7107      7.39%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        96126                      
system.ruby.L1Cache_Controller.Other_GETX |      113633      6.10%      6.10% |      121775      6.53%     12.63% |      114128      6.12%     18.75% |      114005      6.12%     24.87% |      121754      6.53%     31.40% |      123722      6.64%     38.04% |      123722      6.64%     44.68% |      113870      6.11%     50.79% |      113184      6.07%     56.86% |      121701      6.53%     63.39% |      113678      6.10%     69.49% |      113246      6.08%     75.57% |      113809      6.11%     81.68% |      113909      6.11%     87.79% |      113846      6.11%     93.90% |      113723      6.10%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1863705                      
system.ruby.L1Cache_Controller.Other_GETS |      368209      5.87%      5.87% |      368386      5.88%     11.75% |      393449      6.28%     18.03% |      385397      6.15%     24.18% |      360698      5.75%     29.93% |      417517      6.66%     36.59% |      417517      6.66%     43.25% |      400972      6.40%     49.65% |      376249      6.00%     55.65% |      408361      6.51%     62.17% |      384857      6.14%     68.31% |      376485      6.01%     74.31% |      408361      6.51%     80.83% |      408361      6.51%     87.34% |      400721      6.39%     93.74% |      392675      6.26%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6268215                      
system.ruby.L1Cache_Controller.Ack       |      904187     11.12%     11.12% |      779402      9.59%     20.71% |      518162      6.37%     27.08% |      640787      7.88%     34.97% |      895037     11.01%     45.98% |       12621      0.16%     46.13% |       12621      0.16%     46.29% |      409187      5.03%     51.32% |      790322      9.72%     61.04% |      180887      2.23%     63.27% |      653792      8.04%     71.31% |      785852      9.67%     80.98% |      299267      3.68%     84.66% |      297767      3.66%     88.32% |      413312      5.08%     93.41% |      535847      6.59%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8129050                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       60284     11.12%     11.12% |       51965      9.59%     20.71% |       34549      6.37%     27.08% |       42724      7.88%     34.96% |       59674     11.01%     45.97% |         889      0.16%     46.13% |         889      0.16%     46.30% |       27284      5.03%     51.33% |       52693      9.72%     61.05% |       12064      2.23%     63.28% |       43591      8.04%     71.32% |       52395      9.67%     80.98% |       19956      3.68%     84.66% |       19856      3.66%     88.33% |       27559      5.08%     93.41% |       35728      6.59%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       542100                      
system.ruby.L1Cache_Controller.Writeback_Ack |       25962     19.98%     19.98% |       17780     13.69%     33.67% |        2351      1.81%     35.48% |        8653      6.66%     42.14% |       25465     19.60%     61.74% |           0      0.00%     61.74% |           0      0.00%     61.74% |         250      0.19%     61.93% |       18405     14.17%     76.10% |           0      0.00%     76.10% |        9431      7.26%     83.36% |       18124     13.95%     97.31% |           4      0.00%     97.32% |           4      0.00%     97.32% |         410      0.32%     97.63% |        3074      2.37%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       129913                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       60285     11.12%     11.12% |       51966      9.59%     20.71% |       34550      6.37%     27.08% |       42725      7.88%     34.96% |       59675     11.01%     45.97% |         889      0.16%     46.13% |         889      0.16%     46.30% |       27285      5.03%     51.33% |       52694      9.72%     61.05% |       12065      2.23%     63.28% |       43592      8.04%     71.32% |       52396      9.67%     80.98% |       19957      3.68%     84.66% |       19857      3.66%     88.33% |       27560      5.08%     93.41% |       35729      6.59%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       542114                      
system.ruby.L1Cache_Controller.I.Load    |       48169     12.13%     12.13% |       48001     12.09%     24.21% |       22961      5.78%     30.00% |       31006      7.81%     37.80% |       55682     14.02%     51.82% |         364      0.09%     51.92% |         364      0.09%     52.01% |       15439      3.89%     55.89% |       40137     10.11%     66.00% |        8051      2.03%     68.03% |       31546      7.94%     75.97% |       39907     10.05%     86.02% |        8051      2.03%     88.05% |        8051      2.03%     90.07% |       15689      3.95%     94.02% |       23733      5.98%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       397151                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1503      7.25%      7.25% |        1494      7.21%     14.46% |        1471      7.10%     21.55% |        1478      7.13%     28.68% |        1501      7.24%     35.92% |           0      0.00%     35.92% |           0      0.00%     35.92% |        1470      7.09%     43.01% |        1495      7.21%     50.23% |        1469      7.09%     57.31% |        1478      7.13%     64.44% |        1489      7.18%     71.63% |        1469      7.09%     78.71% |        1469      7.09%     85.80% |        1471      7.10%     92.89% |        1473      7.11%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20730                      
system.ruby.L1Cache_Controller.I.Store   |       10613      8.54%      8.54% |        2471      1.99%     10.53% |       10118      8.14%     18.68% |       10241      8.24%     26.92% |        2492      2.01%     28.93% |         525      0.42%     29.35% |         525      0.42%     29.77% |       10376      8.35%     38.12% |       11062      8.90%     47.03% |        2545      2.05%     49.08% |       10568      8.51%     57.58% |       11000      8.85%     66.44% |       10437      8.40%     74.84% |       10337      8.32%     83.16% |       10400      8.37%     91.53% |       10523      8.47%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       124233                      
system.ruby.L1Cache_Controller.I.Other_GETX |      113583      6.10%      6.10% |      121725      6.54%     12.63% |      114078      6.12%     18.76% |      113955      6.12%     24.88% |      121704      6.53%     31.41% |      123533      6.63%     38.04% |      123533      6.63%     44.67% |      113820      6.11%     50.78% |      113134      6.07%     56.86% |      121651      6.53%     63.39% |      113628      6.10%     69.49% |      113196      6.08%     75.57% |      113759      6.11%     81.67% |      113859      6.11%     87.79% |      113796      6.11%     93.90% |      113673      6.10%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1862627                      
system.ruby.L1Cache_Controller.I.Other_GETS |      368157      5.88%      5.88% |      368334      5.88%     11.75% |      393397      6.28%     18.03% |      385345      6.15%     24.18% |      360646      5.76%     29.94% |      416985      6.65%     36.59% |      416985      6.65%     43.24% |      400920      6.40%     49.64% |      376197      6.00%     55.65% |      408309      6.52%     62.16% |      384805      6.14%     68.30% |      376433      6.01%     74.31% |      408309      6.52%     80.82% |      408309      6.52%     87.34% |      400669      6.39%     93.73% |      392623      6.27%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6266423                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      193157      7.14%      7.14% |      192865      7.13%     14.27% |      192094      7.10%     21.37% |      192901      7.13%     28.49% |      193099      7.14%     35.63% |        3836      0.14%     35.77% |        3836      0.14%     35.91% |      192720      7.12%     43.04% |      192997      7.13%     50.17% |      192713      7.12%     57.29% |      192588      7.12%     64.41% |      192853      7.13%     71.54% |      192108      7.10%     78.64% |      192662      7.12%     85.76% |      192724      7.12%     92.88% |      192710      7.12%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2705863                      
system.ruby.L1Cache_Controller.M.Ifetch  |     4375850      7.88%      7.88% |     4216108      7.60%     15.48% |     3884608      7.00%     22.48% |     4039681      7.28%     29.76% |     4443862      8.01%     37.77% |           0      0.00%     37.77% |           0      0.00%     37.77% |     3745319      6.75%     44.51% |     4227568      7.62%     52.13% |     3447794      6.21%     58.34% |     4056324      7.31%     65.65% |     4220485      7.60%     73.26% |     3594089      6.48%     79.73% |     3592352      6.47%     86.20% |     3749241      6.76%     92.96% |     3907669      7.04%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55500950                      
system.ruby.L1Cache_Controller.M.Store   |       40535     13.93%     13.93% |       40404     13.89%     27.82% |       15473      5.32%     33.14% |       23475      8.07%     41.21% |       48031     16.51%     57.72% |           0      0.00%     57.72% |           0      0.00%     57.72% |        7965      2.74%     60.46% |       32540     11.18%     71.64% |         578      0.20%     71.84% |       24019      8.26%     80.10% |       32313     11.11%     91.20% |         576      0.20%     91.40% |         575      0.20%     91.60% |        8205      2.82%     94.42% |       16237      5.58%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       290926                      
system.ruby.L1Cache_Controller.M.L2_Replacement |        8062     16.82%     16.82% |        6546     13.66%     30.48% |        1470      3.07%     33.54% |        4225      8.81%     42.36% |        7490     15.63%     57.98% |           0      0.00%     57.98% |           0      0.00%     57.98% |         171      0.36%     58.34% |        6807     14.20%     72.54% |           0      0.00%     72.54% |        4465      9.32%     81.86% |        6673     13.92%     95.78% |           3      0.01%     95.79% |           4      0.01%     95.79% |         284      0.59%     96.39% |        1732      3.61%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        47932                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       12763      7.28%      7.28% |       12883      7.35%     14.63% |       12557      7.16%     21.79% |       12668      7.23%     29.02% |       12995      7.41%     36.43% |           0      0.00%     36.43% |           0      0.00%     36.43% |       11947      6.82%     43.25% |       11845      6.76%     50.01% |       11861      6.77%     56.77% |       12174      6.95%     63.72% |       12820      7.31%     71.03% |       13301      7.59%     78.62% |       12767      7.28%     85.90% |       11893      6.78%     92.69% |       12817      7.31%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       175291                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3379      6.84%      6.84% |        3520      7.13%     13.97% |        4063      8.22%     22.19% |        3330      6.74%     28.93% |        3609      7.31%     36.24% |           0      0.00%     36.24% |           0      0.00%     36.24% |        3415      6.91%     43.15% |        3305      6.69%     49.84% |        3393      6.87%     56.71% |        3621      7.33%     64.04% |        3434      6.95%     70.99% |        4000      8.10%     79.09% |        3447      6.98%     86.06% |        3404      6.89%     92.95% |        3481      7.05%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        49401                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         976     10.69%     10.69% |         989     10.83%     21.52% |         181      1.98%     23.50% |        1001     10.96%     34.47% |         985     10.79%     45.25% |           0      0.00%     45.25% |           0      0.00%     45.25% |         223      2.44%     47.69% |         161      1.76%     49.46% |         190      2.08%     51.54% |         210      2.30%     53.84% |        1005     11.01%     64.85% |         995     10.90%     75.74% |        1016     11.13%     86.87% |         182      1.99%     88.86% |        1017     11.14%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         9131                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      627086      8.61%      8.61% |      589470      8.09%     16.70% |      498604      6.85%     23.55% |      539364      7.41%     30.96% |      648937      8.91%     39.87% |           0      0.00%     39.87% |           0      0.00%     39.87% |      461759      6.34%     46.21% |      587957      8.07%     54.28% |      387979      5.33%     59.61% |      543181      7.46%     67.06% |      586377      8.05%     75.12% |      422580      5.80%     80.92% |      422304      5.80%     86.72% |      463033      6.36%     93.07% |      504376      6.93%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7283007                      
system.ruby.L1Cache_Controller.MM.Store  |      374871      8.08%      8.08% |      355568      7.66%     15.74% |      321984      6.94%     22.68% |      339149      7.31%     29.99% |      383670      8.27%     38.26% |        3675      0.08%     38.34% |        3675      0.08%     38.42% |      307951      6.64%     45.06% |      359022      7.74%     52.80% |      274188      5.91%     58.71% |      340896      7.35%     66.06% |      358281      7.72%     73.78% |      291265      6.28%     80.06% |      291818      6.29%     86.35% |      308365      6.65%     92.99% |      325135      7.01%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4639513                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |       17900     21.83%     21.83% |       11234     13.70%     35.54% |         881      1.07%     36.61% |        4428      5.40%     42.01% |       17975     21.93%     63.94% |           0      0.00%     63.94% |           0      0.00%     63.94% |          79      0.10%     64.04% |       11598     14.15%     78.18% |           0      0.00%     78.18% |        4966      6.06%     84.24% |       11451     13.97%     98.21% |           1      0.00%     98.21% |           0      0.00%     98.21% |         126      0.15%     98.36% |        1342      1.64%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        81981                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       52873     12.06%     12.06% |       44015     10.04%     22.10% |       27688      6.32%     28.42% |       35242      8.04%     36.46% |       56141     12.81%     49.27% |           0      0.00%     49.27% |           0      0.00%     49.27% |       19837      4.53%     53.80% |       45158     10.30%     64.10% |        3764      0.86%     64.96% |       36313      8.28%     73.24% |       44872     10.24%     83.48% |       12547      2.86%     86.34% |       11565      2.64%     88.98% |       19907      4.54%     93.52% |       28389      6.48%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       438311                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        2619      6.97%      6.97% |        2056      5.47%     12.44% |        3080      8.19%     20.63% |        2489      6.62%     27.25% |        6504     17.30%     44.55% |           0      0.00%     44.55% |           0      0.00%     44.55% |        2498      6.64%     51.19% |        2470      6.57%     57.76% |        1614      4.29%     62.06% |        2700      7.18%     69.24% |        2486      6.61%     75.85% |        2528      6.72%     82.58% |        1649      4.39%     86.96% |        2292      6.10%     93.06% |        2609      6.94%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        37594                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3370      6.84%      6.84% |        3511      7.12%     13.96% |        4055      8.23%     22.19% |        3321      6.74%     28.93% |        3600      7.31%     36.24% |           0      0.00%     36.24% |           0      0.00%     36.24% |        3407      6.91%     43.15% |        3295      6.69%     49.84% |        3386      6.87%     56.71% |        3611      7.33%     64.04% |        3426      6.95%     70.99% |        3991      8.10%     79.09% |        3437      6.97%     86.06% |        3396      6.89%     92.95% |        3472      7.05%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        49278                      
system.ruby.L1Cache_Controller.MR.Ifetch |         976     10.69%     10.69% |         989     10.83%     21.52% |         181      1.98%     23.50% |        1001     10.96%     34.47% |         985     10.79%     45.25% |           0      0.00%     45.25% |           0      0.00%     45.25% |         223      2.44%     47.69% |         161      1.76%     49.46% |         190      2.08%     51.54% |         210      2.30%     53.84% |        1005     11.01%     64.85% |         995     10.90%     75.74% |        1016     11.13%     86.87% |         182      1.99%     88.86% |        1017     11.14%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         9131                      
system.ruby.L1Cache_Controller.MR.Store  |           9      7.32%      7.32% |           9      7.32%     14.63% |           8      6.50%     21.14% |           9      7.32%     28.46% |           9      7.32%     35.77% |           0      0.00%     35.77% |           0      0.00%     35.77% |           8      6.50%     42.28% |          10      8.13%     50.41% |           7      5.69%     56.10% |          10      8.13%     64.23% |           8      6.50%     70.73% |           9      7.32%     78.05% |          10      8.13%     86.18% |           8      6.50%     92.68% |           9      7.32%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          123                      
system.ruby.L1Cache_Controller.MMR.Load  |        1286      6.79%      6.79% |        1242      6.55%     13.34% |         974      5.14%     18.48% |        1051      5.55%     24.03% |        5516     29.11%     53.14% |           0      0.00%     53.14% |           0      0.00%     53.14% |        1003      5.29%     58.43% |        1106      5.84%     64.27% |         890      4.70%     68.96% |        1283      6.77%     75.73% |        1099      5.80%     81.53% |         868      4.58%     86.12% |         742      3.92%     90.03% |         837      4.42%     94.45% |        1052      5.55%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        18949                      
system.ruby.L1Cache_Controller.MMR.Store |        1333      7.15%      7.15% |         814      4.37%     11.52% |        2106     11.30%     22.81% |        1438      7.71%     30.52% |         988      5.30%     35.82% |           0      0.00%     35.82% |           0      0.00%     35.82% |        1495      8.02%     43.84% |        1364      7.32%     51.16% |         724      3.88%     55.04% |        1417      7.60%     62.64% |        1387      7.44%     70.08% |        1660      8.90%     78.98% |         907      4.86%     83.85% |        1455      7.80%     91.65% |        1557      8.35%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        18645                      
system.ruby.L1Cache_Controller.IM.Ack    |      158936      8.56%      8.56% |       36834      1.98%     10.54% |      151560      8.16%     18.70% |      153396      8.26%     26.96% |       37115      2.00%     28.95% |        6094      0.33%     29.28% |        6181      0.33%     29.61% |      155493      8.37%     37.98% |      165822      8.93%     46.91% |       37941      2.04%     48.95% |      158337      8.52%     57.48% |      164909      8.88%     66.36% |      156426      8.42%     74.78% |      154911      8.34%     83.12% |      155881      8.39%     91.51% |      157766      8.49%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1857602                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       10613      8.54%      8.54% |        2471      1.99%     10.53% |       10118      8.14%     18.68% |       10241      8.24%     26.92% |        2492      2.01%     28.93% |         525      0.42%     29.35% |         525      0.42%     29.77% |       10376      8.35%     38.12% |       11062      8.90%     47.03% |        2545      2.05%     49.08% |       10568      8.51%     57.58% |       11000      8.85%     66.44% |       10437      8.40%     74.84% |       10337      8.32%     83.16% |       10400      8.37%     91.53% |       10523      8.47%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       124233                      
system.ruby.L1Cache_Controller.SM.Ack    |           6      5.22%      5.22% |           7      6.09%     11.30% |           7      6.09%     17.39% |           6      5.22%     22.61% |           4      3.48%     26.09% |           0      0.00%     26.09% |           0      0.00%     26.09% |           6      5.22%     31.30% |          13     11.30%     42.61% |           3      2.61%     45.22% |           9      7.83%     53.04% |          13     11.30%     64.35% |          13     11.30%     75.65% |           8      6.96%     82.61% |           9      7.83%     90.43% |          11      9.57%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          115                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |           8      9.88%      9.88% |           7      8.64%     18.52% |           7      8.64%     27.16% |           8      9.88%     37.04% |          10     12.35%     49.38% |           0      0.00%     49.38% |           0      0.00%     49.38% |           8      9.88%     59.26% |           1      1.23%     60.49% |          11     13.58%     74.07% |           5      6.17%     80.25% |           1      1.23%     81.48% |           1      1.23%     82.72% |           6      7.41%     90.12% |           5      6.17%     96.30% |           3      3.70%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total           81                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            3                      
system.ruby.L1Cache_Controller.M_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            3                      
system.ruby.L1Cache_Controller.M_W.Ack   |         677      7.29%      7.29% |         706      7.60%     14.89% |         556      5.99%     20.88% |         630      6.78%     27.66% |         743      8.00%     35.66% |        1519     16.35%     52.01% |        1424     15.33%     67.34% |         377      4.06%     71.40% |         269      2.90%     74.30% |         545      5.87%     80.17% |         478      5.15%     85.31% |         213      2.29%     87.61% |         306      3.29%     90.90% |         303      3.26%     94.16% |         325      3.50%     97.66% |         217      2.34%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total         9288                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |       49671     11.89%     11.89% |       49494     11.84%     23.73% |       24431      5.85%     29.58% |       32483      7.77%     37.35% |       57181     13.68%     51.04% |         364      0.09%     51.12% |         364      0.09%     51.21% |       16908      4.05%     55.26% |       41629      9.96%     65.22% |        9519      2.28%     67.50% |       33023      7.90%     75.40% |       41395      9.91%     85.31% |        9519      2.28%     87.58% |        9519      2.28%     89.86% |       17159      4.11%     93.97% |       25205      6.03%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       417864                      
system.ruby.L1Cache_Controller.MM_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            6                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         233      4.82%      4.82% |         205      4.24%      9.06% |         184      3.80%     12.86% |         193      3.99%     16.85% |         241      4.98%     21.83% |        1431     29.58%     51.42% |        1344     27.79%     79.20% |         121      2.50%     81.70% |          88      1.82%     83.52% |         208      4.30%     87.82% |         157      3.25%     91.07% |          65      1.34%     92.41% |         103      2.13%     94.54% |         118      2.44%     96.98% |          93      1.92%     98.90% |          53      1.10%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         4837                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       10613      8.54%      8.54% |        2471      1.99%     10.53% |       10118      8.14%     18.68% |       10241      8.24%     26.92% |        2493      2.01%     28.93% |         525      0.42%     29.35% |         525      0.42%     29.77% |       10376      8.35%     38.12% |       11064      8.91%     47.03% |        2545      2.05%     49.08% |       10568      8.51%     57.58% |       11000      8.85%     66.44% |       10437      8.40%     74.84% |       10337      8.32%     83.16% |       10400      8.37%     91.53% |       10523      8.47%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       124236                      
system.ruby.L1Cache_Controller.IS.Ack    |      744318     11.90%     11.90% |      741633     11.85%     23.75% |      365839      5.85%     29.60% |      486545      7.78%     37.37% |      856914     13.70%     51.07% |        3577      0.06%     51.12% |        3672      0.06%     51.18% |      253175      4.05%     55.23% |      624124      9.97%     65.20% |      142168      2.27%     67.48% |      494800      7.91%     75.38% |      620650      9.92%     85.30% |      142416      2.28%     87.58% |      142416      2.28%     89.85% |      256997      4.11%     93.96% |      377797      6.04%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6257041                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       49671     11.89%     11.89% |       49494     11.84%     23.73% |       24431      5.85%     29.58% |       32483      7.77%     37.35% |       57182     13.68%     51.04% |         364      0.09%     51.12% |         364      0.09%     51.21% |       16908      4.05%     55.26% |       41631      9.96%     65.22% |        9519      2.28%     67.50% |       33023      7.90%     75.40% |       41395      9.91%     85.31% |        9519      2.28%     87.58% |        9519      2.28%     89.86% |       17159      4.11%     93.97% |       25205      6.03%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       417867                      
system.ruby.L1Cache_Controller.SS.Ack    |           9     10.47%     10.47% |          10     11.63%     22.09% |           9     10.47%     32.56% |           9     10.47%     43.02% |          10     11.63%     54.65% |           0      0.00%     54.65% |           0      0.00%     54.65% |           7      8.14%     62.79% |           5      5.81%     68.60% |          11     12.79%     81.40% |           6      6.98%     88.37% |           1      1.16%     89.53% |           2      2.33%     91.86% |           5      5.81%     97.67% |           2      2.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total           86                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           3      5.08%      5.08% |          14     23.73%     28.81% |           1      1.69%     30.51% |          10     16.95%     47.46% |           8     13.56%     61.02% |           0      0.00%     61.02% |           0      0.00%     61.02% |           0      0.00%     61.02% |           8     13.56%     74.58% |           0      0.00%     74.58% |           3      5.08%     79.66% |           8     13.56%     93.22% |           0      0.00%     93.22% |           0      0.00%     93.22% |           2      3.39%     96.61% |           2      3.39%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           59                      
system.ruby.L1Cache_Controller.MI.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            1                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total            4                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |       25962     19.98%     19.98% |       17780     13.69%     33.67% |        2351      1.81%     35.48% |        8653      6.66%     42.14% |       25465     19.60%     61.74% |           0      0.00%     61.74% |           0      0.00%     61.74% |         250      0.19%     61.93% |       18405     14.17%     76.10% |           0      0.00%     76.10% |        9431      7.26%     83.36% |       18124     13.95%     97.31% |           4      0.00%     97.32% |           4      0.00%     97.32% |         410      0.32%     97.63% |        3074      2.37%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       129913                      
system.ruby.L1Cache_Controller.MT.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MT.Load::total            1                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        4355      7.44%      7.44% |        4509      7.70%     15.14% |        4244      7.25%     22.39% |        4331      7.40%     29.79% |        4594      7.85%     37.64% |           0      0.00%     37.64% |           0      0.00%     37.64% |        3638      6.22%     43.86% |        3466      5.92%     49.78% |        3583      6.12%     55.90% |        3831      6.55%     62.45% |        4439      7.58%     70.03% |        4995      8.53%     78.56% |        4463      7.62%     86.19% |        3586      6.13%     92.32% |        4498      7.68%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        58532                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        2619      6.97%      6.97% |        2056      5.47%     12.44% |        3080      8.19%     20.63% |        2489      6.62%     27.25% |        6504     17.30%     44.55% |           0      0.00%     44.55% |           0      0.00%     44.55% |        2498      6.64%     51.19% |        2470      6.57%     57.76% |        1614      4.29%     62.06% |        2700      7.18%     69.24% |        2486      6.61%     75.85% |        2528      6.72%     82.58% |        1649      4.39%     86.96% |        2292      6.10%     93.06% |        2609      6.94%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        37594                      

---------- End Simulation Statistics   ----------
