Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Mon Oct 10 21:45:42 2022
| Host             : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command          : report_power -file cfo_correction_wrapper_power_routed.rpt -pb cfo_correction_wrapper_power_summary_routed.pb -rpx cfo_correction_wrapper_power_routed.rpx
| Design           : cfo_correction_wrapper
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 215.919 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 206.358                           |
| Device Static (W)        | 9.561                             |
| Effective TJA (C/W)      | 0.8                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| CLB Logic               |    46.522 |    12905 |       --- |             --- |
|   LUT as Logic          |    37.811 |     4273 |    425280 |            1.00 |
|   Register              |     5.462 |     6778 |    850560 |            0.80 |
|   CARRY8                |     3.160 |      484 |     53160 |            0.91 |
|   LUT as Shift Register |     0.089 |       12 |    213600 |           <0.01 |
|   BUFG                  |    <0.001 |        1 |        64 |            1.56 |
|   Others                |     0.000 |      925 |       --- |             --- |
| Signals                 |    38.365 |     8896 |       --- |             --- |
| Block RAM               |     1.284 |     13.5 |      1080 |            1.25 |
| DSPs                    |     0.737 |       25 |      4272 |            0.59 |
| I/O                     |   119.450 |      295 |       347 |           85.01 |
| Static Power            |     9.561 |          |           |                 |
| Total                   |   215.919 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |   110.107 |     102.159 |      7.948 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     6.155 |       5.924 |      0.231 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.211 |       0.085 |      0.126 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.679 |       0.000 |      0.679 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |    13.943 |      13.885 |      0.059 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |    49.679 |      49.679 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.089 |       0.000 |      0.089 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.074 |       0.000 |      0.074 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.033 |       0.000 |      0.033 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.200 |       0.000 |      0.200 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.042 |       0.000 |      0.042 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.830 |       0.000 |      0.830 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
* The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| cfo_correction_wrapper        |   206.358 |
|   axis_aclk_IBUF_inst         |     0.006 |
|   axis_aresetn_IBUF_inst      |     0.006 |
|   bypass_IBUF_inst            |     0.044 |
|   cfo_correction_i            |    85.990 |
|     Mixer                     |    10.406 |
|       conj_0                  |     2.008 |
|       dds_top_0               |     4.591 |
|       mixer_0                 |     3.807 |
|     angle_0                   |    64.653 |
|       inst                    |    64.653 |
|     axis_data_fifo_0          |     0.740 |
|       inst                    |     0.740 |
|     axis_data_fifo_1          |     0.574 |
|       inst                    |     0.574 |
|     axis_splitter_0           |     0.004 |
|       inst                    |     0.004 |
|     axis_splitter_1           |     0.004 |
|       inst                    |     0.004 |
|     complex_mult_0            |     0.533 |
|       inst                    |     0.533 |
|     conj_0                    |     0.409 |
|       inst                    |     0.409 |
|     conj_1                    |     0.234 |
|       inst                    |     0.234 |
|     cp_rm2_0                  |     0.068 |
|       inst                    |     0.068 |
|     cp_rm_0                   |     1.197 |
|       inst                    |     1.197 |
|     delay_0                   |     0.475 |
|       inst                    |     0.475 |
|     delay_1                   |     0.379 |
|       inst                    |     0.379 |
|     mux_0                     |     2.377 |
|       inst                    |     2.377 |
|     scale_0                   |     0.904 |
|       inst                    |     0.904 |
|     sum_0                     |     3.033 |
|       inst                    |     3.033 |
|   s_axis_tdata_IBUF[0]_inst   |     0.008 |
|   s_axis_tdata_IBUF[100]_inst |     0.013 |
|   s_axis_tdata_IBUF[101]_inst |     0.013 |
|   s_axis_tdata_IBUF[102]_inst |     0.013 |
|   s_axis_tdata_IBUF[103]_inst |     0.014 |
|   s_axis_tdata_IBUF[104]_inst |     0.014 |
|   s_axis_tdata_IBUF[105]_inst |     0.015 |
|   s_axis_tdata_IBUF[106]_inst |     0.013 |
|   s_axis_tdata_IBUF[107]_inst |     0.013 |
|   s_axis_tdata_IBUF[108]_inst |     0.013 |
|   s_axis_tdata_IBUF[109]_inst |     0.013 |
|   s_axis_tdata_IBUF[10]_inst  |     0.008 |
|   s_axis_tdata_IBUF[110]_inst |     0.013 |
|   s_axis_tdata_IBUF[111]_inst |     0.013 |
|   s_axis_tdata_IBUF[112]_inst |     0.011 |
|   s_axis_tdata_IBUF[113]_inst |     0.011 |
|   s_axis_tdata_IBUF[114]_inst |     0.012 |
|   s_axis_tdata_IBUF[115]_inst |     0.010 |
|   s_axis_tdata_IBUF[116]_inst |     0.013 |
|   s_axis_tdata_IBUF[117]_inst |     0.012 |
|   s_axis_tdata_IBUF[118]_inst |     0.012 |
|   s_axis_tdata_IBUF[119]_inst |     0.011 |
|   s_axis_tdata_IBUF[11]_inst  |     0.009 |
|   s_axis_tdata_IBUF[120]_inst |     0.011 |
|   s_axis_tdata_IBUF[121]_inst |     0.013 |
|   s_axis_tdata_IBUF[122]_inst |     0.011 |
|   s_axis_tdata_IBUF[123]_inst |     0.010 |
|   s_axis_tdata_IBUF[124]_inst |     0.014 |
|   s_axis_tdata_IBUF[125]_inst |     0.014 |
|   s_axis_tdata_IBUF[126]_inst |     0.013 |
|   s_axis_tdata_IBUF[127]_inst |     0.012 |
|   s_axis_tdata_IBUF[12]_inst  |     0.008 |
|   s_axis_tdata_IBUF[13]_inst  |     0.008 |
|   s_axis_tdata_IBUF[14]_inst  |     0.008 |
|   s_axis_tdata_IBUF[15]_inst  |     0.007 |
|   s_axis_tdata_IBUF[16]_inst  |     0.012 |
|   s_axis_tdata_IBUF[17]_inst  |     0.007 |
|   s_axis_tdata_IBUF[18]_inst  |     0.006 |
|   s_axis_tdata_IBUF[19]_inst  |     0.011 |
|   s_axis_tdata_IBUF[1]_inst   |     0.009 |
|   s_axis_tdata_IBUF[20]_inst  |     0.007 |
|   s_axis_tdata_IBUF[21]_inst  |     0.008 |
|   s_axis_tdata_IBUF[22]_inst  |     0.008 |
|   s_axis_tdata_IBUF[23]_inst  |     0.007 |
|   s_axis_tdata_IBUF[24]_inst  |     0.007 |
|   s_axis_tdata_IBUF[25]_inst  |     0.007 |
|   s_axis_tdata_IBUF[26]_inst  |     0.007 |
|   s_axis_tdata_IBUF[27]_inst  |     0.007 |
|   s_axis_tdata_IBUF[28]_inst  |     0.007 |
|   s_axis_tdata_IBUF[29]_inst  |     0.007 |
|   s_axis_tdata_IBUF[2]_inst   |     0.008 |
|   s_axis_tdata_IBUF[30]_inst  |     0.007 |
|   s_axis_tdata_IBUF[31]_inst  |     0.007 |
|   s_axis_tdata_IBUF[32]_inst  |     0.008 |
|   s_axis_tdata_IBUF[33]_inst  |     0.008 |
|   s_axis_tdata_IBUF[34]_inst  |     0.007 |
|   s_axis_tdata_IBUF[35]_inst  |     0.008 |
|   s_axis_tdata_IBUF[36]_inst  |     0.007 |
|   s_axis_tdata_IBUF[37]_inst  |     0.007 |
|   s_axis_tdata_IBUF[38]_inst  |     0.007 |
|   s_axis_tdata_IBUF[39]_inst  |     0.007 |
|   s_axis_tdata_IBUF[3]_inst   |     0.008 |
|   s_axis_tdata_IBUF[40]_inst  |     0.007 |
|   s_axis_tdata_IBUF[41]_inst  |     0.007 |
|   s_axis_tdata_IBUF[42]_inst  |     0.007 |
|   s_axis_tdata_IBUF[43]_inst  |     0.007 |
|   s_axis_tdata_IBUF[44]_inst  |     0.007 |
|   s_axis_tdata_IBUF[45]_inst  |     0.007 |
|   s_axis_tdata_IBUF[46]_inst  |     0.007 |
|   s_axis_tdata_IBUF[47]_inst  |     0.006 |
|   s_axis_tdata_IBUF[48]_inst  |     0.008 |
|   s_axis_tdata_IBUF[49]_inst  |     0.007 |
|   s_axis_tdata_IBUF[4]_inst   |     0.009 |
|   s_axis_tdata_IBUF[50]_inst  |     0.007 |
|   s_axis_tdata_IBUF[51]_inst  |     0.007 |
|   s_axis_tdata_IBUF[52]_inst  |     0.010 |
|   s_axis_tdata_IBUF[53]_inst  |     0.011 |
|   s_axis_tdata_IBUF[54]_inst  |     0.010 |
|   s_axis_tdata_IBUF[55]_inst  |     0.010 |
|   s_axis_tdata_IBUF[56]_inst  |     0.011 |
|   s_axis_tdata_IBUF[57]_inst  |     0.014 |
|   s_axis_tdata_IBUF[58]_inst  |     0.010 |
|   s_axis_tdata_IBUF[59]_inst  |     0.011 |
|   s_axis_tdata_IBUF[5]_inst   |     0.009 |
|   s_axis_tdata_IBUF[60]_inst  |     0.010 |
|   s_axis_tdata_IBUF[61]_inst  |     0.010 |
|   s_axis_tdata_IBUF[62]_inst  |     0.010 |
|   s_axis_tdata_IBUF[63]_inst  |     0.014 |
|   s_axis_tdata_IBUF[64]_inst  |     0.013 |
|   s_axis_tdata_IBUF[65]_inst  |     0.009 |
|   s_axis_tdata_IBUF[66]_inst  |     0.010 |
|   s_axis_tdata_IBUF[67]_inst  |     0.010 |
|   s_axis_tdata_IBUF[68]_inst  |     0.010 |
|   s_axis_tdata_IBUF[69]_inst  |     0.010 |
|   s_axis_tdata_IBUF[6]_inst   |     0.007 |
|   s_axis_tdata_IBUF[70]_inst  |     0.009 |
|   s_axis_tdata_IBUF[71]_inst  |     0.010 |
|   s_axis_tdata_IBUF[72]_inst  |     0.011 |
|   s_axis_tdata_IBUF[73]_inst  |     0.009 |
|   s_axis_tdata_IBUF[74]_inst  |     0.010 |
|   s_axis_tdata_IBUF[75]_inst  |     0.014 |
|   s_axis_tdata_IBUF[76]_inst  |     0.014 |
|   s_axis_tdata_IBUF[77]_inst  |     0.015 |
|   s_axis_tdata_IBUF[78]_inst  |     0.014 |
|   s_axis_tdata_IBUF[79]_inst  |     0.014 |
|   s_axis_tdata_IBUF[7]_inst   |     0.009 |
|   s_axis_tdata_IBUF[80]_inst  |     0.014 |
|   s_axis_tdata_IBUF[81]_inst  |     0.014 |
|   s_axis_tdata_IBUF[82]_inst  |     0.014 |
|   s_axis_tdata_IBUF[83]_inst  |     0.014 |
|   s_axis_tdata_IBUF[84]_inst  |     0.014 |
|   s_axis_tdata_IBUF[85]_inst  |     0.015 |
|   s_axis_tdata_IBUF[86]_inst  |     0.014 |
|   s_axis_tdata_IBUF[87]_inst  |     0.014 |
|   s_axis_tdata_IBUF[88]_inst  |     0.014 |
|   s_axis_tdata_IBUF[89]_inst  |     0.014 |
|   s_axis_tdata_IBUF[8]_inst   |     0.008 |
|   s_axis_tdata_IBUF[90]_inst  |     0.016 |
|   s_axis_tdata_IBUF[91]_inst  |     0.014 |
|   s_axis_tdata_IBUF[92]_inst  |     0.014 |
|   s_axis_tdata_IBUF[93]_inst  |     0.014 |
|   s_axis_tdata_IBUF[94]_inst  |     0.013 |
|   s_axis_tdata_IBUF[95]_inst  |     0.013 |
|   s_axis_tdata_IBUF[96]_inst  |     0.014 |
|   s_axis_tdata_IBUF[97]_inst  |     0.014 |
|   s_axis_tdata_IBUF[98]_inst  |     0.013 |
|   s_axis_tdata_IBUF[99]_inst  |     0.014 |
|   s_axis_tdata_IBUF[9]_inst   |     0.008 |
|   s_axis_tid_IBUF[0]_inst     |     0.009 |
|   s_axis_tid_IBUF[1]_inst     |     0.009 |
|   s_axis_tid_IBUF[2]_inst     |     0.009 |
|   s_axis_tid_IBUF[3]_inst     |     0.009 |
|   s_axis_tid_IBUF[4]_inst     |     0.009 |
|   s_axis_tid_IBUF[5]_inst     |     0.010 |
|   s_axis_tid_IBUF[6]_inst     |     0.013 |
|   s_axis_tid_IBUF[7]_inst     |     0.013 |
|   s_axis_tlast_IBUF_inst      |     0.009 |
|   s_axis_tuser_IBUF[0]_inst   |     0.009 |
|   s_axis_tuser_IBUF[1]_inst   |     0.009 |
|   s_axis_tuser_IBUF[2]_inst   |     0.009 |
|   s_axis_tuser_IBUF[3]_inst   |     0.009 |
|   s_axis_tuser_IBUF[4]_inst   |     0.008 |
|   s_axis_tuser_IBUF[5]_inst   |     0.009 |
|   s_axis_tuser_IBUF[6]_inst   |     0.013 |
|   s_axis_tuser_IBUF[7]_inst   |     0.010 |
|   s_axis_tvalid_IBUF_inst     |     0.019 |
+-------------------------------+-----------+


