# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:28:19 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 20:28:19 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:28:19 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 20:28:19 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:28:19 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 20:28:19 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:28:19 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 20:28:19 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:28:19 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 20:28:19 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.testbench_lab2_mt {-voptargs=+acc -L iCE40UP}
# vsim -gui work.testbench_lab2_mt -voptargs="+acc -L iCE40UP" 
# Start time: 20:28:43 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
run 100000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 10000
force reset 0
run 10000
force reset 1
run 10000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 5000000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 5000
run 100000
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:35:30 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 20:35:30 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:35:30 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 20:35:30 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:35:30 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 20:35:30 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:35:30 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 20:35:30 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:35:30 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 20:35:30 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 20:35:44 on Sep 07,2025, Elapsed time: 0:07:01
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 20:35:44 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
run 50000
# starting case 1a
run 500000
# starting case 1b
# seg1en is disabled
# seg2en is enabled
add wave -position end  sim:/testbench_lab2_mt/dut/selector/alternate_led
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 5000000
# starting case 1a
# starting case 1b
# seg1en is disabled
# seg2en is enabled
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:55:35 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 20:55:35 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:55:35 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 20:55:35 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:55:35 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 20:55:35 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:55:35 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 20:55:36 on Sep 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:55:36 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 20:55:36 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 20:55:50 on Sep 07,2025, Elapsed time: 0:20:06
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 20:55:50 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
run 5000000
# starting case 1a
# starting case 1b
# seg1en is disabled
# seg2en is enabled
add wave -position end  sim:/testbench_lab2_mt/dut/selector/alternate_led
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 10000
run 10000
# starting case 1a
run 10000
run 10000
run 10000
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:58:14 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 20:58:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:58:14 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 20:58:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:58:14 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 20:58:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:58:14 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 20:58:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:58:14 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 20:58:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 20:58:38 on Sep 07,2025, Elapsed time: 0:02:48
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 20:58:38 on Sep 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
run 1000000
# starting case 1a
# starting case 1b
# seg1en is disabled
# seg2en is enabled
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:25:54 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 22:25:54 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:25:54 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 22:25:54 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:25:54 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 22:25:54 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:25:54 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 22:25:54 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:25:54 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 22:25:54 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 22:26:09 on Sep 07,2025, Elapsed time: 1:27:31
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 22:26:09 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
run 50000
# starting case 1a
run 5000000
# starting case 1b
# seg1en is disabled
# seg2en is enabled
run 1000000000000
run 1000000000
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position end  sim:/testbench_lab2_mt/dut/selector/alternate_led
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 1000000000
# starting case 1a
# starting case 1b
# seg1en is disabled
# seg2en is enabled
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:34:16 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 22:34:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:34:16 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 22:34:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:34:16 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 22:34:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:34:16 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 22:34:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:34:16 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 22:34:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 22:34:41 on Sep 07,2025, Elapsed time: 0:08:32
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 22:34:41 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
add wave -position end  sim:/testbench_lab2_mt/dut/selector/alternate_led
run 10000000000
# starting case 1a
# starting case 1b
# seg1en is disabled
# seg2en is enabled
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:36:27 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 22:36:27 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:36:27 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 22:36:27 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:36:27 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 22:36:27 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:36:27 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 22:36:27 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:36:27 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 22:36:27 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 22:36:39 on Sep 07,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 22:36:39 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave -position end  sim:/testbench_lab2_mt/dut/selector/alternate_led
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
add wave -position end  sim:/testbench_lab2_mt/dut/selector/alternate_led
run 100000000
# starting case 1a
# starting case 1b
# seg1en is disabled
# seg2en is enabled
run 10000000000
run 10000000000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 10000000000
# starting case 1a
# starting case 1b
# seg1en is disabled
# seg2en is enabled
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:42:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 22:42:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:42:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 22:42:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:42:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 22:42:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:42:43 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 22:42:43 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:42:43 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 22:42:43 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:43:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 22:43:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:43:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 22:43:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:43:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 22:43:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:43:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 22:43:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:43:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# ** Error: (vlog-13069) C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv(46): near "4": syntax error, unexpected INTEGER NUMBER.
# ** Error: (vlog-13069) C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv(86): near "end": syntax error, unexpected end.
# End time: 22:43:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:44:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 22:44:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:44:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 22:44:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:44:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 22:44:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:44:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 22:44:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:44:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 22:44:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 22:44:14 on Sep 07,2025, Elapsed time: 0:07:35
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 22:44:14 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
add wave -position end  sim:/testbench_lab2_mt/dut/selector/alternate_led
run 10000000000
# starting case 1a
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:58:47 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 22:58:47 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:58:47 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 22:58:47 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:58:47 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 22:58:47 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:58:47 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 22:58:47 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:58:47 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 22:58:47 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 22:59:09 on Sep 07,2025, Elapsed time: 0:14:55
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 22:59:09 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 500000
# starting case 1a
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 500000
# starting case 1a
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:03:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 23:03:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:03:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 23:03:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:03:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 23:03:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:03:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 23:03:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:03:00 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 23:03:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 23:03:11 on Sep 07,2025, Elapsed time: 0:04:02
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 23:03:11 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
run 500000
# starting case 1a
run 50000000
run 50000000000
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 23:04:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 23:04:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 23:04:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:42 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 23:04:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:43 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# ** Error: (vlog-13069) C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv(35): near "22": syntax error, unexpected INTEGER NUMBER.
# End time: 23:04:43 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:56 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 23:04:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:56 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 23:04:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:56 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 23:04:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:56 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 23:04:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:04:56 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 23:04:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 23:05:09 on Sep 07,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 23:05:09 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 50000000000
# starting case 1a
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
run 50000000000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
run 50000000000
# starting case 1a
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:16:44 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 23:16:44 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:16:44 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 23:16:44 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:16:44 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 23:16:44 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:16:44 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 23:16:44 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:16:44 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 23:16:44 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
# End time: 23:16:57 on Sep 07,2025, Elapsed time: 0:11:48
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc -L iCE40UP" work.testbench_lab2_mt 
# Start time: 23:16:57 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_lab2_mt(fast)
# Loading work.lab2_mt(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.led_adder(fast)
# Loading work.sev_seg_sel(fast)
# Loading work.sev_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/selector File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'sw'. The port definition is at: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab2_mt/dut/dual_segs File: C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv Line: 28
add wave  \
sim:/testbench_lab2_mt/clk \
sim:/testbench_lab2_mt/reset \
sim:/testbench_lab2_mt/onboard_sw \
sim:/testbench_lab2_mt/bboard_sw \
sim:/testbench_lab2_mt/seg1en \
sim:/testbench_lab2_mt/seg2en \
sim:/testbench_lab2_mt/led \
sim:/testbench_lab2_mt/seg \
sim:/testbench_lab2_mt/vectornum \
sim:/testbench_lab2_mt/errors
run 50000000000
# starting case 1a
# starting case 1b
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:20:57 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/lab2_mt.sv 
# -- Compiling module lab2_mt
# 
# Top level modules:
# 	lab2_mt
# End time: 23:20:57 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:20:58 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/led_adder.sv 
# -- Compiling module led_adder
# 
# Top level modules:
# 	led_adder
# End time: 23:20:58 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:20:58 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg.sv 
# -- Compiling module sev_seg
# 
# Top level modules:
# 	sev_seg
# End time: 23:20:58 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:20:58 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/sev_seg_sel.sv 
# -- Compiling module sev_seg_sel
# 
# Top level modules:
# 	sev_seg_sel
# End time: 23:20:58 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:20:58 on Sep 07,2025
# vlog -reportprogress 300 -work work C:/Users/mtatsumi/my_designs/e155-lab2/source/impl_1/testbench_lab2_mt.sv 
# -- Compiling module testbench_lab2_mt
# 
# Top level modules:
# 	testbench_lab2_mt
# End time: 23:20:58 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui {-voptargs=+acc -L iCE40UP} work.testbench_lab2_mt
