Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Feb 21 15:23:42 2017
| Host         : DESKTOP-J4J5DDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pwm_tester_timing_summary_routed.rpt -rpx pwm_tester_timing_summary_routed.rpx
| Design       : pwm_tester
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.069        0.000                      0                    2        0.557        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.069        0.000                      0                    2        0.557        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.746ns (37.849%)  route 1.225ns (62.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.789     5.341    PWM_user/F_DIVIDER/COUNT/LSB/clk100
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/Q
                         net (fo=9, routed)           1.225     6.985    PWM_user/F_DIVIDER/COUNT/LSB/Q[0]
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.327     7.312 r  PWM_user/F_DIVIDER/COUNT/LSB/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.312    PWM_user/F_DIVIDER/COUNT/LSB/plusOp[1]
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.665    15.036    PWM_user/F_DIVIDER/COUNT/LSB/clk100
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
                         clock pessimism              0.304    15.341    
                         clock uncertainty           -0.035    15.305    
    SLICE_X1Y123         FDRE (Setup_fdre_C_D)        0.075    15.380    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.580ns (33.985%)  route 1.127ns (66.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.789     5.341    PWM_user/F_DIVIDER/COUNT/LSB/clk100
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.797 f  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/Q
                         net (fo=2, routed)           1.127     6.923    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg_n_0_[0]
    SLICE_X1Y123         LUT1 (Prop_lut1_I0_O)        0.124     7.047 r  PWM_user/F_DIVIDER/COUNT/LSB/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.047    PWM_user/F_DIVIDER/COUNT/LSB/plusOp[0]
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.665    15.036    PWM_user/F_DIVIDER/COUNT/LSB/clk100
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
                         clock pessimism              0.304    15.341    
                         clock uncertainty           -0.035    15.305    
    SLICE_X1Y123         FDRE (Setup_fdre_C_D)        0.029    15.334    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  8.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.226ns (34.037%)  route 0.438ns (65.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.661     1.575    PWM_user/F_DIVIDER/COUNT/LSB/clk100
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     1.703 r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/Q
                         net (fo=9, routed)           0.438     2.141    PWM_user/F_DIVIDER/COUNT/LSB/Q[0]
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.098     2.239 r  PWM_user/F_DIVIDER/COUNT/LSB/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.239    PWM_user/F_DIVIDER/COUNT/LSB/plusOp[1]
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.933     2.091    PWM_user/F_DIVIDER/COUNT/LSB/clk100
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
                         clock pessimism             -0.517     1.575    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.107     1.682    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.409%)  route 0.493ns (72.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.661     1.575    PWM_user/F_DIVIDER/COUNT/LSB/clk100
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.716 f  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/Q
                         net (fo=2, routed)           0.493     2.209    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg_n_0_[0]
    SLICE_X1Y123         LUT1 (Prop_lut1_I0_O)        0.045     2.254 r  PWM_user/F_DIVIDER/COUNT/LSB/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.254    PWM_user/F_DIVIDER/COUNT/LSB/plusOp[0]
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.933     2.091    PWM_user/F_DIVIDER/COUNT/LSB/clk100
    SLICE_X1Y123         FDRE                                         r  PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
                         clock pessimism             -0.517     1.575    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.091     1.666    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.588    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123    PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[1]/C



