tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mac_muladd_2ns_6ns_6ns_8_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_7ns_11_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_6ns_10ns_15_1_1
tiled_conv_mul_3ns_6ns_7_1_1
tiled_conv_mux_43_16_1_1
tiled_conv_mux_396_16_1_1
tiled_conv_mul_mul_16s_16s_29_1_1
tiled_conv_mul_mul_16s_16s_28_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mul_mul_6ns_19ns_25_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_7ns_10_1_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_in_buf_45_RAM_AUTO_0R0W
tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W
tiled_conv_conv_wt_buf_V_6_RAM_1WNR_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT
load_input_tile_block_from_DRAM
load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG
load_layer_params_from_DRAM_Pipeline_BIAS
load_layer_params_from_DRAM
conv_7x7
store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP
store_output_tile_to_DRAM
tiled_conv
