{
 "Device" : "GW1NZ-1",
 "Files" : [
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/tang-nano-psram-main/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/tang-nano-psram-main/src/memory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/tang-nano-psram-main/src/old_mem_driver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/tang-nano-psram-main/src/top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [
  "D:/GowinProjects/tang-nano-psram-main/src"
 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Tupao/GowinFPGA/GowinProjects/tang-nano-psram-main/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}