##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC1_IntClock
		4.2::Critical Path Report for Clock2
		4.3::Critical Path Report for Clock_QENC
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
		5.6::Critical Path Report for (ADC1_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (ADC1_IntClock:R vs. ADC1_IntClock:R)
		5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC1_IntClock              | Frequency: 26.88 MHz  | Target: 1.00 MHz   | 
Clock: ADC1_IntClock(routed)      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock2                     | Frequency: 44.95 MHz  | Target: 1.00 MHz   | 
Clock: Clock_PWM                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_QENC                 | Frequency: 33.10 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 67.64 MHz  | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 
Clock: UART_IntClock              | Frequency: 38.93 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC1_IntClock  ADC1_IntClock  1e+006           962792      N/A              N/A         N/A              N/A         N/A              N/A         
ADC1_IntClock  CyBUS_CLK      16666.7          8738        N/A              N/A         N/A              N/A         N/A              N/A         
Clock2         Clock2         1e+006           977755      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_QENC     Clock_QENC     83333.3          53120       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      ADC1_IntClock  16666.7          9139        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_QENC     16666.7          8569        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      16666.7          7700        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  16666.7          1883        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2140982     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase             
-------------  ------------  ---------------------------  
M1_IN1(0)_PAD  22157         Clock_PWM(fixed-function):R  
M1_IN2(0)_PAD  37482         Clock_PWM(fixed-function):R  
M2_IN1(0)_PAD  25067         Clock_PWM(fixed-function):R  
M2_IN2(0)_PAD  34241         Clock_PWM(fixed-function):R  
Tx_1(0)_PAD    34341         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC1_IntClock
*******************************************
Clock: ADC1_IntClock
Frequency: 26.88 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 962792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33698
-------------------------------------   ----- 
End-of-path arrival time (ps)           33698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell114  10635  33698  962792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock2
************************************
Clock: Clock2
Frequency: 44.95 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 977755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18015
-------------------------------------   ----- 
End-of-path arrival time (ps)           18015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4875   9585  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14715  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14715  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  18015  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  18015  977755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 33.10 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25983
-------------------------------------   ----- 
End-of-path arrival time (ps)           25983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     7202  10702  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14052  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6801  20853  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  25983  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  25983  53120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 67.64 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1883p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1883  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2650   4700   1883  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8050   1883  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    3224  11274   1883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 38.93 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2140982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell23   8828  10078  2140982  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell23   3350  13428  2140982  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    6897  20325  2140982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:Sync:genblk1[0]:INST\/out
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:Sync:genblk1[0]:INST\/clock                           synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:Sync:genblk1[0]:INST\/out         synccell       1020   1020   7700  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell159   4437   5457   7700  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 8569p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)_SYNC/out                              synccell      1020   1020   8569  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell33   3568   4588   8569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC1_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4670/main_0
Capture Clock  : Net_4670/clock_0
Path slack     : 9139p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9139  RISE       1
Net_4670/main_0                    macrocell158   2768   4018   9139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1883p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1883  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2650   4700   1883  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8050   1883  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    3224  11274   1883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1


5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25983
-------------------------------------   ----- 
End-of-path arrival time (ps)           25983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     7202  10702  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14052  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6801  20853  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  25983  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  25983  53120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (ADC1_IntClock:R vs. CyBUS_CLK:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8738p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC1_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4670/q                              macrocell158   1250   1250   8738  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell159   3169   4419   8738  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1


5.7::Critical Path Report for (ADC1_IntClock:R vs. ADC1_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 962792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33698
-------------------------------------   ----- 
End-of-path arrival time (ps)           33698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell114  10635  33698  962792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1


5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2140982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell23   8828  10078  2140982  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell23   3350  13428  2140982  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    6897  20325  2140982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
*****************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 977755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18015
-------------------------------------   ----- 
End-of-path arrival time (ps)           18015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4875   9585  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14715  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14715  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  18015  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  18015  977755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1883p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1883  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2650   4700   1883  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8050   1883  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    3224  11274   1883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1883p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1883  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    2650   4700   1883  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8050   1883  RISE       1
\UART:BUART:rx_status_3\/main_3         macrocell86    3224  11274   1883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1915p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4     2050   2050   1883  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24      2650   4700   1883  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24      3350   8050   1883  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   3232  11281   1915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 7559p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1883  RISE       1
\UART:BUART:rx_last\/main_0             macrocell87    3547   5597   7559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 7575p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1883  RISE       1
\UART:BUART:pollcount_1\/main_4         macrocell83    3532   5582   7575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 7575p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1883  RISE       1
\UART:BUART:pollcount_0\/main_3         macrocell84    3532   5582   7575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7692p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1883  RISE       1
\UART:BUART:rx_state_2\/main_9          macrocell80    3415   5465   7692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:Sync:genblk1[0]:INST\/out
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:Sync:genblk1[0]:INST\/clock                           synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:Sync:genblk1[0]:INST\/out         synccell       1020   1020   7700  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell159   4437   5457   7700  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8462p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020   2932  RISE       1
\UART:BUART:rx_last\/main_1  macrocell87   3675   4695   8462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8487p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2932  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell83   3649   4669   8487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8487p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2932  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell84   3649   4669   8487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 8552p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2906  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell80   3585   4605   8552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_2
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8563p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out             synccell      1020   1020   2906  RISE       1
\UART:BUART:rx_last\/main_2  macrocell87   3573   4593   8563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 8569p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)_SYNC/out                              synccell      1020   1020   8569  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell33   3568   4588   8569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8582p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2906  RISE       1
\UART:BUART:pollcount_1\/main_6  macrocell83   3554   4574   8582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8582p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2906  RISE       1
\UART:BUART:pollcount_0\/main_5  macrocell84   3554   4574   8582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 8718p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2932  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell80   3419   4439   8718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8738p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC1_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4670/q                              macrocell158   1250   1250   8738  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell159   3169   4419   8738  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell159   1250   1250   9128  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell159   2779   4029   9128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4670/main_0
Capture Clock  : Net_4670/clock_0
Path slack     : 9139p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9139  RISE       1
Net_4670/main_0                    macrocell158   2768   4018   9139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 9139p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9139  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/main_0     macrocell160   2768   4018   9139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)_SYNC/out                              synccell      1020   1020   9206  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell39   2931   3951   9206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3337
-------------------------------------   ---- 
End-of-path arrival time (ps)           3337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)_SYNC/out                              synccell      1020   1020   9819  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell30   2317   3337   9819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QA(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9822p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3335
-------------------------------------   ---- 
End-of-path arrival time (ps)           3335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QA(0)_SYNC/out                              synccell      1020   1020   9822  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0  macrocell36   2315   3335   9822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25983
-------------------------------------   ----- 
End-of-path arrival time (ps)           25983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     7202  10702  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14052  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6801  20853  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  25983  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  25983  53120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56390p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20884
-------------------------------------   ----- 
End-of-path arrival time (ps)           20884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     7202  10702  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14052  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   6832  20884  56390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 56420p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20853
-------------------------------------   ----- 
End-of-path arrival time (ps)           20853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     7202  10702  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14052  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6801  20853  56420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58759p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20344
-------------------------------------   ----- 
End-of-path arrival time (ps)           20344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q             macrocell48     1250   1250  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      4392   5642  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8992  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   6222  15214  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20344  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20344  58759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 61359p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21475
-------------------------------------   ----- 
End-of-path arrival time (ps)           21475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  61359  RISE       1
\QuadDec_M2:Net_530\/main_1            macrocell16   10318  11568  61359  RISE       1
\QuadDec_M2:Net_530\/q                 macrocell16    3350  14918  61359  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_0  statusicell4   6557  21475  61359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15455
-------------------------------------   ----- 
End-of-path arrival time (ps)           15455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  58518  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     7811   9061  58518  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350  12411  58518  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3044  15455  61818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61821p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15453
-------------------------------------   ----- 
End-of-path arrival time (ps)           15453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  58518  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     7811   9061  58518  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350  12411  58518  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   3042  15453  61821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 61895p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20938
-------------------------------------   ----- 
End-of-path arrival time (ps)           20938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  61359  RISE       1
\QuadDec_M2:Net_611\/main_1            macrocell17    9792  11042  61895  RISE       1
\QuadDec_M2:Net_611\/q                 macrocell17    3350  14392  61895  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_1  statusicell4   6546  20938  61895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62059p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15215
-------------------------------------   ----- 
End-of-path arrival time (ps)           15215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q             macrocell48     1250   1250  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      4392   5642  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8992  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   6222  15215  62059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62059p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15214
-------------------------------------   ----- 
End-of-path arrival time (ps)           15214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/q             macrocell48     1250   1250  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      4392   5642  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8992  58759  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   6222  15214  62059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62533p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14740
-------------------------------------   ----- 
End-of-path arrival time (ps)           14740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      4789   8289  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11639  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   3101  14740  62533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62534p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      4789   8289  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11639  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3100  14739  62534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1203\/main_5
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 64006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15818
-------------------------------------   ----- 
End-of-path arrival time (ps)           15818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell66   1250   1250  54117  RISE       1
\QuadDec_M2:Net_1203_split\/main_0  macrocell70   8992  10242  64006  RISE       1
\QuadDec_M2:Net_1203_split\/q       macrocell70   3350  13592  64006  RISE       1
\QuadDec_M2:Net_1203\/main_5        macrocell63   2226  15818  64006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 64302p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15522
-------------------------------------   ----- 
End-of-path arrival time (ps)           15522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell52   1250   1250  59826  RISE       1
\QuadDec_M1:Net_1203_split\/main_0  macrocell1    8637   9887  64302  RISE       1
\QuadDec_M1:Net_1203_split\/q       macrocell1    3350  13237  64302  RISE       1
\QuadDec_M1:Net_1203\/main_5        macrocell49   2285  15522  64302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64433p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18400
-------------------------------------   ----- 
End-of-path arrival time (ps)           18400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      5682   9182  64433  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12532  64433  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    5869  18400  64433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_7
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 65336p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14488
-------------------------------------   ----- 
End-of-path arrival time (ps)           14488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  65336  RISE       1
\QuadDec_M1:Net_1251_split\/main_2   macrocell61   6973   8223  65336  RISE       1
\QuadDec_M1:Net_1251_split\/q        macrocell61   3350  11573  65336  RISE       1
\QuadDec_M1:Net_1251\/main_7         macrocell42   2915  14488  65336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65922p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16912
-------------------------------------   ----- 
End-of-path arrival time (ps)           16912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/main_0            macrocell14     7202  10702  65922  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  14052  65922  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2860  16912  65922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66771p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10502
-------------------------------------   ----- 
End-of-path arrival time (ps)           10502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  61359  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   9252  10502  66771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66775p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10499
-------------------------------------   ----- 
End-of-path arrival time (ps)           10499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  61359  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   9249  10499  66775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66859p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  66859  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  66859  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  66859  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/main_0             macrocell12     6111   9741  66859  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350  13091  66859  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2883  15974  66859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66908p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15925
-------------------------------------   ----- 
End-of-path arrival time (ps)           15925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  66908  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  66908  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  66908  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      5297   8927  66908  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  12277  66908  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    3648  15925  66908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15890
-------------------------------------   ----- 
End-of-path arrival time (ps)           15890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  54152  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  54152  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  54152  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/main_0            macrocell13     6280   9670  66944  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350  13020  66944  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2870  15890  66944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_7
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 67808p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12015
-------------------------------------   ----- 
End-of-path arrival time (ps)           12015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell66   1250   1250  54117  RISE       1
\QuadDec_M2:Net_1251_split\/main_1  macrocell85   4507   5757  67808  RISE       1
\QuadDec_M2:Net_1251_split\/q       macrocell85   3350   9107  67808  RISE       1
\QuadDec_M2:Net_1251\/main_7        macrocell56   2909  12015  67808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68050p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14783
-------------------------------------   ----- 
End-of-path arrival time (ps)           14783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61219  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61219  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61219  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      4392   7782  68050  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  11132  68050  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    3651  14783  68050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 68296p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/q  macrocell46    1250   1250  66973  RISE       1
\QuadDec_M1:Net_530\/main_2                  macrocell7     7612   8862  68296  RISE       1
\QuadDec_M1:Net_530\/q                       macrocell7     3350  12212  68296  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_0        statusicell2   2326  14537  68296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 68601p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14232
-------------------------------------   ----- 
End-of-path arrival time (ps)           14232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/q  macrocell46    1250   1250  66973  RISE       1
\QuadDec_M1:Net_611\/main_2                  macrocell8     6702   7952  68601  RISE       1
\QuadDec_M1:Net_611\/q                       macrocell8     3350  11302  68601  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_1        statusicell2   2930  14232  68601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 69122p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell58     7202  10702  69122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell58         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 69264p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10560
-------------------------------------   ----- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  54152  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  54152  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  54152  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell57     7170  10560  69264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell57         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 69369p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10454
-------------------------------------   ----- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  59826  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_0  macrocell54   9204  10454  69369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 69815p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  66908  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  66908  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  66908  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell46     6379  10009  69815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell46         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_2
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9818
-------------------------------------   ---- 
End-of-path arrival time (ps)           9818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  64929  RISE       1
\QuadDec_M1:Net_1203\/main_2   macrocell49   8568   9818  70005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 70005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9818
-------------------------------------   ---- 
End-of-path arrival time (ps)           9818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  64929  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_3  macrocell54   8568   9818  70005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70086p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66786  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5937   7187  70086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 70087p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66786  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5937   7187  70087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 70234p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12600
-------------------------------------   ----- 
End-of-path arrival time (ps)           12600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                macrocell66    1250   1250  54117  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_2  statusicell4  11350  12600  70234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70570p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12264
-------------------------------------   ----- 
End-of-path arrival time (ps)           12264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    8764  12264  70570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 70642p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9182
-------------------------------------   ---- 
End-of-path arrival time (ps)           9182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     5682   9182  70642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell44         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 70732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12101
-------------------------------------   ----- 
End-of-path arrival time (ps)           12101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q          macrocell53    1250   1250  64929  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_3  statusicell2  10851  12101  70732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 70785p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                              macrocell63   1250   1250  58518  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell62   7788   9038  70785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell62         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_3
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 70918p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65867  RISE       1
\QuadDec_M2:Net_1203\/main_3     macrocell63   7656   8906  70918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 71051p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  65336  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_1  macrocell55   7522   8772  71051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_1
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 71061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  65989  RISE       1
\QuadDec_M1:Net_1203\/main_1         macrocell49   7513   8763  71061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 71061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  65989  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_2  macrocell54   7513   8763  71061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 71136p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  65419  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_4  macrocell55   7437   8687  71136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 71378p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8445
-------------------------------------   ---- 
End-of-path arrival time (ps)           8445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  66859  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  66859  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  66859  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell60     4815   8445  71378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell60         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_4
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 71387p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66309  RISE       1
\QuadDec_M1:Net_1203\/main_4     macrocell49   7186   8436  71387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 71387p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  66309  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_5  macrocell54   7186   8436  71387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 71416p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  54117  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_0  macrocell69   7158   8408  71416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Net_1275\/main_0
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 71534p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8289
-------------------------------------   ---- 
End-of-path arrival time (ps)           8289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59234  RISE       1
\QuadDec_M1:Net_1275\/main_0                             macrocell45     4789   8289  71534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 71866p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10967
-------------------------------------   ----- 
End-of-path arrival time (ps)           10967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                macrocell52    1250   1250  59826  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_2  statusicell2   9717  10967  71866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Net_1275\/main_0
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 71919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7904
-------------------------------------   ---- 
End-of-path arrival time (ps)           7904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  53120  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  53120  RISE       1
\QuadDec_M2:Net_1275\/main_0                             macrocell59     4404   7904  71919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_2
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 72006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  66958  RISE       1
\QuadDec_M2:Net_1203\/main_2   macrocell63   6567   7817  72006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1260\/main_3
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 72016p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  69097  RISE       1
\QuadDec_M2:Net_1260\/main_3     macrocell66   6557   7807  72016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Net_1275\/main_1
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 72037p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7787
-------------------------------------   ---- 
End-of-path arrival time (ps)           7787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  54152  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  54152  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  54152  RISE       1
\QuadDec_M2:Net_1275\/main_1                             macrocell59     4397   7787  72037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72041p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61219  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61219  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61219  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell43     4392   7782  72041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell43         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 72076p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  59826  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_0  macrocell55   6497   7747  72076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_0
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 72433p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7390
-------------------------------------   ---- 
End-of-path arrival time (ps)           7390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  66867  RISE       1
\QuadDec_M2:Net_1203\/main_0         macrocell63   6140   7390  72433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 72490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  65336  RISE       1
\QuadDec_M1:bQuadDec:error\/main_1   macrocell53   6083   7333  72490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72555p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10779
-------------------------------------   ----- 
End-of-path arrival time (ps)           10779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                             macrocell66    1250   1250  54117  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9529  10779  72555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 72575p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  69097  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_5  macrocell68   5998   7248  72575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 72760p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q       macrocell51   1250   1250  65989  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_3  macrocell51   5813   7063  72760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 72760p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  65989  RISE       1
\QuadDec_M1:bQuadDec:error\/main_2   macrocell53   5813   7063  72760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_2
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 73040p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  65336  RISE       1
\QuadDec_M1:Net_1251\/main_2         macrocell42   5533   6783  73040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73071p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  65989  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_2  macrocell55   5503   6753  73071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 73198p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  65867  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_4  macrocell69   5375   6625  73198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1260\/main_1
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 73378p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  66958  RISE       1
\QuadDec_M2:Net_1260\/main_1   macrocell66   5195   6445  73378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73393p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59234  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5941   9441  73393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73480p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell52   1250   1250  59826  RISE       1
\QuadDec_M1:bQuadDec:error\/main_0  macrocell53   5094   6344  73480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 73498p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  66867  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_1  macrocell69   5075   6325  73498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 73507p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                              macrocell49   1250   1250  60221  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell48   5067   6317  73507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Net_1275\/main_1
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 73520p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61219  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61219  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61219  RISE       1
\QuadDec_M1:Net_1275\/main_1                             macrocell45     2914   6304  73520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_5
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 73553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  65419  RISE       1
\QuadDec_M1:Net_1251\/main_5     macrocell42   5020   6270  73553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1260\/main_2
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 73553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  65419  RISE       1
\QuadDec_M1:Net_1260\/main_2     macrocell52   5020   6270  73553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73556p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell54   1250   1250  65419  RISE       1
\QuadDec_M1:bQuadDec:error\/main_4  macrocell53   5017   6267  73556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_6
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 73585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66309  RISE       1
\QuadDec_M1:Net_1251\/main_6     macrocell42   4988   6238  73585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1260\/main_3
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 73585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66309  RISE       1
\QuadDec_M1:Net_1260\/main_3     macrocell52   4988   6238  73585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 73621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  66958  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_3  macrocell69   4952   6202  73621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_1
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 73817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  68251  RISE       1
\QuadDec_M2:Net_1203\/main_1         macrocell63   4756   6006  73817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 73937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  66958  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_3  macrocell68   4636   5886  73937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 73986p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  68251  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_2  macrocell68   4588   5838  73986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_1
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 74040p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  59826  RISE       1
\QuadDec_M1:Net_1251\/main_1  macrocell42   4533   5783  74040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1260\/main_0
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 74040p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  59826  RISE       1
\QuadDec_M1:Net_1260\/main_0  macrocell52   4533   5783  74040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_3
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 74206p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  65989  RISE       1
\QuadDec_M1:Net_1251\/main_3         macrocell42   4367   5617  74206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74412p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  74412  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_0  macrocell65   4161   5411  74412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1203\/main_3
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 74413p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  65419  RISE       1
\QuadDec_M1:Net_1203\/main_3     macrocell49   4161   5411  74413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 74413p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  65419  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_4  macrocell54   4161   5411  74413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_6
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74446p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  69097  RISE       1
\QuadDec_M2:Net_1251\/main_6     macrocell56   4127   5377  74446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74446p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell69   1250   1250  69097  RISE       1
\QuadDec_M2:bQuadDec:error\/main_5  macrocell67   4127   5377  74446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 74543p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  66309  RISE       1
\QuadDec_M1:bQuadDec:error\/main_5  macrocell53   4031   5281  74543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 74572p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  64929  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_3  macrocell55   4001   5251  74572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 74887p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  68251  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_2  macrocell69   3687   4937  74887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_3
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74911p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  68251  RISE       1
\QuadDec_M2:Net_1251\/main_3         macrocell56   3663   4913  74911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74911p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  68251  RISE       1
\QuadDec_M2:bQuadDec:error\/main_2   macrocell67   3663   4913  74911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 74973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  74412  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   3600   4850  74973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_1
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74993p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  54117  RISE       1
\QuadDec_M2:Net_1251\/main_1  macrocell56   3581   4831  74993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74993p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell66   1250   1250  54117  RISE       1
\QuadDec_M2:bQuadDec:error\/main_0  macrocell67   3581   4831  74993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_5
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75041p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65867  RISE       1
\QuadDec_M2:Net_1251\/main_5     macrocell56   3533   4783  75041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75041p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell68   1250   1250  65867  RISE       1
\QuadDec_M2:bQuadDec:error\/main_4  macrocell67   3533   4783  75041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1203\/main_4
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 75203p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  69097  RISE       1
\QuadDec_M2:Net_1203\/main_4     macrocell63   3371   4621  75203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_2
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  66867  RISE       1
\QuadDec_M2:Net_1251\/main_2         macrocell56   3236   4486  75337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  66867  RISE       1
\QuadDec_M2:bQuadDec:error\/main_1   macrocell67   3236   4486  75337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75459p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  66309  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_5  macrocell55   3114   4364  75459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_0
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75476p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  65336  RISE       1
\QuadDec_M1:Net_1203\/main_0         macrocell49   3097   4347  75476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75476p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  65336  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_1  macrocell54   3097   4347  75476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75491p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  75491  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_0  macrocell50   3083   4333  75491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  75491  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   3068   4318  75505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  54117  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_0  macrocell68   2951   4201  75622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1260\/main_0
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  54117  RISE       1
\QuadDec_M2:Net_1260\/main_0  macrocell66   2951   4201  75622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75623p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q       macrocell50   1250   1250  65336  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_3  macrocell50   2951   4201  75623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_4
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75632p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  66958  RISE       1
\QuadDec_M2:Net_1251\/main_4   macrocell56   2941   4191  75632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75632p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell67   1250   1250  66958  RISE       1
\QuadDec_M2:bQuadDec:error\/main_3  macrocell67   2941   4191  75632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_4
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75653p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  64929  RISE       1
\QuadDec_M1:Net_1251\/main_4   macrocell42   2920   4170  75653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1260\/main_1
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 75653p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  64929  RISE       1
\QuadDec_M1:Net_1260\/main_1   macrocell52   2920   4170  75653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  75654  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   2920   4170  75654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  75654  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_0  macrocell51   2920   4170  75654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  64929  RISE       1
\QuadDec_M1:bQuadDec:error\/main_3  macrocell53   2919   4169  75655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75762p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  75762  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_1  macrocell65   2812   4062  75762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75771p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  75762  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2802   4052  75771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75789p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q       macrocell65   1250   1250  68251  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_3  macrocell65   2785   4035  75789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Net_1251\/main_0
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q       macrocell42   1250   1250  66786  RISE       1
\QuadDec_M1:Net_1251\/main_0  macrocell42   2621   3871  75952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  75957  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_0  macrocell64   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75965p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  75957  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   2609   3859  75965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  65867  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_4  macrocell68   2606   3856  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1260\/main_2
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65867  RISE       1
\QuadDec_M2:Net_1260\/main_2     macrocell66   2606   3856  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q       macrocell64   1250   1250  66867  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_3  macrocell64   2318   3568  76256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  66867  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_1  macrocell68   2318   3568  76256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  76256  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2318   3568  76256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  76256  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_1  macrocell51   2318   3568  76256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  69097  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_5  macrocell69   2317   3567  76256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76259p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  76259  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2314   3564  76259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76259p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  76259  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_1  macrocell64   2314   3564  76259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Net_1251\/main_0
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 76259p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q       macrocell56   1250   1250  61359  RISE       1
\QuadDec_M2:Net_1251\/main_0  macrocell56   2314   3564  76259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  76260  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_2  macrocell51   2313   3563  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  76276  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_2  macrocell50   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  76276  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_2  macrocell64   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  76281  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2292   3542  76281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  76281  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_1  macrocell50   2292   3542  76281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  76288  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_2  macrocell65   2285   3535  76288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 76648p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q          macrocell67    1250   1250  66958  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_3  statusicell4   4935   6185  76648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                             macrocell52    1250   1250  59826  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   4439   5689  77645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 962792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33698
-------------------------------------   ----- 
End-of-path arrival time (ps)           33698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell114  10635  33698  962792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 962792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33698
-------------------------------------   ----- 
End-of-path arrival time (ps)           33698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell117  10635  33698  962792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 962792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33698
-------------------------------------   ----- 
End-of-path arrival time (ps)           33698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell122  10635  33698  962792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 962792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33698
-------------------------------------   ----- 
End-of-path arrival time (ps)           33698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell149  10635  33698  962792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 963343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33147
-------------------------------------   ----- 
End-of-path arrival time (ps)           33147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell116  10083  33147  963343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 963343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33147
-------------------------------------   ----- 
End-of-path arrival time (ps)           33147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell124  10083  33147  963343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 963343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33147
-------------------------------------   ----- 
End-of-path arrival time (ps)           33147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell128  10083  33147  963343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 963343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33147
-------------------------------------   ----- 
End-of-path arrival time (ps)           33147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell156  10083  33147  963343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 963666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32824
-------------------------------------   ----- 
End-of-path arrival time (ps)           32824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell115   9760  32824  963666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 963666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32824
-------------------------------------   ----- 
End-of-path arrival time (ps)           32824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell121   9760  32824  963666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 963666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32824
-------------------------------------   ----- 
End-of-path arrival time (ps)           32824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell125   9760  32824  963666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 963666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32824
-------------------------------------   ----- 
End-of-path arrival time (ps)           32824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell138   9760  32824  963666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 963675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32815
-------------------------------------   ----- 
End-of-path arrival time (ps)           32815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell95   9752  32815  963675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 963675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32815
-------------------------------------   ----- 
End-of-path arrival time (ps)           32815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell100   9752  32815  963675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 963675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32815
-------------------------------------   ----- 
End-of-path arrival time (ps)           32815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell145   9752  32815  963675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 963675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32815
-------------------------------------   ----- 
End-of-path arrival time (ps)           32815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell146   9752  32815  963675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 963987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32503
-------------------------------------   ----- 
End-of-path arrival time (ps)           32503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell98   9439  32503  963987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 963987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32503
-------------------------------------   ----- 
End-of-path arrival time (ps)           32503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell135   9439  32503  963987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 963987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32503
-------------------------------------   ----- 
End-of-path arrival time (ps)           32503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell144   9439  32503  963987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 963987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32503
-------------------------------------   ----- 
End-of-path arrival time (ps)           32503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell150   9439  32503  963987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 964187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32303
-------------------------------------   ----- 
End-of-path arrival time (ps)           32303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell104   9239  32303  964187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 964187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32303
-------------------------------------   ----- 
End-of-path arrival time (ps)           32303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell127   9239  32303  964187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 964187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32303
-------------------------------------   ----- 
End-of-path arrival time (ps)           32303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell130   9239  32303  964187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 964187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32303
-------------------------------------   ----- 
End-of-path arrival time (ps)           32303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell142   9239  32303  964187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 964728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31762
-------------------------------------   ----- 
End-of-path arrival time (ps)           31762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell97   8698  31762  964728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 964728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31762
-------------------------------------   ----- 
End-of-path arrival time (ps)           31762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell105   8698  31762  964728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 964728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31762
-------------------------------------   ----- 
End-of-path arrival time (ps)           31762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell119   8698  31762  964728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 964728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31762
-------------------------------------   ----- 
End-of-path arrival time (ps)           31762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell136   8698  31762  964728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 964738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31752
-------------------------------------   ----- 
End-of-path arrival time (ps)           31752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell110   8689  31752  964738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 964738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31752
-------------------------------------   ----- 
End-of-path arrival time (ps)           31752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell113   8689  31752  964738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 964738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31752
-------------------------------------   ----- 
End-of-path arrival time (ps)           31752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell152   8689  31752  964738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 964738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31752
-------------------------------------   ----- 
End-of-path arrival time (ps)           31752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell155   8689  31752  964738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 964915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31575
-------------------------------------   ----- 
End-of-path arrival time (ps)           31575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell101   8512  31575  964915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 964915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31575
-------------------------------------   ----- 
End-of-path arrival time (ps)           31575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell107   8512  31575  964915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 964915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31575
-------------------------------------   ----- 
End-of-path arrival time (ps)           31575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell126   8512  31575  964915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 964915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31575
-------------------------------------   ----- 
End-of-path arrival time (ps)           31575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell143   8512  31575  964915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 966434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30056
-------------------------------------   ----- 
End-of-path arrival time (ps)           30056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell133   6992  30056  966434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 966434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30056
-------------------------------------   ----- 
End-of-path arrival time (ps)           30056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell140   6992  30056  966434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 966434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30056
-------------------------------------   ----- 
End-of-path arrival time (ps)           30056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell141   6992  30056  966434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 966434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30056
-------------------------------------   ----- 
End-of-path arrival time (ps)           30056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell151   6992  30056  966434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 967308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29182
-------------------------------------   ----- 
End-of-path arrival time (ps)           29182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell118   6118  29182  967308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 967308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29182
-------------------------------------   ----- 
End-of-path arrival time (ps)           29182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell123   6118  29182  967308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 967308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29182
-------------------------------------   ----- 
End-of-path arrival time (ps)           29182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell134   6118  29182  967308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 967312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29178
-------------------------------------   ----- 
End-of-path arrival time (ps)           29178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell94   6115  29178  967312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 967312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29178
-------------------------------------   ----- 
End-of-path arrival time (ps)           29178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell109   6115  29178  967312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 967312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29178
-------------------------------------   ----- 
End-of-path arrival time (ps)           29178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell129   6115  29178  967312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 967312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29178
-------------------------------------   ----- 
End-of-path arrival time (ps)           29178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell154   6115  29178  967312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 967334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29156
-------------------------------------   ----- 
End-of-path arrival time (ps)           29156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell147   6093  29156  967334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 967334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29156
-------------------------------------   ----- 
End-of-path arrival time (ps)           29156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell148   6093  29156  967334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 967337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29153
-------------------------------------   ----- 
End-of-path arrival time (ps)           29153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell96   6089  29153  967337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 967337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29153
-------------------------------------   ----- 
End-of-path arrival time (ps)           29153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell102   6089  29153  967337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 967337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29153
-------------------------------------   ----- 
End-of-path arrival time (ps)           29153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell108   6089  29153  967337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 967337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29153
-------------------------------------   ----- 
End-of-path arrival time (ps)           29153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell112   6089  29153  967337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 967379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29111
-------------------------------------   ----- 
End-of-path arrival time (ps)           29111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell106   6048  29111  967379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 967379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29111
-------------------------------------   ----- 
End-of-path arrival time (ps)           29111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell111   6048  29111  967379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 967379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29111
-------------------------------------   ----- 
End-of-path arrival time (ps)           29111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell120   6048  29111  967379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 967379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29111
-------------------------------------   ----- 
End-of-path arrival time (ps)           29111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell132   6048  29111  967379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 968746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27744
-------------------------------------   ----- 
End-of-path arrival time (ps)           27744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell103   4681  27744  968746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 968746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27744
-------------------------------------   ----- 
End-of-path arrival time (ps)           27744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell131   4681  27744  968746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 968746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27744
-------------------------------------   ----- 
End-of-path arrival time (ps)           27744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell139   4681  27744  968746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 968746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27744
-------------------------------------   ----- 
End-of-path arrival time (ps)           27744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell157   4681  27744  968746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 969643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26847
-------------------------------------   ----- 
End-of-path arrival time (ps)           26847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47  10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27   5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27   3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell99   3784  26847  969643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 969643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26847
-------------------------------------   ----- 
End-of-path arrival time (ps)           26847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell137   3784  26847  969643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 969643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26847
-------------------------------------   ----- 
End-of-path arrival time (ps)           26847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q              macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell47   10005  11255  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  14605  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8        macrocell27    5108  19714  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q             macrocell27    3350  23064  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell153   3784  26847  969643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 974765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21725
-------------------------------------   ----- 
End-of-path arrival time (ps)           21725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell95  20475  21725  974765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 974765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21725
-------------------------------------   ----- 
End-of-path arrival time (ps)           21725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell100  20475  21725  974765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 974765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21725
-------------------------------------   ----- 
End-of-path arrival time (ps)           21725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell145  20475  21725  974765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 974765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21725
-------------------------------------   ----- 
End-of-path arrival time (ps)           21725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell146  20475  21725  974765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 975316p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21174
-------------------------------------   ----- 
End-of-path arrival time (ps)           21174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell115  19924  21174  975316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 975316p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21174
-------------------------------------   ----- 
End-of-path arrival time (ps)           21174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell121  19924  21174  975316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 975316p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21174
-------------------------------------   ----- 
End-of-path arrival time (ps)           21174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell125  19924  21174  975316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 975316p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21174
-------------------------------------   ----- 
End-of-path arrival time (ps)           21174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell138  19924  21174  975316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 976126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20364
-------------------------------------   ----- 
End-of-path arrival time (ps)           20364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell97  19114  20364  976126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 976126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20364
-------------------------------------   ----- 
End-of-path arrival time (ps)           20364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell105  19114  20364  976126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 976126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20364
-------------------------------------   ----- 
End-of-path arrival time (ps)           20364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell119  19114  20364  976126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 976126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20364
-------------------------------------   ----- 
End-of-path arrival time (ps)           20364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell136  19114  20364  976126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 976560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19930
-------------------------------------   ----- 
End-of-path arrival time (ps)           19930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell115  18680  19930  976560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 976560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19930
-------------------------------------   ----- 
End-of-path arrival time (ps)           19930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell121  18680  19930  976560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 976560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19930
-------------------------------------   ----- 
End-of-path arrival time (ps)           19930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell125  18680  19930  976560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 976560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19930
-------------------------------------   ----- 
End-of-path arrival time (ps)           19930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell138  18680  19930  976560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 976567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell95  18673  19923  976567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 976567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell100  18673  19923  976567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 976567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell145  18673  19923  976567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 976567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell146  18673  19923  976567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 976683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19807
-------------------------------------   ----- 
End-of-path arrival time (ps)           19807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell110  18557  19807  976683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 976683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19807
-------------------------------------   ----- 
End-of-path arrival time (ps)           19807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell113  18557  19807  976683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 976683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19807
-------------------------------------   ----- 
End-of-path arrival time (ps)           19807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell152  18557  19807  976683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 976683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19807
-------------------------------------   ----- 
End-of-path arrival time (ps)           19807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell155  18557  19807  976683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 977025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19465
-------------------------------------   ----- 
End-of-path arrival time (ps)           19465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell95  18215  19465  977025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 977025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19465
-------------------------------------   ----- 
End-of-path arrival time (ps)           19465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell100  18215  19465  977025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 977025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19465
-------------------------------------   ----- 
End-of-path arrival time (ps)           19465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell145  18215  19465  977025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 977025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19465
-------------------------------------   ----- 
End-of-path arrival time (ps)           19465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell146  18215  19465  977025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 977582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18908
-------------------------------------   ----- 
End-of-path arrival time (ps)           18908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell115  17658  18908  977582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 977582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18908
-------------------------------------   ----- 
End-of-path arrival time (ps)           18908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell121  17658  18908  977582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 977582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18908
-------------------------------------   ----- 
End-of-path arrival time (ps)           18908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell125  17658  18908  977582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 977582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18908
-------------------------------------   ----- 
End-of-path arrival time (ps)           18908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell138  17658  18908  977582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 977597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18893
-------------------------------------   ----- 
End-of-path arrival time (ps)           18893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell110  17643  18893  977597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 977597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18893
-------------------------------------   ----- 
End-of-path arrival time (ps)           18893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell113  17643  18893  977597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 977597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18893
-------------------------------------   ----- 
End-of-path arrival time (ps)           18893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell152  17643  18893  977597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 977597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18893
-------------------------------------   ----- 
End-of-path arrival time (ps)           18893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell155  17643  18893  977597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 977609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18881
-------------------------------------   ----- 
End-of-path arrival time (ps)           18881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell97  17631  18881  977609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 977609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18881
-------------------------------------   ----- 
End-of-path arrival time (ps)           18881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell105  17631  18881  977609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 977609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18881
-------------------------------------   ----- 
End-of-path arrival time (ps)           18881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell119  17631  18881  977609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 977609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18881
-------------------------------------   ----- 
End-of-path arrival time (ps)           18881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell136  17631  18881  977609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 977755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18015
-------------------------------------   ----- 
End-of-path arrival time (ps)           18015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4875   9585  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14715  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14715  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  18015  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  18015  977755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 978384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18106
-------------------------------------   ----- 
End-of-path arrival time (ps)           18106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell110  16856  18106  978384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 978384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18106
-------------------------------------   ----- 
End-of-path arrival time (ps)           18106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell113  16856  18106  978384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 978384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18106
-------------------------------------   ----- 
End-of-path arrival time (ps)           18106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell152  16856  18106  978384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 978384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18106
-------------------------------------   ----- 
End-of-path arrival time (ps)           18106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell155  16856  18106  978384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 978953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17537
-------------------------------------   ----- 
End-of-path arrival time (ps)           17537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell97  16287  17537  978953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 978953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17537
-------------------------------------   ----- 
End-of-path arrival time (ps)           17537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell105  16287  17537  978953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 978953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17537
-------------------------------------   ----- 
End-of-path arrival time (ps)           17537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell119  16287  17537  978953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 978953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17537
-------------------------------------   ----- 
End-of-path arrival time (ps)           17537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell136  16287  17537  978953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 979001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17489
-------------------------------------   ----- 
End-of-path arrival time (ps)           17489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell101  16239  17489  979001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 979001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17489
-------------------------------------   ----- 
End-of-path arrival time (ps)           17489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell107  16239  17489  979001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 979001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17489
-------------------------------------   ----- 
End-of-path arrival time (ps)           17489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell126  16239  17489  979001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 979001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17489
-------------------------------------   ----- 
End-of-path arrival time (ps)           17489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell143  16239  17489  979001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 979915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16575
-------------------------------------   ----- 
End-of-path arrival time (ps)           16575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell133  15325  16575  979915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 979915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16575
-------------------------------------   ----- 
End-of-path arrival time (ps)           16575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell140  15325  16575  979915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 979915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16575
-------------------------------------   ----- 
End-of-path arrival time (ps)           16575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell141  15325  16575  979915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 979915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16575
-------------------------------------   ----- 
End-of-path arrival time (ps)           16575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell151  15325  16575  979915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 979933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16557
-------------------------------------   ----- 
End-of-path arrival time (ps)           16557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell133  15307  16557  979933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 979933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16557
-------------------------------------   ----- 
End-of-path arrival time (ps)           16557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell140  15307  16557  979933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 979933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16557
-------------------------------------   ----- 
End-of-path arrival time (ps)           16557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell141  15307  16557  979933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 979933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16557
-------------------------------------   ----- 
End-of-path arrival time (ps)           16557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell151  15307  16557  979933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 980810p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15680
-------------------------------------   ----- 
End-of-path arrival time (ps)           15680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell118  14430  15680  980810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 980810p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15680
-------------------------------------   ----- 
End-of-path arrival time (ps)           15680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell123  14430  15680  980810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 980810p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15680
-------------------------------------   ----- 
End-of-path arrival time (ps)           15680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell134  14430  15680  980810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 980814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15676
-------------------------------------   ----- 
End-of-path arrival time (ps)           15676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell94  14426  15676  980814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 980814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15676
-------------------------------------   ----- 
End-of-path arrival time (ps)           15676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell109  14426  15676  980814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 980814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15676
-------------------------------------   ----- 
End-of-path arrival time (ps)           15676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell129  14426  15676  980814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 980814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15676
-------------------------------------   ----- 
End-of-path arrival time (ps)           15676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell154  14426  15676  980814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 980814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15676
-------------------------------------   ----- 
End-of-path arrival time (ps)           15676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell94  14426  15676  980814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 980814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15676
-------------------------------------   ----- 
End-of-path arrival time (ps)           15676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell109  14426  15676  980814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 980814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15676
-------------------------------------   ----- 
End-of-path arrival time (ps)           15676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell129  14426  15676  980814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 980814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15676
-------------------------------------   ----- 
End-of-path arrival time (ps)           15676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell154  14426  15676  980814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 980824p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15666
-------------------------------------   ----- 
End-of-path arrival time (ps)           15666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell147  14416  15666  980824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 980824p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15666
-------------------------------------   ----- 
End-of-path arrival time (ps)           15666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell148  14416  15666  980824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 980826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15664
-------------------------------------   ----- 
End-of-path arrival time (ps)           15664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell96  14414  15664  980826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 980826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15664
-------------------------------------   ----- 
End-of-path arrival time (ps)           15664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell102  14414  15664  980826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 980826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15664
-------------------------------------   ----- 
End-of-path arrival time (ps)           15664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell108  14414  15664  980826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 980826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15664
-------------------------------------   ----- 
End-of-path arrival time (ps)           15664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell112  14414  15664  980826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 980840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15650
-------------------------------------   ----- 
End-of-path arrival time (ps)           15650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell96  14400  15650  980840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 980840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15650
-------------------------------------   ----- 
End-of-path arrival time (ps)           15650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell102  14400  15650  980840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 980840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15650
-------------------------------------   ----- 
End-of-path arrival time (ps)           15650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell108  14400  15650  980840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 980840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15650
-------------------------------------   ----- 
End-of-path arrival time (ps)           15650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell112  14400  15650  980840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 980843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell147  14397  15647  980843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 980843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell148  14397  15647  980843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 980992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15498
-------------------------------------   ----- 
End-of-path arrival time (ps)           15498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell98  14248  15498  980992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 980992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15498
-------------------------------------   ----- 
End-of-path arrival time (ps)           15498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell135  14248  15498  980992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 980992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15498
-------------------------------------   ----- 
End-of-path arrival time (ps)           15498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell144  14248  15498  980992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 980992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15498
-------------------------------------   ----- 
End-of-path arrival time (ps)           15498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell150  14248  15498  980992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 981023p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15467
-------------------------------------   ----- 
End-of-path arrival time (ps)           15467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell103  14217  15467  981023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 981023p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15467
-------------------------------------   ----- 
End-of-path arrival time (ps)           15467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell131  14217  15467  981023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 981023p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15467
-------------------------------------   ----- 
End-of-path arrival time (ps)           15467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell139  14217  15467  981023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 981023p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15467
-------------------------------------   ----- 
End-of-path arrival time (ps)           15467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell157  14217  15467  981023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 981055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14715
-------------------------------------   ----- 
End-of-path arrival time (ps)           14715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4875   9585  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14715  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14715  981055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 981202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15288
-------------------------------------   ----- 
End-of-path arrival time (ps)           15288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell103  14038  15288  981202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 981202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15288
-------------------------------------   ----- 
End-of-path arrival time (ps)           15288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell131  14038  15288  981202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 981202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15288
-------------------------------------   ----- 
End-of-path arrival time (ps)           15288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell139  14038  15288  981202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 981202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15288
-------------------------------------   ----- 
End-of-path arrival time (ps)           15288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell157  14038  15288  981202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_TS:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17585
-------------------------------------   ----- 
End-of-path arrival time (ps)           17585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  977755  RISE       1
\Timer_TS:TimerUDB:status_tc\/main_1         macrocell18     7262  11972  981915  RISE       1
\Timer_TS:TimerUDB:status_tc\/q              macrocell18     3350  15322  981915  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2263  17585  981915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 981963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14527
-------------------------------------   ----- 
End-of-path arrival time (ps)           14527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell106  13277  14527  981963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 981963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14527
-------------------------------------   ----- 
End-of-path arrival time (ps)           14527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell111  13277  14527  981963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 981963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14527
-------------------------------------   ----- 
End-of-path arrival time (ps)           14527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell120  13277  14527  981963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 981963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14527
-------------------------------------   ----- 
End-of-path arrival time (ps)           14527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell132  13277  14527  981963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 982260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell118  12980  14230  982260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell123  12980  14230  982260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell134  12980  14230  982260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 982268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell116  12972  14222  982268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 982268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell124  12972  14222  982268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 982268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell128  12972  14222  982268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 982268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell156  12972  14222  982268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 982345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14145
-------------------------------------   ----- 
End-of-path arrival time (ps)           14145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell99  12895  14145  982345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14145
-------------------------------------   ----- 
End-of-path arrival time (ps)           14145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell137  12895  14145  982345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 982345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14145
-------------------------------------   ----- 
End-of-path arrival time (ps)           14145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell153  12895  14145  982345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 982508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13982
-------------------------------------   ----- 
End-of-path arrival time (ps)           13982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell99  12732  13982  982508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13982
-------------------------------------   ----- 
End-of-path arrival time (ps)           13982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell137  12732  13982  982508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 982508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13982
-------------------------------------   ----- 
End-of-path arrival time (ps)           13982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell153  12732  13982  982508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 982626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell106  12614  13864  982626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell111  12614  13864  982626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 982626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell120  12614  13864  982626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 982626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell132  12614  13864  982626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 982694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell115  12546  13796  982694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell121  12546  13796  982694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell125  12546  13796  982694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 982694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell138  12546  13796  982694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 982707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell95  12533  13783  982707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell100  12533  13783  982707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 982707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell145  12533  13783  982707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell146  12533  13783  982707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 982825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell114  12415  13665  982825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 982825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell117  12415  13665  982825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell122  12415  13665  982825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell149  12415  13665  982825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 983757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell97  11483  12733  983757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 983757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell105  11483  12733  983757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell119  11483  12733  983757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 983757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell136  11483  12733  983757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12718
-------------------------------------   ----- 
End-of-path arrival time (ps)           12718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell110  11468  12718  983772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12718
-------------------------------------   ----- 
End-of-path arrival time (ps)           12718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell113  11468  12718  983772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 983772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12718
-------------------------------------   ----- 
End-of-path arrival time (ps)           12718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell152  11468  12718  983772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 983772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12718
-------------------------------------   ----- 
End-of-path arrival time (ps)           12718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell155  11468  12718  983772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 983821p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   5409  10119  983821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 983976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12514
-------------------------------------   ----- 
End-of-path arrival time (ps)           12514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell98  11264  12514  983976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 983976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12514
-------------------------------------   ----- 
End-of-path arrival time (ps)           12514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell135  11264  12514  983976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 983976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12514
-------------------------------------   ----- 
End-of-path arrival time (ps)           12514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell144  11264  12514  983976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 983976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12514
-------------------------------------   ----- 
End-of-path arrival time (ps)           12514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell150  11264  12514  983976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 984355p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4875   9585  984355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell104  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell127  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell130  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell142  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984695p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell104  10545  11795  984695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 984695p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell127  10545  11795  984695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984695p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell130  10545  11795  984695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984695p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell142  10545  11795  984695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell98  10507  11757  984733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 984733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell135  10507  11757  984733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell144  10507  11757  984733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell150  10507  11757  984733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 984970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  979279  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   7760   8970  984970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11181
-------------------------------------   ----- 
End-of-path arrival time (ps)           11181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell115   9931  11181  985309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11181
-------------------------------------   ----- 
End-of-path arrival time (ps)           11181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell121   9931  11181  985309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11181
-------------------------------------   ----- 
End-of-path arrival time (ps)           11181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell125   9931  11181  985309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11181
-------------------------------------   ----- 
End-of-path arrival time (ps)           11181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell138   9931  11181  985309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell101   9928  11178  985312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell107   9928  11178  985312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell126   9928  11178  985312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell143   9928  11178  985312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell95   9921  11171  985319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell100   9921  11171  985319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell145   9921  11171  985319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 985319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell146   9921  11171  985319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell104   9693  10943  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell127   9693  10943  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell130   9693  10943  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 985547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell142   9693  10943  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell101   9582  10832  985658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell107   9582  10832  985658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell126   9582  10832  985658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell143   9582  10832  985658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10819
-------------------------------------   ----- 
End-of-path arrival time (ps)           10819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell98   9569  10819  985671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10819
-------------------------------------   ----- 
End-of-path arrival time (ps)           10819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell135   9569  10819  985671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10819
-------------------------------------   ----- 
End-of-path arrival time (ps)           10819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell144   9569  10819  985671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10819
-------------------------------------   ----- 
End-of-path arrival time (ps)           10819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell150   9569  10819  985671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 985860p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  979279  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   6870   8080  985860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 985879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  979279  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   6851   8061  985879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985908p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell116   9332  10582  985908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985908p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell124   9332  10582  985908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985908p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell128   9332  10582  985908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985908p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell156   9332  10582  985908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10562
-------------------------------------   ----- 
End-of-path arrival time (ps)           10562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell114   9312  10562  985928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 985928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10562
-------------------------------------   ----- 
End-of-path arrival time (ps)           10562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell117   9312  10562  985928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10562
-------------------------------------   ----- 
End-of-path arrival time (ps)           10562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell122   9312  10562  985928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10562
-------------------------------------   ----- 
End-of-path arrival time (ps)           10562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell149   9312  10562  985928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 986026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -4060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_1      controlcell5   1210   1210  986026  RISE       1
\ADC1:bSAR_SEQ:cnt_enable\/main_1      macrocell28    3049   4259  986026  RISE       1
\ADC1:bSAR_SEQ:cnt_enable\/q           macrocell28    3350   7609  986026  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/enable  count7cell     2306   9914  986026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10216
-------------------------------------   ----- 
End-of-path arrival time (ps)           10216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell115   8966  10216  986274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 986274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10216
-------------------------------------   ----- 
End-of-path arrival time (ps)           10216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell121   8966  10216  986274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10216
-------------------------------------   ----- 
End-of-path arrival time (ps)           10216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell125   8966  10216  986274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10216
-------------------------------------   ----- 
End-of-path arrival time (ps)           10216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell138   8966  10216  986274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell95   8955  10205  986285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 986285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell100   8955  10205  986285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell145   8955  10205  986285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell146   8955  10205  986285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 986304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  967177  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell91   8246  10186  986304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell97   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell105   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell119   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell136   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 986380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell110   8860  10110  986380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell113   8860  10110  986380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 986380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell152   8860  10110  986380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell155   8860  10110  986380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 986508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9982
-------------------------------------   ---- 
End-of-path arrival time (ps)           9982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  967373  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell88   8042   9982  986508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 986592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell101   8648   9898  986592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 986592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell107   8648   9898  986592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell126   8648   9898  986592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986592p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell143   8648   9898  986592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  977755  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2627   7337  986603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 986748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9742
-------------------------------------   ---- 
End-of-path arrival time (ps)           9742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell116   8492   9742  986748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 986748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9742
-------------------------------------   ---- 
End-of-path arrival time (ps)           9742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell124   8492   9742  986748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9742
-------------------------------------   ---- 
End-of-path arrival time (ps)           9742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell128   8492   9742  986748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9742
-------------------------------------   ---- 
End-of-path arrival time (ps)           9742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell156   8492   9742  986748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell114   8479   9729  986761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell117   8479   9729  986761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 986761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell122   8479   9729  986761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell149   8479   9729  986761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell104   8236   9486  987004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell127   8236   9486  987004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell130   8236   9486  987004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell142   8236   9486  987004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell118   8186   9436  987054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell123   8186   9436  987054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell134   8186   9436  987054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987147p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell133   8093   9343  987147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987147p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell140   8093   9343  987147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987147p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell141   8093   9343  987147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 987147p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell151   8093   9343  987147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 987305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell110   7935   9185  987305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 987305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell113   7935   9185  987305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 987305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell152   7935   9185  987305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 987305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell155   7935   9185  987305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell97   7915   9165  987325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell105   7915   9165  987325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 987325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell119   7915   9165  987325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell136   7915   9165  987325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell94   7639   8889  987601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell109   7639   8889  987601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell129   7639   8889  987601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell154   7639   8889  987601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell114   7576   8826  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell117   7576   8826  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell122   7576   8826  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell149   7576   8826  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell116   7567   8817  987673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell124   7567   8817  987673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 987673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell128   7567   8817  987673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell156   7567   8817  987673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell114   7461   8711  987779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell117   7461   8711  987779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell122   7461   8711  987779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell149   7461   8711  987779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell116   7402   8652  987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell124   7402   8652  987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 987838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell128   7402   8652  987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell156   7402   8652  987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell104   7393   8643  987847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell127   7393   8643  987847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell130   7393   8643  987847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell142   7393   8643  987847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8495
-------------------------------------   ---- 
End-of-path arrival time (ps)           8495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell99   7245   8495  987995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8495
-------------------------------------   ---- 
End-of-path arrival time (ps)           8495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell137   7245   8495  987995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8495
-------------------------------------   ---- 
End-of-path arrival time (ps)           8495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell153   7245   8495  987995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell147   7192   8442  988048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell148   7192   8442  988048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell101   7192   8442  988048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 988048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell107   7192   8442  988048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 988048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell126   7192   8442  988048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell143   7192   8442  988048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell96   7174   8424  988066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell102   7174   8424  988066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell108   7174   8424  988066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 988066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell112   7174   8424  988066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell103   7169   8419  988071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell131   7169   8419  988071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 988071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell139   7169   8419  988071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell157   7169   8419  988071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell106   6697   7947  988543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell111   6697   7947  988543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell120   6697   7947  988543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell132   6697   7947  988543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell103   6324   7574  988916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell131   6324   7574  988916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 988916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell139   6324   7574  988916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell157   6324   7574  988916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell98   6259   7509  988981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell135   6259   7509  988981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell144   6259   7509  988981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  962792  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell150   6259   7509  988981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 989123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  967232  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell89   5427   7367  989123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell106   6004   7254  989236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell111   6004   7254  989236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell120   6004   7254  989236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell132   6004   7254  989236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 989319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell103   5921   7171  989319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell131   5921   7171  989319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 989319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell139   5921   7171  989319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell157   5921   7171  989319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell133   5764   7014  989476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell140   5764   7014  989476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 989476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell141   5764   7014  989476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell151   5764   7014  989476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 989784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell99   5456   6706  989784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell137   5456   6706  989784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell153   5456   6706  989784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 989845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell99   5395   6645  989845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell137   5395   6645  989845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell153   5395   6645  989845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell106   5391   6641  989849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell111   5391   6641  989849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell120   5391   6641  989849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell132   5391   6641  989849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 990275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell101   4965   6215  990275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell107   4965   6215  990275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell126   4965   6215  990275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 990275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell143   4965   6215  990275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4288
-------------------------------------   ---- 
End-of-path arrival time (ps)           4288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_1    controlcell5   1210   1210  986026  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/load  count7cell     3078   4288  990352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell94   4858   6108  990382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell109   4858   6108  990382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell129   4858   6108  990382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 990382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell154   4858   6108  990382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell96   4848   6098  990392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 990392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell102   4848   6098  990392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 990392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell108   4848   6098  990392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell112   4848   6098  990392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 990393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell147   4847   6097  990393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 990393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell148   4847   6097  990393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 990447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell147   4793   6043  990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 990447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell148   4793   6043  990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell106   4639   5889  990601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 990601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell111   4639   5889  990601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell120   4639   5889  990601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell132   4639   5889  990601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 990602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell99   4638   5888  990602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 990602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell137   4638   5888  990602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell153   4638   5888  990602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 990720p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  966840  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell93   3830   5770  990720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell133   4437   5687  990803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell140   4437   5687  990803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell141   4437   5687  990803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell151   4437   5687  990803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990948p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell133   4292   5542  990948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990948p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell140   4292   5542  990948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990948p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell141   4292   5542  990948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990948p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell151   4292   5542  990948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell118   4230   5480  991010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell123   4230   5480  991010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 991010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell134   4230   5480  991010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell98   4033   5283  991207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell135   4033   5283  991207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell144   4033   5283  991207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  963674  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell150   4033   5283  991207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  968145  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell92   3252   5192  991298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 991327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  968174  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell90   3223   5163  991327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell118   3883   5133  991357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell123   3883   5133  991357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 991357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  964542  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell134   3883   5133  991357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell116   3673   4923  991567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 991567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell124   3673   4923  991567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 991567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell128   3673   4923  991567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell156   3673   4923  991567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 991586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell114   3654   4904  991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 991586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell117   3654   4904  991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell122   3654   4904  991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell149   3654   4904  991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell147   3597   4847  991643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 991643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell148   3597   4847  991643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 991653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell94   3587   4837  991653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell109   3587   4837  991653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell129   3587   4837  991653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell154   3587   4837  991653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 991683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell94   3557   4807  991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell109   3557   4807  991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell129   3557   4807  991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell154   3557   4807  991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell96   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell102   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell108   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  965385  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell112   3554   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell103   3511   4761  991729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 991729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell131   3511   4761  991729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell139   3511   4761  991729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell157   3511   4761  991729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell118   3453   4703  991787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell123   3453   4703  991787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 991787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell134   3453   4703  991787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991823p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell96   3417   4667  991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991823p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell102   3417   4667  991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991823p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell108   3417   4667  991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 991823p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963480  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell112   3417   4667  991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell104   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell127   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell130   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  970210  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell142   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:EOCSts\/clock
Path slack     : 992835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  992835  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3855   5065  992835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clock                               statuscell1         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4670/main_1
Capture Clock  : Net_4670/clock_0
Path slack     : 992928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:nrq_reg\/q  macrocell160   1250   1250  992928  RISE       1
Net_4670/main_1            macrocell158   2312   3562  992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC1:bSAR_SEQ:EOCSts\/clock
Path slack     : 992947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
Net_4670/q                       macrocell158   1250   1250  992947  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/status_0  statuscell1    5303   6553  992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clock                               statuscell1         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 993762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0      controlcell5   1210   1210  992835  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2928   4138  993762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4670/clk_en
Capture Clock  : Net_4670/clock_0
Path slack     : 993762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  992835  RISE       1
Net_4670/clk_en                    macrocell158   2928   4138  993762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 993762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  992835  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clk_en     macrocell160   2928   4138  993762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2140982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell23   8828  10078  2140982  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell23   3350  13428  2140982  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    6897  20325  2140982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17531
-------------------------------------   ----- 
End-of-path arrival time (ps)           17531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell9    190    190  2142945  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell20     7070   7260  2142945  RISE       1
\UART:BUART:counter_load_not\/q                macrocell20     3350  10610  2142945  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   6921  17531  2142945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2148916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell79  12991  14241  2148916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2148916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell80  12991  14241  2148916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2148916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell82  12991  14241  2148916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2148957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17210
-------------------------------------   ----- 
End-of-path arrival time (ps)           17210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2142945  RISE       1
\UART:BUART:tx_status_0\/main_2              macrocell21     9299   9489  2148957  RISE       1
\UART:BUART:tx_status_0\/q                   macrocell21     3350  12839  2148957  RISE       1
\UART:BUART:sTX:TxSts\/status_0              statusicell6    4371  17210  2148957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10232
-------------------------------------   ----- 
End-of-path arrival time (ps)           10232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell76      1250   1250  2140982  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   8982  10232  2150425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell77      1250   1250  2141525  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   7429   8679  2151978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2152297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2152297  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell81   8920  10860  2152297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell72     1250   1250  2143510  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   6945   8195  2152461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2152539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13628
-------------------------------------   ----- 
End-of-path arrival time (ps)           13628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2152539  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell25      2311   5891  2152539  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell25      3350   9241  2152539  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell7     4387  13628  2152539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell81      1250   1250  2152622  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   6785   8035  2152622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7991
-------------------------------------   ---- 
End-of-path arrival time (ps)           7991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2142945  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   7801   7991  2152666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell73     1250   1250  2144557  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   6630   7880  2152776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2152923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10233
-------------------------------------   ----- 
End-of-path arrival time (ps)           10233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2152622  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell77   8983  10233  2152923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2152923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10233
-------------------------------------   ----- 
End-of-path arrival time (ps)           10233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell81   1250   1250  2152622  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell78   8983  10233  2152923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2152923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10233
-------------------------------------   ----- 
End-of-path arrival time (ps)           10233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2152622  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell86   8983  10233  2152923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2153351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9806
-------------------------------------   ---- 
End-of-path arrival time (ps)           9806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2153351  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell72     9616   9806  2153351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2153351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9806
-------------------------------------   ---- 
End-of-path arrival time (ps)           9806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2153351  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell74     9616   9806  2153351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2153668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9489
-------------------------------------   ---- 
End-of-path arrival time (ps)           9489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2142945  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell72     9299   9489  2153668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2153668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9489
-------------------------------------   ---- 
End-of-path arrival time (ps)           9489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2142945  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell74     9299   9489  2153668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2153668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9489
-------------------------------------   ---- 
End-of-path arrival time (ps)           9489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2142945  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell75     9299   9489  2153668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2141525  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell79   7448   8698  2154459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2141525  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell80   7448   8698  2154459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell77   1250   1250  2141525  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell82   7448   8698  2154459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8598
-------------------------------------   ---- 
End-of-path arrival time (ps)           8598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2152622  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell79   7348   8598  2154558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8598
-------------------------------------   ---- 
End-of-path arrival time (ps)           8598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2152622  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell80   7348   8598  2154558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154838  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell81   6379   8319  2154838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154840  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell81   6377   8317  2154840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell72   1250   1250  2143510  RISE       1
\UART:BUART:txn\/main_1    macrocell71   6937   8187  2154970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155228p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2142246  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell77   6679   7929  2155228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155228p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell80   1250   1250  2142246  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell78   6679   7929  2155228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155228p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell80   1250   1250  2142246  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell86   6679   7929  2155228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell73   1250   1250  2144557  RISE       1
\UART:BUART:txn\/main_2    macrocell71   6628   7878  2155279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell77   6395   7645  2155512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell78   6395   7645  2155512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2140982  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell86   6395   7645  2155512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2149041  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell73     3849   7429  2155728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2142945  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell73     7070   7260  2155896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2144557  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell72   5835   7085  2156071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2144557  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell74   5835   7085  2156071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2156071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell73   1250   1250  2144557  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell75   5835   7085  2156071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell74   1250   1250  2144313  RISE       1
\UART:BUART:txn\/main_4    macrocell71   5557   6807  2156350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell75   1250   1250  2156350  RISE       1
\UART:BUART:txn\/main_6   macrocell71   5556   6806  2156350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2156461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2143510  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell73   5446   6696  2156461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156497p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  2156497  RISE       1
\UART:BUART:txn\/main_3                macrocell71     2290   6660  2156497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell87   1250   1250  2156585  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell80   5321   6571  2156585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2142319  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell77   5086   6336  2156821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell79   1250   1250  2142319  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell78   5086   6336  2156821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell79   1250   1250  2142319  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell86   5086   6336  2156821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156829p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2153351  RISE       1
\UART:BUART:txn\/main_5                      macrocell71     6138   6328  2156829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157037p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157037  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell79   4180   6120  2157037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157037p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157037  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell80   4180   6120  2157037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157060  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell79   4157   6097  2157060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157060  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell80   4157   6097  2157060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157234  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell79   3982   5922  2157234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157234  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell80   3982   5922  2157234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2144313  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell73   4643   5893  2157264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2156350  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell73   4642   5892  2157264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2144557  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell73   4399   5649  2157508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2141525  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell77   3877   5127  2158030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell77   1250   1250  2141525  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell78   3877   5127  2158030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell77   1250   1250  2141525  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell86   3877   5127  2158030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2142319  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell79   3604   4854  2158303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2142319  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell80   3604   4854  2158303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell79   1250   1250  2142319  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell82   3604   4854  2158303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158426p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell71   1250   1250  2158426  RISE       1
\UART:BUART:txn\/main_0  macrocell71   3480   4730  2158426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell78      1250   1250  2153356  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   3819   5069  2158468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154840  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell83   2660   4600  2158557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154840  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell84   2660   4600  2158557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157037  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell77   2656   4596  2158561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157037  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell78   2656   4596  2158561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154838  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell83   2649   4589  2158568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154838  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell84   2649   4589  2158568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157060  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell77   2639   4579  2158578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157060  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell78   2639   4579  2158578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157234  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell77   2307   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157234  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell78   2307   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2142246  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell79   2646   3896  2159260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2142246  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell80   2646   3896  2159260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell80   1250   1250  2142246  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell82   2646   3896  2159260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell84   1250   1250  2151919  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell83   2633   3883  2159274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell84   1250   1250  2151919  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell84   2633   3883  2159274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159372p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2143510  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell72   2535   3785  2159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159372p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2143510  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell74   2535   3785  2159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159372p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell72   1250   1250  2143510  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell75   2535   3785  2159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell83   1250   1250  2152107  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell83   2300   3550  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2144313  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell72   2238   3488  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2144313  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell74   2238   3488  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell74   1250   1250  2144313  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell75   2238   3488  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2156350  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell72   2235   3485  2159671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2156350  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell74   2235   3485  2159671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2162024p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell86    1250   1250  2162024  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell7   2893   4143  2162024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

