Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2b023ac5445b474ea25c817895d592fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot CPU_Top_func_synth xil_defaultlib.CPU_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Reg
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Out_Mux
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CPU_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Top_func_synth
