
sub ='hdl_deps_sub1.toml'
ignore_components = 'delComp2'
other_files_file = 'extern_deps.txt'
top_vhdl_file = './del.vhd'
top_entity = 'del'
vhdl_files = './del3.vhd'
verilog_files = './counter.v'

package_file_skip_order = { xpm ='xpm_VCOMP.vhd'}
