Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/luke/Vivado_Bunker/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mat_mul_tb_behav xil_defaultlib.mat_mul_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 2 for port 'addr_A' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:98]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 2 for port 'addr_B' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:99]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 2 for port 'addr_R' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:100]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 2 for port 'addr' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 2 for port 'addr' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:115]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 2 for port 'addr' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AGU_default
Compiling module xil_defaultlib.bram_default
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.mat_mul(DIM_LOG=6)
Compiling module xil_defaultlib.mat_mul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mat_mul_tb_behav
