<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/pdmic1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">pdmic1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="pdmic1_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="pdmic1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4150665e1c78c0d50a77305adc23dd87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a4150665e1c78c0d50a77305adc23dd87">REG_PDMIC1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030000U)</td></tr>
<tr class="memdesc:a4150665e1c78c0d50a77305adc23dd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Control Register  <a href="#a4150665e1c78c0d50a77305adc23dd87">More...</a><br /></td></tr>
<tr class="separator:a4150665e1c78c0d50a77305adc23dd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d801d9c2d72eccc1c06d18cab80db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a57d801d9c2d72eccc1c06d18cab80db0">REG_PDMIC1_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030004U)</td></tr>
<tr class="memdesc:a57d801d9c2d72eccc1c06d18cab80db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Mode Register  <a href="#a57d801d9c2d72eccc1c06d18cab80db0">More...</a><br /></td></tr>
<tr class="separator:a57d801d9c2d72eccc1c06d18cab80db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9aa68056cae93f70b7e1e380fe2b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a4a9aa68056cae93f70b7e1e380fe2b68">REG_PDMIC1_CDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030014U)</td></tr>
<tr class="memdesc:a4a9aa68056cae93f70b7e1e380fe2b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Converted Data Register  <a href="#a4a9aa68056cae93f70b7e1e380fe2b68">More...</a><br /></td></tr>
<tr class="separator:a4a9aa68056cae93f70b7e1e380fe2b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580eb133b40ed25400817d057085b9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a580eb133b40ed25400817d057085b9a5">REG_PDMIC1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40030018U)</td></tr>
<tr class="memdesc:a580eb133b40ed25400817d057085b9a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Interrupt Enable Register  <a href="#a580eb133b40ed25400817d057085b9a5">More...</a><br /></td></tr>
<tr class="separator:a580eb133b40ed25400817d057085b9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace68368c4fa77da243a0380678a09acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#ace68368c4fa77da243a0380678a09acd">REG_PDMIC1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003001CU)</td></tr>
<tr class="memdesc:ace68368c4fa77da243a0380678a09acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Interrupt Disable Register  <a href="#ace68368c4fa77da243a0380678a09acd">More...</a><br /></td></tr>
<tr class="separator:ace68368c4fa77da243a0380678a09acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1bfdfd6184c3ce8cad888bbd42172c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a3a1bfdfd6184c3ce8cad888bbd42172c">REG_PDMIC1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030020U)</td></tr>
<tr class="memdesc:a3a1bfdfd6184c3ce8cad888bbd42172c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Interrupt Mask Register  <a href="#a3a1bfdfd6184c3ce8cad888bbd42172c">More...</a><br /></td></tr>
<tr class="separator:a3a1bfdfd6184c3ce8cad888bbd42172c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25148a8c254b96bc4e334b3331d9800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#af25148a8c254b96bc4e334b3331d9800">REG_PDMIC1_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030024U)</td></tr>
<tr class="memdesc:af25148a8c254b96bc4e334b3331d9800"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Interrupt Status Register  <a href="#af25148a8c254b96bc4e334b3331d9800">More...</a><br /></td></tr>
<tr class="separator:af25148a8c254b96bc4e334b3331d9800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2090f2f371afb5df0fbc6d81fdae511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#ad2090f2f371afb5df0fbc6d81fdae511">REG_PDMIC1_DSPR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030058U)</td></tr>
<tr class="memdesc:ad2090f2f371afb5df0fbc6d81fdae511"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) DSP Configuration Register 0  <a href="#ad2090f2f371afb5df0fbc6d81fdae511">More...</a><br /></td></tr>
<tr class="separator:ad2090f2f371afb5df0fbc6d81fdae511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61b0cbe941c2e2ebb11a6fa4afdee1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#af61b0cbe941c2e2ebb11a6fa4afdee1a">REG_PDMIC1_DSPR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003005CU)</td></tr>
<tr class="memdesc:af61b0cbe941c2e2ebb11a6fa4afdee1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) DSP Configuration Register 1  <a href="#af61b0cbe941c2e2ebb11a6fa4afdee1a">More...</a><br /></td></tr>
<tr class="separator:af61b0cbe941c2e2ebb11a6fa4afdee1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac691aa4d30fc28377e461b0cbc4c8f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#ac691aa4d30fc28377e461b0cbc4c8f9b">REG_PDMIC1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300E4U)</td></tr>
<tr class="memdesc:ac691aa4d30fc28377e461b0cbc4c8f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Write Protection Mode Register  <a href="#ac691aa4d30fc28377e461b0cbc4c8f9b">More...</a><br /></td></tr>
<tr class="separator:ac691aa4d30fc28377e461b0cbc4c8f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2dcfa3ad5996c2a677bb0bda243105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a7a2dcfa3ad5996c2a677bb0bda243105">REG_PDMIC1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300E8U)</td></tr>
<tr class="memdesc:a7a2dcfa3ad5996c2a677bb0bda243105"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Write Protection Status Register  <a href="#a7a2dcfa3ad5996c2a677bb0bda243105">More...</a><br /></td></tr>
<tr class="separator:a7a2dcfa3ad5996c2a677bb0bda243105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0711e5b7677fe91733dd05640f0c1ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a0711e5b7677fe91733dd05640f0c1ec6">REG_PDMIC1_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030100U)</td></tr>
<tr class="memdesc:a0711e5b7677fe91733dd05640f0c1ec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Receive Pointer Register  <a href="#a0711e5b7677fe91733dd05640f0c1ec6">More...</a><br /></td></tr>
<tr class="separator:a0711e5b7677fe91733dd05640f0c1ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ca07dd5df013b952228891ca663f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#ae6ca07dd5df013b952228891ca663f28">REG_PDMIC1_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030104U)</td></tr>
<tr class="memdesc:ae6ca07dd5df013b952228891ca663f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Receive Counter Register  <a href="#ae6ca07dd5df013b952228891ca663f28">More...</a><br /></td></tr>
<tr class="separator:ae6ca07dd5df013b952228891ca663f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4f9097971e77feea53d9dc3bbca8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a1d4f9097971e77feea53d9dc3bbca8a4">REG_PDMIC1_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030110U)</td></tr>
<tr class="memdesc:a1d4f9097971e77feea53d9dc3bbca8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Receive Next Pointer Register  <a href="#a1d4f9097971e77feea53d9dc3bbca8a4">More...</a><br /></td></tr>
<tr class="separator:a1d4f9097971e77feea53d9dc3bbca8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87572c81c824efa66f15d329f098a224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a87572c81c824efa66f15d329f098a224">REG_PDMIC1_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030114U)</td></tr>
<tr class="memdesc:a87572c81c824efa66f15d329f098a224"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Receive Next Counter Register  <a href="#a87572c81c824efa66f15d329f098a224">More...</a><br /></td></tr>
<tr class="separator:a87572c81c824efa66f15d329f098a224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc837952c782e58f6f7d4d7cb5dfb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a7dc837952c782e58f6f7d4d7cb5dfb87">REG_PDMIC1_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40030120U)</td></tr>
<tr class="memdesc:a7dc837952c782e58f6f7d4d7cb5dfb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Transfer Control Register  <a href="#a7dc837952c782e58f6f7d4d7cb5dfb87">More...</a><br /></td></tr>
<tr class="separator:a7dc837952c782e58f6f7d4d7cb5dfb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e20660c3648c05a46f30732bd8cf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic1_8h.xhtml#a9e20660c3648c05a46f30732bd8cf248">REG_PDMIC1_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030124U)</td></tr>
<tr class="memdesc:a9e20660c3648c05a46f30732bd8cf248"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC1) Transfer Status Register  <a href="#a9e20660c3648c05a46f30732bd8cf248">More...</a><br /></td></tr>
<tr class="separator:a9e20660c3648c05a46f30732bd8cf248"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a4a9aa68056cae93f70b7e1e380fe2b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a9aa68056cae93f70b7e1e380fe2b68">&sect;&nbsp;</a></span>REG_PDMIC1_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_CDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Converted Data Register </p>

</div>
</div>
<a id="a4150665e1c78c0d50a77305adc23dd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4150665e1c78c0d50a77305adc23dd87">&sect;&nbsp;</a></span>REG_PDMIC1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Control Register </p>

</div>
</div>
<a id="ad2090f2f371afb5df0fbc6d81fdae511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2090f2f371afb5df0fbc6d81fdae511">&sect;&nbsp;</a></span>REG_PDMIC1_DSPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_DSPR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) DSP Configuration Register 0 </p>

</div>
</div>
<a id="af61b0cbe941c2e2ebb11a6fa4afdee1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af61b0cbe941c2e2ebb11a6fa4afdee1a">&sect;&nbsp;</a></span>REG_PDMIC1_DSPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_DSPR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003005CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) DSP Configuration Register 1 </p>

</div>
</div>
<a id="ace68368c4fa77da243a0380678a09acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace68368c4fa77da243a0380678a09acd">&sect;&nbsp;</a></span>REG_PDMIC1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Interrupt Disable Register </p>

</div>
</div>
<a id="a580eb133b40ed25400817d057085b9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580eb133b40ed25400817d057085b9a5">&sect;&nbsp;</a></span>REG_PDMIC1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40030018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Interrupt Enable Register </p>

</div>
</div>
<a id="a3a1bfdfd6184c3ce8cad888bbd42172c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a1bfdfd6184c3ce8cad888bbd42172c">&sect;&nbsp;</a></span>REG_PDMIC1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Interrupt Mask Register </p>

</div>
</div>
<a id="af25148a8c254b96bc4e334b3331d9800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25148a8c254b96bc4e334b3331d9800">&sect;&nbsp;</a></span>REG_PDMIC1_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_ISR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Interrupt Status Register </p>

</div>
</div>
<a id="a57d801d9c2d72eccc1c06d18cab80db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d801d9c2d72eccc1c06d18cab80db0">&sect;&nbsp;</a></span>REG_PDMIC1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Mode Register </p>

</div>
</div>
<a id="a7dc837952c782e58f6f7d4d7cb5dfb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc837952c782e58f6f7d4d7cb5dfb87">&sect;&nbsp;</a></span>REG_PDMIC1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40030120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Transfer Control Register </p>

</div>
</div>
<a id="a9e20660c3648c05a46f30732bd8cf248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e20660c3648c05a46f30732bd8cf248">&sect;&nbsp;</a></span>REG_PDMIC1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Transfer Status Register </p>

</div>
</div>
<a id="ae6ca07dd5df013b952228891ca663f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ca07dd5df013b952228891ca663f28">&sect;&nbsp;</a></span>REG_PDMIC1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Receive Counter Register </p>

</div>
</div>
<a id="a87572c81c824efa66f15d329f098a224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87572c81c824efa66f15d329f098a224">&sect;&nbsp;</a></span>REG_PDMIC1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Receive Next Counter Register </p>

</div>
</div>
<a id="a1d4f9097971e77feea53d9dc3bbca8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4f9097971e77feea53d9dc3bbca8a4">&sect;&nbsp;</a></span>REG_PDMIC1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Receive Next Pointer Register </p>

</div>
</div>
<a id="a0711e5b7677fe91733dd05640f0c1ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0711e5b7677fe91733dd05640f0c1ec6">&sect;&nbsp;</a></span>REG_PDMIC1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Receive Pointer Register </p>

</div>
</div>
<a id="ac691aa4d30fc28377e461b0cbc4c8f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac691aa4d30fc28377e461b0cbc4c8f9b">&sect;&nbsp;</a></span>REG_PDMIC1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Write Protection Mode Register </p>

</div>
</div>
<a id="a7a2dcfa3ad5996c2a677bb0bda243105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2dcfa3ad5996c2a677bb0bda243105">&sect;&nbsp;</a></span>REG_PDMIC1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC1_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC1) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
