{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702059786943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702059786944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 14:23:06 2023 " "Processing started: Fri Dec  8 14:23:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702059786944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059786944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fullbeamformer -c fullbeamformer " "Command: quartus_map --read_settings_files=on --write_settings_files=off fullbeamformer -c fullbeamformer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059786944 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "indexram.qip " "Tcl Script File indexram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE indexram.qip " "set_global_assignment -name QIP_FILE indexram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1702059787252 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1702059787252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702059788333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702059788333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullbeamformer_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file fullbeamformer_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullbeamformer_tb " "Found entity 1: fullbeamformer_tb" {  } { { "fullbeamformer_ext.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/fullbeamformer_ext.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059805883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059805883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/TX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059805887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059805887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication.v 1 1 " "Found 1 design units, including 1 entities, in source file communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication " "Found entity 1: communication" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/communication.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059805890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059805890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaybeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file delaybeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 delaybeamformer " "Found entity 1: delaybeamformer" {  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059805894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059805894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fullbeamformer.v(213) " "Verilog HDL information at fullbeamformer.v(213): always construct contains both blocking and non-blocking assignments" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/fullbeamformer.v" 213 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702059805918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullbeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file fullbeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullbeamformer " "Found entity 1: fullbeamformer" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/fullbeamformer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059805920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059805920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ram " "Found entity 1: output_ram" {  } { { "output_ram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/output_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059805924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059805924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_filt.v" { { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt " "Found entity 1: BP_Filt" {  } { { "BP_Filt.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059805928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059805928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file bp_filt/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (bp_filt) " "Found design unit 1: dspba_library_package (bp_filt)" {  } { { "BP_Filt/dspba_library_package.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file bp_filt/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807080 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807080 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807080 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807080 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807080 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bp_filt/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (bp_filt) " "Found design unit 1: auk_dspip_math_pkg_hpfir (bp_filt)" {  } { { "BP_Filt/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "BP_Filt/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file bp_filt/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (bp_filt) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (bp_filt)" {  } { { "BP_Filt/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807093 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807098 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807103 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "BP_Filt/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807107 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "BP_Filt/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_filt/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "BP_Filt/altera_avalon_sc_fifo.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002_rtl_core-normal " "Found design unit 1: BP_Filt_0002_rtl_core-normal" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/BP_Filt_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807135 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002_rtl_core " "Found entity 1: BP_Filt_0002_rtl_core" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/BP_Filt_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002_ast-struct " "Found design unit 1: BP_Filt_0002_ast-struct" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/BP_Filt_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807139 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002_ast " "Found entity 1: BP_Filt_0002_ast" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/BP_Filt_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002-syn " "Found design unit 1: BP_Filt_0002-syn" {  } { { "BP_Filt/BP_Filt_0002.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/BP_Filt_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807143 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002 " "Found entity 1: BP_Filt_0002" {  } { { "BP_Filt/BP_Filt_0002.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/BP_Filt/BP_Filt_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807143 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "brambeamformer.v(73) " "Verilog HDL information at brambeamformer.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/brambeamformer.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702059807146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brambeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file brambeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 brambeamformer " "Found entity 1: brambeamformer" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/brambeamformer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalram.v 1 1 " "Found 1 design units, including 1 entities, in source file signalram.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalram " "Found entity 1: signalram" {  } { { "signalram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/signalram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalram_nomem.v 1 1 " "Found 1 design units, including 1 entities, in source file signalram_nomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalram_nomem " "Found entity 1: signalram_nomem" {  } { { "signalram_nomem.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/signalram_nomem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indexrom.v 1 1 " "Found 1 design units, including 1 entities, in source file indexrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 indexrom " "Found entity 1: indexrom" {  } { { "indexrom.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/indexrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartoutram.v 1 1 " "Found 1 design units, including 1 entities, in source file uartoutram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartoutram " "Found entity 1: uartoutram" {  } { { "uartoutram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/uartoutram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mainpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainpll " "Found entity 1: mainpll" {  } { { "mainpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/mainpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702059807166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059807166 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "fullbeamformer_ext " "Top-level design entity \"fullbeamformer_ext\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1702059808467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/output_files/fullbeamformer.map.smsg " "Generated suppressed messages file D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/output_files/fullbeamformer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059808713 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702059808933 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  8 14:23:28 2023 " "Processing ended: Fri Dec  8 14:23:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702059808933 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702059808933 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702059808933 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059808933 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702059809682 ""}
