# system info pcie_ed on 2024.03.20.07:24:43
system_info:
name,value
DEVICE,A5ED065BB32AE4SR0
DEVICE_FAMILY,Agilex 5
GENERATION_ID,0
#
#
# Files generated for pcie_ed on 2024.03.20.07:24:43
files:
filepath,kind,attributes,module,is_top
sim/pcie_ed.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,pcie_ed,true
altera_mm_interconnect_1920/sim/pcie_ed_altera_mm_interconnect_1920_574ptny.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,pcie_ed_altera_mm_interconnect_1920_574ptny,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/pcie_ed_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1921/sim/pcie_ed_altera_merlin_master_agent_1921_2inlndi.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_master_agent_1921_2inlndi,false
altera_merlin_slave_agent_1921/sim/pcie_ed_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_slave_agent_1921_b6r3djy,false
altera_avalon_sc_fifo_1931/sim/pcie_ed_altera_avalon_sc_fifo_1931_fzgstwy.v,VERILOG,,pcie_ed_altera_avalon_sc_fifo_1931_fzgstwy,false
altera_merlin_router_1921/sim/pcie_ed_altera_merlin_router_1921_3x2ld6i.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_router_1921_3x2ld6i,false
altera_merlin_router_1921/sim/pcie_ed_altera_merlin_router_1921_xl25uli.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_router_1921_xl25uli,false
altera_merlin_burst_adapter_1931/sim/pcie_ed_altera_merlin_burst_adapter_1931_isablti.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_burst_adapter_1931_isablti,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_burst_adapter_1931_isablti,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_burst_adapter_1931_isablti,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_burst_adapter_1931_isablti,false
altera_merlin_burst_adapter_1931/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_burst_adapter_1931_isablti,false
altera_merlin_burst_adapter_1931/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_burst_adapter_1931_isablti,false
altera_merlin_burst_adapter_1931/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_burst_adapter_1931_isablti,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_burst_adapter_1931_isablti,false
altera_merlin_demultiplexer_1921/sim/pcie_ed_altera_merlin_demultiplexer_1921_4qvfzsi.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_demultiplexer_1921_4qvfzsi,false
altera_merlin_multiplexer_1922/sim/pcie_ed_altera_merlin_multiplexer_1922_567o7mq.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_multiplexer_1922_567o7mq,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_multiplexer_1922_567o7mq,false
altera_merlin_multiplexer_1922/sim/pcie_ed_altera_merlin_multiplexer_1922_4yjgsfq.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_multiplexer_1922_4yjgsfq,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pcie_ed_altera_merlin_multiplexer_1922_4yjgsfq,false
altera_merlin_burst_adapter_1931/sim/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_3dloaiq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_3dloaiq,false
altera_avalon_st_pipeline_stage_1930/sim/pcie_ed_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,pcie_ed_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,pcie_ed_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
pcie_ed.MEM0,pcie_ed_MEM0
pcie_ed.dut,pcie_ed_dut
pcie_ed.iopll0,pcie_ed_iopll0
pcie_ed.pio0,pcie_ed_pio0
pcie_ed.resetIP,pcie_ed_resetIP
pcie_ed.srcssIP,pcie_ed_srcssIP
pcie_ed.syspll_inst,pcie_ed_syspll
pcie_ed.mm_interconnect_0,pcie_ed_altera_mm_interconnect_1920_574ptny
pcie_ed.mm_interconnect_0.pio0_pio_master_translator,pcie_ed_altera_merlin_master_translator_192_lykd4la
pcie_ed.mm_interconnect_0.MEM0_s1_translator,pcie_ed_altera_merlin_slave_translator_191_x56fcki
pcie_ed.mm_interconnect_0.pio0_pio_master_agent,pcie_ed_altera_merlin_master_agent_1921_2inlndi
pcie_ed.mm_interconnect_0.MEM0_s1_agent,pcie_ed_altera_merlin_slave_agent_1921_b6r3djy
pcie_ed.mm_interconnect_0.MEM0_s1_agent_rsp_fifo,pcie_ed_altera_avalon_sc_fifo_1931_fzgstwy
pcie_ed.mm_interconnect_0.router,pcie_ed_altera_merlin_router_1921_3x2ld6i
pcie_ed.mm_interconnect_0.router_001,pcie_ed_altera_merlin_router_1921_xl25uli
pcie_ed.mm_interconnect_0.MEM0_s1_burst_adapter,pcie_ed_altera_merlin_burst_adapter_1931_isablti
pcie_ed.mm_interconnect_0.MEM0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_3dloaiq
pcie_ed.mm_interconnect_0.MEM0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,pcie_ed_altera_avalon_st_pipeline_stage_1930_bv2ucky
pcie_ed.mm_interconnect_0.cmd_demux,pcie_ed_altera_merlin_demultiplexer_1921_4qvfzsi
pcie_ed.mm_interconnect_0.rsp_demux,pcie_ed_altera_merlin_demultiplexer_1921_4qvfzsi
pcie_ed.mm_interconnect_0.cmd_mux,pcie_ed_altera_merlin_multiplexer_1922_567o7mq
pcie_ed.mm_interconnect_0.rsp_mux,pcie_ed_altera_merlin_multiplexer_1922_4yjgsfq
pcie_ed.rst_controller,altera_reset_controller
pcie_ed.rst_controller_001,altera_reset_controller
