// Seed: 3077718619
module module_0;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output logic id_2,
    output logic id_3,
    input  logic id_4,
    output tri   id_5,
    output logic id_6,
    output logic id_7
);
  generate
    always @(negedge id_4)
      if ("") begin
        id_3 = id_4;
        id_2 = id_4;
        id_1 = id_4;
        id_7 = new;
        id_3 <= (1) ? id_4 == id_4 : 1;
        if (1) if (1) id_6 <= {id_4} == id_4;
      end
  endgenerate
  module_0();
endmodule
