0.1
	Adding And, NAND, NOR, OR gates

0.2	
	Changing LogicGate class structure, now each gate has a double link to join a single previous and subsequent gate (process similar to double linked lists)
