
# Messages from "go new"


# Messages from "go analyze"

solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
go new
Input file has changed
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
File '$PROJECT_HOME/src/ntt.cpp' saved
# Error: go analyze: Failed analyze
go libraries
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 3.36 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: identifier "n" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.31 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.02 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
go libraries
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 2.74 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
Source file analysis completed (CIN-68)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.82 seconds, memory usage 6950880kB, peak memory usage 6951384kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: identifier "VEC_ADDR_BIT" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
File '$PROJECT_HOME/src/ntt.cpp' saved
# Error: go analyze: Failed analyze
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Input file has changed
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.82 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
/INPUTFILES/1
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/catapult.log"
solution file add ./src/ntt.cpp
go analyze
/INPUTFILES/2
go compile
# Error: Compilation aborted (CIN-5)
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: go analyze: Failed analyze
option set Input/TargetPlatform x86_64
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.04 seconds, memory usage 6950884kB, peak memory usage 6950884kB (SOL-9)
c++11
solution file add ./src/ntt_tb.cpp -exclude true
option set Input/CppStandard c++11
set_working_dir /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
# Info: Completed transformation 'compile' on solution 'stockham_DIT.v14': elapsed time 2.78 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v14/CDesignChecker/design_checker.sh'
Loop '/stockham_DIT/core/OUTER_LOOP' iterated at most 9 times. (LOOP-2)
Design 'stockham_DIT' was read (SOL-1)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Optimizing block '/stockham_DIT' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)
Synthesizing routine 'stockham_DIT' (CIN-13)
Found top design routine 'stockham_DIT' specified by directive (CIN-52)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'stockham_DIT' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v14' (SOL-8)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v14': elapsed time 0.36 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v14' (SOL-8)

# Messages from "go assembly"

# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v14': elapsed time 0.16 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 99, Real ops = 28, Vars = 43 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v14' (SOL-8)
go extract

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 513, Real ops = 149, Vars = 109 (SOL-21)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v15': elapsed time 2.75 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
directive set /stockham_DIT/twiddle:rsc -INTERLEAVE 32
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v15/CDesignChecker/design_checker.sh'
Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v15' (SOL-8)
go extract
Loop '/stockham_DIT/core/INNER_LOOP' is being partially unrolled 8 times. (LOOP-3)
/stockham_DIT/core/yt:rsc/INTERLEAVE 32
directive set /stockham_DIT/core/yt:rsc -INTERLEAVE 32
/stockham_DIT/core/INNER_LOOP/UNROLL 8
directive set /stockham_DIT/core/INNER_LOOP -UNROLL 8
# Info: Branching solution 'stockham_DIT.v15' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/stockham_DIT/xt:rsc/INTERLEAVE 32
/stockham_DIT/twiddle:rsc/INTERLEAVE 32
# Info: Design complexity at end of 'loops': Total ops = 168, Real ops = 45, Vars = 58 (SOL-21)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v14': elapsed time 1.24 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v14' (SOL-8)
Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
Loop '/stockham_DIT/core/INNER_LOOP' is being partially unrolled 2 times. (LOOP-3)
# Info: Design complexity at end of 'memories': Total ops = 3852, Real ops = 149, Vars = 312 (SOL-21)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v15': elapsed time 19.40 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v15' (SOL-8)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(11)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(10)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(13)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(12)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(9)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(8)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(19)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(18)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(21)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(20)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(15)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(14)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(17)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(16)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(27)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(26)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(29)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(28)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(23)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(22)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(25)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(24)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(31)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(30)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(27)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(26)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(29)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(28)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Resource '/stockham_DIT/twiddle:rsc' split into 1 x 32 blocks (MEM-11)
I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(30)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(29)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/stockham_DIT/xt:rsc(0)(31)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(17)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(16)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(23)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(22)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(25)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(24)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(19)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(18)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(21)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(20)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(31)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(30)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Resource '/stockham_DIT/xt:rsc' split into 1 x 32 blocks (MEM-11)
Memory Resource '/stockham_DIT/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(18)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(17)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(20)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(19)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(16)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(26)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(25)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(28)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(27)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(22)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(21)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(24)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(23)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 64). (MEM-4)
Resource '/stockham_DIT/core/yt:rsc' split into 1 x 32 blocks (MEM-11)
# Info: Design complexity at end of 'cluster': Total ops = 3852, Real ops = 149, Vars = 312 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v15': elapsed time 0.58 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v15' (SOL-8)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v15': elapsed time 26.41 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 12269, Real ops = 2401, Vars = 1348 (SOL-21)
# Info: Running transformation 'architect' on solution 'stockham_DIT.v15': elapsed time 23.02 seconds, memory usage 6951396kB, peak memory usage 6951396kB (SOL-15)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v15' (SOL-8)
Design 'stockham_DIT' contains '2401' real operations. (SOL-11)
