library ieee;
use ieee.std_logic_1164.all;
entity tb_mux_2bit_4to1 is   
end entity tb_mux_2bit_4to1;
architecture testbench of tb_mux_2bit_4to1 is

   
    signal s_a       : std_logic_vector(2 - 1 downto 0);
    signal s_b       : std_logic_vector(2 - 1 downto 0);
    signal s_c       : std_logic_vector(2 - 1 downto 0);
    signal s_d       : std_logic_vector(2 - 1 downto 0);
    signal s_sel     : std_logic_vector(2 - 1 downto 0);
    
    signal s_f       : std_logic_vector(2 - 1 downto 0);
    
begin
    uut_mux_2bit_4to1 : entity work.mux_2bit_4to1
        port map(
            a_i           => s_a,
            b_i           => s_b,
            c_i           => s_c,
            d_i           => s_d,
            sel_i         => s_sel,
            f_o           => s_f     
        );
   p_stimulus : process
    begin
        -- Report a note at the beginning of stimulus process
        report "Stimulus process started" severity note;


        -- First test values
        s_d <= "00"; s_c <= "00"; s_b <= "00"; s_a <= "10"; 
        s_sel <= "00"; wait for 100 ns;
        s_d <= "10"; s_c <= "01"; s_b <= "01"; s_a <= "01"; 
        s_sel <= "00"; wait for 100 ns;       
        s_d <= "01"; s_c <= "01"; s_b <= "01"; s_a <= "11"; 
        s_sel <= "00"; wait for 100 ns;       
        s_d <= "11"; s_c <= "01"; s_b <= "01"; s_a <= "10"; 
        s_sel <= "01"; wait for 100 ns;       
        s_d <= "10"; s_c <= "01"; s_b <= "01"; s_a <= "00"; 
        s_sel <= "10"; wait for 100 ns;
      

        -- Report a note at the end of stimulus process
        report "Stimulus process finished" severity note;
        wait;
    end process p_stimulus;

end architecture testbench;