Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc5vlx20t-2-ff323

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/sys_golden/ipcore_dir/RAM.vhd" in Library work.
Architecture ram_a of Entity ram is up to date.
Compiling vhdl file "D:/sys_golden/ipcore_dir/ROM.vhd" in Library work.
Architecture rom_a of Entity rom is up to date.
Compiling vhdl file "D:/sys_golden/CU.vhd" in Library work.
Entity <cu> compiled.
Entity <cu> (Architecture <fsm_process>) compiled.
Compiling vhdl file "D:/sys_golden/ipcore_dir/cordic_v4_0.vhd" in Library work.
Architecture cordic_v4_0_a of Entity cordic_v4_0 is up to date.
Compiling vhdl file "D:/sys_golden/system.vhd" in Library work.
Architecture behavioral of Entity system is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU> in library <work> (architecture <oneprocessfsm>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/sys_golden/system.vhd" line 88: Instantiating black box module <RAM>.
WARNING:Xst:2211 - "D:/sys_golden/system.vhd" line 89: Instantiating black box module <ROM>.
WARNING:Xst:2211 - "D:/sys_golden/system.vhd" line 95: Instantiating black box module <cordic_v4_0>.
Entity <system> analyzed. Unit <system> generated.

Analyzing Entity <CU> in library <work> (Architecture <oneprocessfsm>).
Entity <CU> analyzed. Unit <CU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CU>.
    Related source file is "D:/sys_fault/CU.vhd".
    Register <rom_address> equivalent to <Addr_int> has been removed
INFO:Xst:1799 - State s4_1 is never reached in FSM <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 18                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | power_on                  (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | send                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ok_status>.
    Found 1-bit register for signal <WEA<0>>.
    Found 16-bit register for signal <x>.
    Found 16-bit register for signal <y>.
    Found 11-bit register for signal <ram_address>.
    Found 16-bit register for signal <ram_in>.
    Found 1-bit register for signal <fault_status>.
    Found 16-bit register for signal <debug_port>.
    Found 12-bit register for signal <Addr_int>.
    Found 12-bit adder for signal <Addr_int$addsub0000>.
    Found 12-bit subtractor for signal <Addr_int$addsub0001> created at line 116.
    Found 31-bit register for signal <cnt>.
    Found 31-bit adder for signal <cnt$share0000> created at line 51.
    Found 31-bit register for signal <counter>.
    Found 31-bit adder for signal <counter$share0000> created at line 51.
    Found 32-bit register for signal <num_faults>.
    Found 32-bit subtractor for signal <num_faults$addsub0000> created at line 149.
    Found 31-bit register for signal <ram_addr>.
    Found 31-bit adder for signal <ram_addr$addsub0000> created at line 178.
    Found 16-bit comparator not equal for signal <ram_in$cmp_ne0000> created at line 111.
    Found 32-bit adder for signal <State$add0001> created at line 169.
    Found 32-bit comparator equal for signal <State$cmp_eq0006> created at line 169.
    Found 32-bit comparator greatequal for signal <State$cmp_ge0000> created at line 160.
    Found 32-bit register for signal <tmp_sig>.
    Found 16-bit register for signal <tmp_sig16>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 263 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <CU> synthesized.


Synthesizing Unit <system>.
    Related source file is "D:/sys_golden/system.vhd".
Unit <system> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 31-bit adder                                          : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 15
 1-bit register                                        : 3
 11-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 5
 31-bit register                                       : 3
 32-bit register                                       : 2
# Comparators                                          : 3
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <control_unit/State/FSM> on signal <State[1:18]> with one-hot encoding.
-----------------------------
 State | Encoding
-----------------------------
 s0    | 000000000000000010
 s1    | 000000000000000100
 s2    | 000000000000010000
 s3    | 000000000000100000
 s4    | 000000000001000000
 s4_1  | unreached
 s5    | 000000000010000000
 s6    | 000000000100000000
 s7    | 000000000000001000
 s8    | 000000001000000000
 s8_1  | 000000100000000000
 s9    | 000000010000000000
 s10   | 000001000000000000
 s10_1 | 000100000000000000
 s11   | 000010000000000000
 s11_1 | 001000000000000000
 s12   | 010000000000000000
 s12_1 | 100000000000000000
 send  | 000000000000000001
-----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 31-bit adder                                          : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 263
 Flip-Flops                                            : 263
# Comparators                                          : 3
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Optimizing unit <CU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 280
 Flip-Flops                                            : 280

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 810
#      GND                         : 1
#      INV                         : 38
#      LUT1                        : 132
#      LUT2                        : 12
#      LUT3                        : 10
#      LUT4                        : 96
#      LUT5                        : 38
#      LUT6                        : 133
#      MUXCY                       : 180
#      VCC                         : 1
#      XORCY                       : 169
# FlipFlops/Latches                : 280
#      FDE                         : 263
#      FDR                         : 16
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 18
# Others                           : 3
#      cordic_v4_0                 : 1
#      RAM                         : 1
#      ROM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-2 


Slice Logic Utilization: 
 Number of Slice Registers:             280  out of  12480     2%  
 Number of Slice LUTs:                  459  out of  12480     3%  
    Number used as Logic:               459  out of  12480     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    509
   Number with an unused Flip Flop:     229  out of    509    44%  
   Number with an unused LUT:            50  out of    509     9%  
   Number of fully used LUT-FF pairs:   230  out of    509    45%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    172    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 280   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.851ns (Maximum Frequency: 259.650MHz)
   Minimum input arrival time before clock: 2.989ns
   Maximum output required time after clock: 2.844ns
   Maximum combinational path delay: 0.433ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.851ns (frequency: 259.650MHz)
  Total number of paths / destination ports: 16999 / 279
-------------------------------------------------------------------------
Delay:               3.851ns (Levels of Logic = 5)
  Source:            control_unit/counter_27 (FF)
  Destination:       control_unit/counter_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: control_unit/counter_27 to control_unit/counter_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.396   0.910  control_unit/counter_27 (control_unit/counter_27)
     LUT6:I0->O            1   0.086   0.600  control_unit/State_cmp_eq00041155_SW0 (N15)
     LUT6:I3->O            2   0.086   0.416  control_unit/State_cmp_eq00041155 (control_unit/N9)
     LUT6:I5->O            5   0.086   0.505  control_unit/State_cmp_eq0005 (control_unit/State_cmp_eq0005)
     LUT6:I4->O           31   0.086   0.595  control_unit/counter_mux0000<0>21 (control_unit/N5)
     LUT4:I2->O            1   0.086   0.000  control_unit/counter_mux0000<9>1 (control_unit/counter_mux0000<9>)
     FDE:D                    -0.022          control_unit/counter_21
    ----------------------------------------
    Total                      3.851ns (0.826ns logic, 3.025ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1656 / 393
-------------------------------------------------------------------------
Offset:              2.989ns (Levels of Logic = 9)
  Source:            rom0:douta<2> (PAD)
  Destination:       control_unit/num_faults_31 (FF)
  Destination Clock: clk rising

  Data Path: rom0:douta<2> to control_unit/num_faults_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM:douta<2>           3   0.000   0.910  rom0 (rom_out<2>)
     LUT6:I0->O            1   0.086   0.000  control_unit/Mcompar_ram_in_cmp_ne0000_lut<0> (control_unit/Mcompar_ram_in_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  control_unit/Mcompar_ram_in_cmp_ne0000_cy<0> (control_unit/Mcompar_ram_in_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  control_unit/Mcompar_ram_in_cmp_ne0000_cy<1> (control_unit/Mcompar_ram_in_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  control_unit/Mcompar_ram_in_cmp_ne0000_cy<2> (control_unit/Mcompar_ram_in_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  control_unit/Mcompar_ram_in_cmp_ne0000_cy<3> (control_unit/Mcompar_ram_in_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  control_unit/Mcompar_ram_in_cmp_ne0000_cy<4> (control_unit/Mcompar_ram_in_cmp_ne0000_cy<4>)
     MUXCY:CI->O          19   0.222   0.496  control_unit/Mcompar_ram_in_cmp_ne0000_cy<5> (control_unit/ram_in_cmp_ne0000)
     LUT2:I1->O           32   0.086   0.708  control_unit/num_faults_mux0000<0>21 (control_unit/N10)
     LUT6:I3->O            1   0.086   0.000  control_unit/num_faults_mux0000<9>1 (control_unit/num_faults_mux0000<9>)
     FDE:D                    -0.022          control_unit/num_faults_22
    ----------------------------------------
    Total                      2.989ns (0.876ns logic, 2.114ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 90 / 90
-------------------------------------------------------------------------
Offset:              2.844ns (Levels of Logic = 1)
  Source:            control_unit/fault_status (FF)
  Destination:       fault_status (PAD)
  Source Clock:      clk rising

  Data Path: control_unit/fault_status to fault_status
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.396   0.304  control_unit/fault_status (control_unit/fault_status)
     OBUF:I->O                 2.144          fault_status_OBUF (fault_status)
    ----------------------------------------
    Total                      2.844ns (2.540ns logic, 0.304ns route)
                                       (89.3% logic, 10.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.433ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       ram0:clka (PAD)

  Data Path: clk to ram0:clka
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          280   0.000   0.433  clk_BUFGP (clk_BUFGP)
    RAM:clka                   0.000          ram0
    ----------------------------------------
    Total                      0.433ns (0.000ns logic, 0.433ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.43 secs
 
--> 

Total memory usage is 274436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

