# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Sat Jul 26 13:22:34 2025 by User on DESKTOP-NG8FN4D


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Sat Jul 26 13:19:54 2025 by User on DESKTOP-NG8FN4D


Command: netlist elaborate
Command arguments:
    -zdb
      D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU/Lint/qcache/DB/zdb_20
    -tool lint
    -d alsu
    -L work

Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Elaborating Design...
Reading MTI mapping for library mapping
Writing all MTI mappings to vmap output ...

Top level modules:
	alsu

Analyzing design...
-- Loading module z0in_work.alsu

Performing 103 Lint Checks
=============================

Lint Stage 1 of 5 - Pre Design Elaboration (4 checks)
------------------------------------------------------
Optimizing 1 design-unit (inlining 0/1 module instances):
-- Optimizing module z0in_work.alsu(fast)
Lint Stage-1 100% complete [Total Progress -   7%]

Lint Stage 2 of 5 - Design Elaboration (66 checks)
---------------------------------------------------
Optimized design name is zi_opt_def_1185527746_1
Lint Stage-2 100% complete (1 out of 1 modules checked) [Total Progress -  23%]
End of log Sat Jul 26 13:20:41 2025


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Sat Jul 26 13:20:55 2025 by User on DESKTOP-NG8FN4D


Command: netlist create
Command arguments:
    -zdb
      D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU/Lint/qcache/DB/zdb_20
    -tool lint
    -d alsu
    -L work

Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Synthesizing netlist...

Lint Stage 3 of 5 - Post Design Elaboration (17 checks)
--------------------------------------------------------
Lint Stage-3  24% complete [Total Progress -  27%]
Lint Stage-3  47% complete [Total Progress -  29%]
Lint Stage-3  71% complete [Total Progress -  32%]
Lint Stage-3  94% complete [Total Progress -  34%]
Lint Stage-3 100% complete [Total Progress -  35%]
Analyzing designs.
Elaborating module 'alsu'.
Error   : Incorrect coding style for asynchronous reset inference.  'If' condition does not check for a posedge/negedge in sensitivity list, Module 'alsu', File 'D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v', Line 34.  [elaboration-502]
        : Will treat module as a black box.
Info    : Considering module as a black box.  Module 'alsu'.  [elaboration-4]

Lint Stage 4 of 5 - Design Synthesis (1 checks)
------------------------------------------------
Lint Stage-4 100% complete [Total Progress -  75%]

Lint Stage 5 of 5 - Post Design Synthesis (15 checks)
------------------------------------------------------
Lint Stage-5  20% complete [Total Progress -  88%]
Lint Stage-5  40% complete [Total Progress -  91%]
Lint Stage-5  60% complete [Total Progress -  94%]
Lint Stage-5  80% complete [Total Progress -  97%]
Lint Stage-5 100% complete [Total Progress - 100%]

Lint Checking Completed
##Time Taken (Synthesis) = 10179.000000 ticks = 10.179000 secs

Summary: 1 Errors, 0 Warnings in processing "netlist create"
End of log Sat Jul 26 13:21:33 2025


# Reading design database from D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU/Lint/qcache/LINT/CACHE...completed (0.002 (s)).
End of log Sat Jul 26 13:21:54 2025


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Sat Jul 26 13:21:55 2025 by User on DESKTOP-NG8FN4D


Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Applying Lint Waivers...

Message Summary
---------------------------------------------------------------------------
Count  Type     Message ID         Summary
---------------------------------------------------------------------------
    1  Error    elaboration-502    Incorrect coding style for asynchronous reset inference.
    1  Info     elaboration-4      Considering module as a black box.

Final Process Statistics: Max memory 276MB, CPU time 99s, Total time 109s
End of log Sat Jul 26 13:22:19 2025


Result Summary
-----------------------------------------------------------
Error (0)
-----------------------------------------------------------

-----------------------------------------------------------
Warning (3)
-----------------------------------------------------------
  inferred_blackbox                       :1
  seq_block_has_duplicate_assign          :2

-----------------------------------------------------------
Info (2)
-----------------------------------------------------------
  async_reset_active_high                 :1
  always_signal_assign_large              :1

-----------------------------------------------------------
Resolved (0)
-----------------------------------------------------------

# Generating Debug Information...

=================================================================
To view results in batch
  D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU/Lint/lint.rpt

To view results in GUI (Beta Version) 
  qverify D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU/Lint/lint.db
=================================================================
