read_verilog $PATH_TO_HDL_DIR
read_verilog -lib LIB/custom_cells.v

setattr -set keep_hierarchy 1;
synth -top $TOP_MODULE -noabc
dfflibmap -liberty LIB/custom_cells.lib
abc -liberty LIB/custom_cells.lib -fast
opt_clean

stat -liberty LIB/custom_cells.lib

setattr -set keep_hierarchy 0;
flatten
select $TOP_MODULE
insbuf -buf BUF A Y

write_verilog -noattr -selected design.v
