
*** Running vivado
    with args -log tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tb.tcl -notrace
Command: synth_design -top tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 320 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 573.949 ; gain = 243.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/tb_timer_gpio.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/tb_timer_gpio.v:12]
INFO: [Synth 8-6157] synthesizing module 'AHBLITE_SYS' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBLITE_SYS.v:38]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [D:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM0INTEGRATION' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0INTEGRATION.v:32]
	Parameter ACG bound to: 0 - type: integer 
	Parameter BE bound to: 0 - type: integer 
	Parameter BKPT bound to: 0 - type: integer 
	Parameter DBG bound to: 0 - type: integer 
	Parameter JTAGnSW bound to: 1 - type: integer 
	Parameter NUMIRQ bound to: 32 - type: integer 
	Parameter RAR bound to: 0 - type: integer 
	Parameter SMUL bound to: 0 - type: integer 
	Parameter SYST bound to: 1 - type: integer 
	Parameter WIC bound to: 0 - type: integer 
	Parameter WICLINES bound to: 34 - type: integer 
	Parameter WPT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cm0_dbg_reset_sync' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cm0_dbg_reset_sync.v:23]
	Parameter PRESENT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cm0_dbg_reset_sync' (2#1) [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cm0_dbg_reset_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM0DS' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0DS.v:28]
INFO: [Synth 8-6157] synthesizing module 'cortexm0ds_logic' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm0ds_logic' (3#1) [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM0DS' (4#1) [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0DS.v:28]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM0DAP' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0DAP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM0DAP' (5#1) [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0DAP.v:23]
INFO: [Synth 8-6157] synthesizing module 'cortexm0_wic' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cortexm0_wic.v:26]
INFO: [Synth 8-6155] done synthesizing module 'cortexm0_wic' (6#1) [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cortexm0_wic.v:26]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM0INTEGRATION' (7#1) [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0INTEGRATION.v:32]
INFO: [Synth 8-6157] synthesizing module 'AHBDCD' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBDCD.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBDCD' (8#1) [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBDCD.v:38]
ERROR: [Synth 8-344] instance 'uAHBDCD' has duplicate port connection for port 'HSEL_S2' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBLITE_SYS.v:260]
INFO: [Synth 8-6157] synthesizing module 'AHBMUX' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBMUX.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'AHBMUX' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBMUX.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'AHBLITE_SYS' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBLITE_SYS.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'tb' [D:/Practice/TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/tb_timer_gpio.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 838.617 ; gain = 508.051
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Jan 26 17:11:44 2023...
