#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13669e970 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 4;
 .timescale 0 0;
P_0x1467563b0 .param/l "COL_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x1467563f0 .param/l "IMG_ADDR_WIDTH" 0 2 9, +C4<00000000000000000000000000000110>;
P_0x146756430 .param/l "IMG_BASE_ADDR" 0 2 86, C4<00110000000000000000000100000000>;
P_0x146756470 .param/l "KERN_BASE_ADDR" 0 2 87, C4<00110000000000000000001000000000>;
P_0x1467564b0 .param/l "KERN_CNT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_0x1467564f0 .param/l "KERN_COL_WIDTH" 0 2 6, +C4<00000000000000000000000000000011>;
P_0x146756530 .param/l "NO_OF_INSTS" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x146756570 .param/l "REG_BASE_ADDR" 0 2 85, C4<00110000000000000000000000000000>;
P_0x1467565b0 .param/l "RES_BASE_ADDR" 0 2 88, C4<00110000000000000000001100000000>;
P_0x1467565f0 .param/l "RSLT_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000000110>;
P_0x146756630 .param/l "VERBOSE" 0 2 89, +C4<00000000000000000000000000000010>;
v0x1366f9e50_0 .var "clk", 0 0;
v0x1366f9f00_0 .var "cols", 7 0;
v0x1366f9fb0_0 .var "en_max_pool", 0 0;
v0x1366fa060_0 .var/i "i", 31 0;
v0x1366fa110 .array "image", 31 0, 23 0;
v0x1366fa1f0_0 .var/i "iter", 31 0;
v0x1366fa2a0_0 .var "kern_addr_mode", 0 0;
v0x1366fa340_0 .var "kern_cols", 2 0;
v0x1366fa3f0 .array "kernels", 31 0, 23 0;
v0x1366fa500_0 .var "kerns", 2 0;
v0x1366fa5a0 .array "loaded_img", 95 0, 7 0;
v0x1366fa640_0 .var "mask", 2 0;
v0x1366fa6f0_0 .var "reset", 0 0;
v0x1366fa790 .array "result", 31 0, 7 0;
v0x1366fa830_0 .var "result_cols", 7 0;
v0x1366fa8e0 .array "result_sim", 31 0, 7 0;
v0x1366fa980_0 .var "shift", 3 0;
v0x1366fab10_0 .var "stride", 7 0;
v0x1366faba0_0 .var "strvar1", 800 0;
v0x1366fac50_0 .var "wb_clk_i", 0 0;
v0x1366face0_0 .var "wb_rst_i", 0 0;
v0x1366fad70_0 .net "wbs_ack_o", 0 0, L_0x1366fb3f0;  1 drivers
v0x1366fae20_0 .var "wbs_adr_i", 31 0;
v0x1366faeb0_0 .var "wbs_cyc_i", 0 0;
v0x1366faf40_0 .var "wbs_dat_i", 31 0;
v0x1366fafd0_0 .net "wbs_dat_o", 31 0, v0x1366f8c60_0;  1 drivers
v0x1366fb060_0 .var "wbs_sel_i", 3 0;
v0x1366fb0f0_0 .var "wbs_stb_i", 0 0;
v0x1366fb180_0 .var "wbs_we_i", 0 0;
E_0x136668750 .event anyedge, v0x1366fa6f0_0;
E_0x136634ae0 .event anyedge, v0x1366f9e50_0;
S_0x136604fe0 .scope task, "calculate_results" "calculate_results" 2 280, 2 280 0, S_0x13669e970;
 .timescale 0 0;
v0x1366b6e30_0 .var/i "c", 31 0;
v0x13668f140 .array "conv_result", 31 0, 20 0;
v0x136667450_0 .var/i "kc", 31 0;
v0x13663f660_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13663f660_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366b6e30_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x13668f140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136667450_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x136667450_0;
    %load/vec4 v0x1366fa340_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13668f140, 4;
    %load/vec4 v0x1366fa640_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x136667450_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1366fa110, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x13663f660_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x1366fa2a0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x136667450_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1366fa3f0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x1366fa640_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x136667450_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1366fa110, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x13663f660_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x1366fa2a0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x136667450_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1366fa3f0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x1366fa640_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x136667450_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1366fa110, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x13663f660_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x1366fa2a0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x136667450_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1366fa3f0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x13668f140, 4, 0;
    %load/vec4 v0x136667450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136667450_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x1366b6e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366b6e30_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x13663f660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13663f660_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x1366f9fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13663f660_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366b6e30_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1366b6e30_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13668f140, 4;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1366b6e30_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13668f140, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1366b6e30_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13668f140, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1366b6e30_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13668f140, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 8;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1366b6e30_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x1366fa8e0, 4, 0;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1366b6e30_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x13663f660_0;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1366b6e30_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1366fa8e0, 4;
    %vpi_call 2 310 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x1366b6e30_0;
    %addi 2, 0, 32;
    %store/vec4 v0x1366b6e30_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x13663f660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13663f660_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366b6e30_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x1366b6e30_0;
    %load/vec4 v0x1366fa830_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x1366b6e30_0;
    %load/vec4a v0x13668f140, 4;
    %pad/u 8;
    %ix/getv/s 4, v0x1366b6e30_0;
    %store/vec4a v0x1366fa8e0, 4, 0;
    %vpi_call 2 317 "$display", "result_sim[%0d] = %0d", v0x1366b6e30_0, &A<v0x1366fa8e0, v0x1366b6e30_0 > {0 0 0};
    %load/vec4 v0x1366b6e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366b6e30_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x1366a9e40 .scope task, "compare_results" "compare_results" 2 251, 2 251 0, S_0x13669e970;
 .timescale 0 0;
v0x146739e70_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146739e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x1366fa060_0;
    %load/vec4 v0x1366fa830_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x1366fa060_0;
    %load/vec4a v0x1366fa790, 4;
    %ix/getv/s 4, v0x1366fa060_0;
    %load/vec4a v0x1366fa8e0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x146739e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146739e70_0, 0, 32;
    %vpi_call 2 260 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x1366fa790, v0x1366fa060_0 >, &A<v0x1366fa8e0, v0x1366fa060_0 >, v0x1366fa060_0, v0x146739e70_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 264 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x1366fa790, v0x1366fa060_0 >, &A<v0x1366fa8e0, v0x1366fa060_0 >, v0x1366fa060_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x1366fa060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x146739e70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 268 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x1366ad500 .scope task, "config_hw" "config_hw" 2 376, 2 376 0, S_0x13669e970;
 .timescale 0 0;
v0x146733080_0 .var "cols_in", 7 0;
v0x146726cb0_0 .var "en_max_pool_in", 0 0;
v0x146716e90_0 .var "inst_no", 7 0;
v0x1366c8d40_0 .var "kern_addr_mode_in", 0 0;
v0x1366c9130_0 .var "kern_cols_in", 2 0;
v0x1366ca820_0 .var "kerns_in", 2 0;
v0x1366cac40_0 .var "mask_in", 2 0;
v0x1366238a0_0 .var "result_cols_in", 7 0;
v0x136623fe0_0 .var "shift_in", 3 0;
v0x136624250_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x146716e90_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x1366f9810_0, 0, 32;
    %load/vec4 v0x1366c9130_0;
    %pad/u 32;
    %load/vec4 v0x146733080_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1366ca820_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x136624250_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1366f98a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1366f9650;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x146716e90_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x1366f9810_0, 0, 32;
    %load/vec4 v0x1366238a0_0;
    %pad/u 32;
    %load/vec4 v0x136623fe0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1366c8d40_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x146726cb0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1366cac40_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1366f98a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1366f9650;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x146716e90_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1366f9810_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1366f98a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1366f9650;
    %join;
    %end;
S_0x1366aacf0 .scope task, "config_test" "config_test" 2 162, 2 162 0, S_0x13669e970;
 .timescale 0 0;
v0x1366227a0_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x1366227a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1366fa340_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1366f9f00_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1366fa500_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1366fab10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fa2a0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1366fa980_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366f9fb0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1366fa640_0, 0, 3;
    %load/vec4 v0x1366f9fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x1366fa830_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x1366227a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1366fa340_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1366f9f00_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1366fa500_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1366fab10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fa2a0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1366fa980_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366f9fb0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1366fa640_0, 0, 3;
    %load/vec4 v0x1366f9fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x1366fa830_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x1366227a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1366fa340_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1366f9f00_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1366fa500_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1366fab10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fa2a0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1366fa980_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366f9fb0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1366fa640_0, 0, 3;
    %load/vec4 v0x1366f9fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x1366fa830_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x1366227a0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1366fa340_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1366f9f00_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1366fa500_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1366fab10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fa2a0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1366fa980_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366f9fb0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1366fa640_0, 0, 3;
    %load/vec4 v0x1366f9fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x1366f9f00_0;
    %pad/u 32;
    %load/vec4 v0x1366fa500_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x1366fa830_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 214 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 215 "$display", "kern_cols        = %0d", v0x1366fa340_0 {0 0 0};
    %vpi_call 2 216 "$display", "cols             = %0d", v0x1366f9f00_0 {0 0 0};
    %vpi_call 2 217 "$display", "kerns            = %0d", v0x1366fa500_0 {0 0 0};
    %vpi_call 2 218 "$display", "stride           = %0d", v0x1366fab10_0 {0 0 0};
    %vpi_call 2 219 "$display", "kern_addr_mode   = %0d", v0x1366fa2a0_0 {0 0 0};
    %vpi_call 2 220 "$display", "shift            = %0d", v0x1366fa980_0 {0 0 0};
    %vpi_call 2 221 "$display", "en_max_pool      = %0d", v0x1366f9fb0_0 {0 0 0};
    %vpi_call 2 222 "$display", "mask             = %0d", v0x1366fa640_0 {0 0 0};
    %vpi_call 2 223 "$display", "result_cols      = %0d", v0x1366fa830_0 {0 0 0};
    %vpi_call 2 224 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x136676c40 .scope task, "load_data" "load_data" 2 323, 2 323 0, S_0x13669e970;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 3099114680, 0, 555;
    %concati/vec4 3099375800, 0, 32;
    %concati/vec4 3182803365, 0, 32;
    %concati/vec4 3453058441, 0, 32;
    %concati/vec4 2780347857, 0, 32;
    %concati/vec4 3380979129, 0, 32;
    %concati/vec4 2780404924, 0, 32;
    %concati/vec4 3233599680, 0, 32;
    %concati/vec4 3160377, 0, 22;
    %store/vec4 v0x1366faba0_0, 0, 801;
    %vpi_call 2 342 "$readmemb", v0x1366faba0_0, v0x1366fa5a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x1366fa060_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0x1366fa060_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1366fa5a0, 4;
    %load/vec4 v0x1366fa060_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1366fa5a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x1366fa060_0;
    %load/vec4a v0x1366fa5a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1366fa060_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x1366fa110, 4, 0;
    %load/vec4 v0x1366fa060_0;
    %addi 3, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x1366fa060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1366fa060_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1366fa060_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1366fa060_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x1366fa060_0;
    %store/vec4a v0x1366fa3f0, 4, 0;
    %load/vec4 v0x1366fa060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %end;
S_0x136682150 .scope task, "poll_done" "poll_done" 2 228, 2 228 0, S_0x13669e970;
 .timescale 0 0;
v0x136622e10_0 .var/i "cnt", 31 0;
v0x1366c5d10_0 .var "data_", 31 0;
v0x1366c62d0_0 .var "inst_no", 7 0;
E_0x146732f60 .event posedge, v0x1366f9e50_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366c5d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136622e10_0, 0, 32;
T_5.42 ;
    %load/vec4 v0x1366c5d10_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1366c62d0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1366f9530_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x1366f9340;
    %join;
    %load/vec4 v0x1366f95c0_0;
    %store/vec4 v0x1366c5d10_0, 0, 32;
    %load/vec4 v0x136622e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136622e10_0, 0, 32;
    %load/vec4 v0x136622e10_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %vpi_call 2 243 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 244 "$finish" {0 0 0};
T_5.44 ;
    %pushi/vec4 10, 0, 32;
T_5.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.47, 5;
    %jmp/1 T_5.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146732f60;
    %jmp T_5.46;
T_5.47 ;
    %pop/vec4 1;
    %jmp T_5.42;
T_5.43 ;
    %end;
S_0x136685810 .scope task, "readback_results" "readback_results" 2 272, 2 272 0, S_0x13669e970;
 .timescale 0 0;
v0x1366c49c0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x1366fa060_0;
    %load/vec4 v0x1366fa830_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.49, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v0x1366c49c0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1366fa060_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x1366f9530_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x1366f9340;
    %join;
    %load/vec4 v0x1366f95c0_0;
    %pad/u 8;
    %ix/getv/s 4, v0x1366fa060_0;
    %store/vec4a v0x1366fa790, 4, 0;
    %load/vec4 v0x1366fa060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x136683000 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 61, 3 3 0, S_0x13669e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1366aba80 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1366abac0 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000110>;
P_0x1366abb00 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x1366abb40 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x1366abb80 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1366abbc0 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000000110>;
L_0x1366fb210 .functor OR 1, v0x1366871f0_0, v0x1366d48a0_0, C4<0>, C4<0>;
L_0x1366fb300 .functor OR 1, L_0x1366fb210, v0x1366e5d90_0, C4<0>, C4<0>;
L_0x1366fb3f0 .functor OR 1, L_0x1366fb300, v0x1366f7360_0, C4<0>, C4<0>;
v0x1366f8270_0 .net *"_ivl_0", 0 0, L_0x1366fb210;  1 drivers
v0x1366f8310_0 .net *"_ivl_2", 0 0, L_0x1366fb300;  1 drivers
v0x1366f83b0_0 .var "addr_r", 1 0;
v0x1366f8440_0 .net "wb_clk_i", 0 0, v0x1366fac50_0;  1 drivers
v0x1366f8550_0 .net "wb_rst_i", 0 0, v0x1366face0_0;  1 drivers
v0x1366f8660_0 .net "wbs_ack_o", 0 0, L_0x1366fb3f0;  alias, 1 drivers
v0x1366f86f0_0 .net "wbs_ack_out_0", 0 0, v0x1366871f0_0;  1 drivers
v0x1366f8780_0 .net "wbs_ack_out_1", 0 0, v0x1366d48a0_0;  1 drivers
v0x1366f8810_0 .net "wbs_ack_out_2", 0 0, v0x1366e5d90_0;  1 drivers
v0x1366f8920_0 .net "wbs_ack_out_3", 0 0, v0x1366f7360_0;  1 drivers
v0x1366f89b0_0 .net "wbs_adr_i", 31 0, v0x1366fae20_0;  1 drivers
v0x1366f8ac0_0 .net "wbs_cyc_i", 0 0, v0x1366faeb0_0;  1 drivers
v0x1366f8bd0_0 .net "wbs_dat_i", 31 0, v0x1366faf40_0;  1 drivers
v0x1366f8c60_0 .var "wbs_dat_o", 31 0;
v0x1366f8cf0_0 .net "wbs_dat_out_0", 31 0, L_0x1366fbaf0;  1 drivers
v0x1366f8d80_0 .net "wbs_dat_out_1", 31 0, L_0x1366ff5b0;  1 drivers
v0x1366f8e10_0 .net "wbs_dat_out_2", 31 0, L_0x1367074b0;  1 drivers
v0x1366f8fa0_0 .net "wbs_dat_out_3", 31 0, L_0x13670ac80;  1 drivers
v0x1366f9030_0 .net "wbs_sel_i", 3 0, v0x1366fb060_0;  1 drivers
v0x1366f90c0_0 .net "wbs_stb_i", 0 0, v0x1366fb0f0_0;  1 drivers
v0x1366f91d0_0 .net "wbs_we_i", 0 0, v0x1366fb180_0;  1 drivers
E_0x1467115a0/0 .event anyedge, v0x1366f83b0_0, v0x13665cc60_0, v0x1366d5400_0, v0x1366e6a90_0;
E_0x1467115a0/1 .event anyedge, v0x1366f7ea0_0;
E_0x1467115a0 .event/or E_0x1467115a0/0, E_0x1467115a0/1;
E_0x1467053b0 .event posedge, v0x13665f590_0;
S_0x13665a460 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x136683000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1467e8e90 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1467e8ed0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x1467e8f10 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1467e8f50 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1467e8f90 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x1467e8fd0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1467e9010 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1467e9050 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x1366fb520 .functor BUFZ 1, v0x1366fac50_0, C4<0>, C4<0>, C4<0>;
L_0x1366fb590 .functor BUFZ 1, v0x1366face0_0, C4<0>, C4<0>, C4<0>;
L_0x1366fb950 .functor AND 1, L_0x1366fb830, v0x1366faeb0_0, C4<1>, C4<1>;
L_0x1366fba00 .functor AND 1, L_0x1366fb950, v0x1366fb0f0_0, C4<1>, C4<1>;
L_0x1366fbaf0 .functor BUFZ 32, v0x136694990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1366fbfb0 .functor AND 1, L_0x1366fbe70, L_0x1366fba00, C4<1>, C4<1>;
L_0x1366fc0e0 .functor AND 1, L_0x1366fbfb0, v0x1366fb180_0, C4<1>, C4<1>;
L_0x1366fc5c0 .functor AND 1, L_0x1366fc450, L_0x1366fba00, C4<1>, C4<1>;
L_0x1366fc680 .functor AND 1, L_0x1366fc5c0, v0x1366fb180_0, C4<1>, C4<1>;
L_0x1366fca30 .functor AND 1, L_0x1366fc950, L_0x1366fba00, C4<1>, C4<1>;
L_0x1366fcbc0 .functor AND 1, L_0x1366fca30, v0x1366fb180_0, C4<1>, C4<1>;
L_0x1366fd030 .functor AND 1, L_0x1366fcf50, L_0x1366fba00, C4<1>, C4<1>;
L_0x1366fd150 .functor AND 1, L_0x1366fd030, v0x1366fb180_0, C4<1>, C4<1>;
L_0x1366fe750 .functor OR 1, L_0x1366fb590, L_0x1366fd4e0, C4<0>, C4<0>;
L_0x1366fe9e0 .functor NOT 1, v0x13664c480_0, C4<0>, C4<0>, C4<0>;
L_0x1366fee40 .functor AND 1, v0x13669a430_0, L_0x1366fe9e0, C4<1>, C4<1>;
L_0x138078058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x13669d220_0 .net/2u *"_ivl_10", 32 0, L_0x138078058;  1 drivers
v0x136676f00_0 .net *"_ivl_12", 0 0, L_0x1366fb830;  1 drivers
v0x136676f90_0 .net *"_ivl_14", 0 0, L_0x1366fb950;  1 drivers
v0x1366855f0_0 .net *"_ivl_23", 1 0, L_0x1366fbc40;  1 drivers
v0x136685680_0 .net *"_ivl_24", 31 0, L_0x1366fbce0;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136684220_0 .net *"_ivl_27", 29 0, L_0x1380780a0;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366842b0_0 .net/2u *"_ivl_28", 31 0, L_0x1380780e8;  1 drivers
v0x136683b80_0 .net *"_ivl_30", 0 0, L_0x1366fbe70;  1 drivers
v0x136683c10_0 .net *"_ivl_32", 0 0, L_0x1366fbfb0;  1 drivers
v0x1366754a0_0 .net *"_ivl_37", 1 0, L_0x1366fc190;  1 drivers
v0x136675530_0 .net *"_ivl_38", 31 0, L_0x1366fc370;  1 drivers
L_0x138078130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13665d900_0 .net *"_ivl_41", 29 0, L_0x138078130;  1 drivers
L_0x138078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13665d990_0 .net/2u *"_ivl_42", 31 0, L_0x138078178;  1 drivers
v0x13665c530_0 .net *"_ivl_44", 0 0, L_0x1366fc450;  1 drivers
v0x13665c5c0_0 .net *"_ivl_46", 0 0, L_0x1366fc5c0;  1 drivers
v0x13665be90_0 .net *"_ivl_5", 7 0, L_0x1366fb600;  1 drivers
v0x13665bf20_0 .net *"_ivl_51", 1 0, L_0x1366fc730;  1 drivers
v0x136635b10_0 .net *"_ivl_52", 31 0, L_0x1366fc7d0;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136635ba0_0 .net *"_ivl_55", 29 0, L_0x1380781c0;  1 drivers
L_0x138078208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x136634740_0 .net/2u *"_ivl_56", 31 0, L_0x138078208;  1 drivers
v0x1366347d0_0 .net *"_ivl_58", 0 0, L_0x1366fc950;  1 drivers
v0x1366340a0_0 .net *"_ivl_6", 32 0, L_0x1366fb6a0;  1 drivers
v0x136634130_0 .net *"_ivl_60", 0 0, L_0x1366fca30;  1 drivers
v0x1467326d0_0 .net *"_ivl_65", 1 0, L_0x1366fcd30;  1 drivers
v0x146732760_0 .net *"_ivl_66", 31 0, L_0x1366fcdd0;  1 drivers
L_0x138078250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1467e70a0_0 .net *"_ivl_69", 29 0, L_0x138078250;  1 drivers
L_0x138078298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1467e7130_0 .net/2u *"_ivl_70", 31 0, L_0x138078298;  1 drivers
v0x1467cf090_0 .net *"_ivl_72", 0 0, L_0x1366fcf50;  1 drivers
v0x1467cf120_0 .net *"_ivl_74", 0 0, L_0x1366fd030;  1 drivers
L_0x138078010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1467b7080_0 .net *"_ivl_9", 24 0, L_0x138078010;  1 drivers
v0x1467b7110_0 .net *"_ivl_94", 0 0, L_0x1366fe9e0;  1 drivers
v0x13664ee90_0 .net "accum_ovrflow", 0 0, v0x13665eea0_0;  1 drivers
v0x13664ef20_0 .net "clk", 0 0, L_0x1366fb520;  1 drivers
v0x13664d6b0_0 .net "cols", 7 0, L_0x1366fd720;  1 drivers
v0x14672b480_0 .net "data_out_regs", 31 0, v0x1366b0c40_0;  1 drivers
v0x1366bc5f0_0 .net "data_out_result", 7 0, v0x1366ab870_0;  1 drivers
v0x1366bc680_0 .net "done", 0 0, v0x13664c480_0;  1 drivers
v0x1366aeee0_0 .net "en_max_pool", 0 0, L_0x1366fde10;  1 drivers
v0x1366aef70_0 .net "img_addr", 5 0, v0x1366c3370_0;  1 drivers
v0x1366ad980_0 .net "img_data", 23 0, v0x136674fe0_0;  1 drivers
v0x1366ada10_0 .net "kern_addr", 5 0, v0x1366c2120_0;  1 drivers
v0x1366acc50_0 .net "kern_addr_mode", 0 0, L_0x1366fdc90;  1 drivers
v0x1366acce0_0 .net "kern_cols", 2 0, L_0x1366fd600;  1 drivers
v0x1366ac5b0_0 .net "kern_data", 23 0, v0x1366618a0_0;  1 drivers
v0x1366ac640_0 .net "kerns", 2 0, L_0x1366fd8c0;  1 drivers
v0x136694900_0 .net "mask", 2 0, L_0x1366fdeb0;  1 drivers
v0x136694990_0 .var "rdata", 31 0;
v0x1366871f0_0 .var "ready", 0 0;
v0x136687280_0 .net "reset", 0 0, L_0x1366fb590;  1 drivers
v0x136685c90_0 .net "result_addr", 5 0, v0x1366b6fa0_0;  1 drivers
v0x136685d20_0 .net "result_cols", 7 0, L_0x1366fda80;  1 drivers
v0x136684f60_0 .net "result_data", 7 0, v0x1366a9000_0;  1 drivers
v0x136684ff0_0 .net "result_valid", 0 0, v0x13669a430_0;  1 drivers
v0x1366848c0_0 .net "shift", 3 0, L_0x1366fdb70;  1 drivers
v0x136684950_0 .net "soft_reset", 0 0, L_0x1366fd4e0;  1 drivers
v0x13666cc10_0 .net "start", 0 0, L_0x1366fd440;  1 drivers
v0x13666cca0_0 .net "stride", 7 0, L_0x1366fd9e0;  1 drivers
v0x13665f500_0 .net "valid", 0 0, L_0x1366fba00;  1 drivers
v0x13665f590_0 .net "wb_clk_i", 0 0, v0x1366fac50_0;  alias, 1 drivers
v0x13665dfa0_0 .net "wb_rst_i", 0 0, v0x1366face0_0;  alias, 1 drivers
v0x13665e030_0 .net "wbs_ack_o", 0 0, v0x1366871f0_0;  alias, 1 drivers
v0x13665d270_0 .net "wbs_adr_i", 31 0, v0x1366fae20_0;  alias, 1 drivers
v0x13665d300_0 .net "wbs_cyc_i", 0 0, v0x1366faeb0_0;  alias, 1 drivers
v0x13665cbd0_0 .net "wbs_dat_i", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x13665cc60_0 .net "wbs_dat_o", 31 0, L_0x1366fbaf0;  alias, 1 drivers
v0x136644e20_0 .net "wbs_sel_i", 3 0, v0x1366fb060_0;  alias, 1 drivers
v0x136644eb0_0 .net "wbs_stb_i", 0 0, v0x1366fb0f0_0;  alias, 1 drivers
v0x136637710_0 .net "wbs_we_i", 0 0, v0x1366fb180_0;  alias, 1 drivers
v0x1366377a0_0 .net "we_img_ram", 0 0, L_0x1366fc680;  1 drivers
v0x1366361b0_0 .net "we_kern_ram", 0 0, L_0x1366fcbc0;  1 drivers
v0x136636240_0 .net "we_regs", 0 0, L_0x1366fc0e0;  1 drivers
v0x136635480_0 .net "we_res_ram", 0 0, L_0x1366fd150;  1 drivers
L_0x1366fb600 .part v0x1366fae20_0, 24, 8;
L_0x1366fb6a0 .concat [ 8 25 0 0], L_0x1366fb600, L_0x138078010;
L_0x1366fb830 .cmp/eq 33, L_0x1366fb6a0, L_0x138078058;
L_0x1366fbc40 .part v0x1366fae20_0, 8, 2;
L_0x1366fbce0 .concat [ 2 30 0 0], L_0x1366fbc40, L_0x1380780a0;
L_0x1366fbe70 .cmp/eq 32, L_0x1366fbce0, L_0x1380780e8;
L_0x1366fc190 .part v0x1366fae20_0, 8, 2;
L_0x1366fc370 .concat [ 2 30 0 0], L_0x1366fc190, L_0x138078130;
L_0x1366fc450 .cmp/eq 32, L_0x1366fc370, L_0x138078178;
L_0x1366fc730 .part v0x1366fae20_0, 8, 2;
L_0x1366fc7d0 .concat [ 2 30 0 0], L_0x1366fc730, L_0x1380781c0;
L_0x1366fc950 .cmp/eq 32, L_0x1366fc7d0, L_0x138078208;
L_0x1366fcd30 .part v0x1366fae20_0, 8, 2;
L_0x1366fcdd0 .concat [ 2 30 0 0], L_0x1366fcd30, L_0x138078250;
L_0x1366fcf50 .cmp/eq 32, L_0x1366fcdd0, L_0x138078298;
L_0x1366fe040 .part v0x1366fae20_0, 2, 2;
L_0x1366fe940 .part L_0x1366fd9e0, 0, 6;
L_0x1366fea70 .part L_0x1366fda80, 0, 6;
L_0x1366feb10 .part v0x1366faf40_0, 0, 24;
L_0x1366fec50 .part v0x1366fae20_0, 2, 6;
L_0x1366fecf0 .part v0x1366faf40_0, 0, 24;
L_0x1366febb0 .part v0x1366fae20_0, 2, 6;
L_0x1366fef80 .part v0x1366fae20_0, 2, 6;
S_0x13665db20 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x13665a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x136659130 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1366b5860_0 .net *"_ivl_6", 29 0, L_0x1366fd1c0;  1 drivers
v0x1366b63c0_0 .net "accum_ovrflow", 0 0, v0x13665eea0_0;  alias, 1 drivers
v0x1366afda0_0 .net "addr", 1 0, L_0x1366fe040;  1 drivers
v0x1366c3c50_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x1366c2ec0_0 .net "cols", 7 0, L_0x1366fd720;  alias, 1 drivers
v0x13669e5e0_0 .net "data_in", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x13669ccd0_0 .net "data_out", 31 0, v0x1366b0c40_0;  alias, 1 drivers
v0x136697710_0 .net "done", 0 0, v0x13664c480_0;  alias, 1 drivers
v0x136698650_0 .net "en_max_pool", 0 0, L_0x1366fde10;  alias, 1 drivers
v0x1366956e0_0 .net "kern_addr_mode", 0 0, L_0x1366fdc90;  alias, 1 drivers
v0x136695d40_0 .net "kern_cols", 2 0, L_0x1366fd600;  alias, 1 drivers
v0x136696400_0 .net "kerns", 2 0, L_0x1366fd8c0;  alias, 1 drivers
v0x136692bc0_0 .net "mask", 2 0, L_0x1366fdeb0;  alias, 1 drivers
v0x1366935d0 .array "regs", 4 0;
v0x1366935d0_0 .net v0x1366935d0 0, 31 0, v0x1366be0f0_0; 1 drivers
v0x1366935d0_1 .net v0x1366935d0 1, 31 0, v0x1366ba8b0_0; 1 drivers
v0x1366935d0_2 .net v0x1366935d0 2, 31 0, v0x1366bb2c0_0; 1 drivers
v0x1366935d0_3 .net v0x1366935d0 3, 31 0, v0x1366bbf30_0; 1 drivers
o0x138040a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1366935d0_4 .net v0x1366935d0 4, 31 0, o0x138040a00; 0 drivers
v0x136688810_0 .net "reset", 0 0, L_0x1366fb590;  alias, 1 drivers
v0x136688f50_0 .net "result_cols", 7 0, L_0x1366fda80;  alias, 1 drivers
v0x136689590_0 .net "shift", 3 0, L_0x1366fdb70;  alias, 1 drivers
v0x136689dd0_0 .net "soft_reset", 0 0, L_0x1366fd4e0;  alias, 1 drivers
v0x13668a410_0 .net "start", 0 0, L_0x1366fd440;  alias, 1 drivers
v0x13668ac30_0 .net "stride", 7 0, L_0x1366fd9e0;  alias, 1 drivers
v0x13668b2b0_0 .net "wr_en", 0 0, L_0x1366fc0e0;  alias, 1 drivers
L_0x1366fd1c0 .part v0x1366be0f0_0, 2, 30;
L_0x1366fd2a0 .concat [ 1 1 30 0], v0x13664c480_0, v0x13665eea0_0, L_0x1366fd1c0;
L_0x1366fd440 .part v0x1366be0f0_0, 2, 1;
L_0x1366fd4e0 .part v0x1366be0f0_0, 3, 1;
L_0x1366fd600 .part v0x1366ba8b0_0, 0, 3;
L_0x1366fd720 .part v0x1366ba8b0_0, 8, 8;
L_0x1366fd8c0 .part v0x1366ba8b0_0, 16, 3;
L_0x1366fd9e0 .part v0x1366ba8b0_0, 24, 8;
L_0x1366fda80 .part v0x1366bb2c0_0, 0, 8;
L_0x1366fdb70 .part v0x1366bb2c0_0, 8, 4;
L_0x1366fdc90 .part v0x1366bb2c0_0, 16, 1;
L_0x1366fde10 .part v0x1366bb2c0_0, 17, 1;
L_0x1366fdeb0 .part v0x1366bb2c0_0, 18, 3;
S_0x13665b310 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x13665db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1366319f0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x1366bd3d0_0 .net "addr", 1 0, L_0x1366fe040;  alias, 1 drivers
v0x1366bda30_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x1366be0f0_0 .var "ctrl0", 31 0;
v0x1366ba8b0_0 .var "ctrl1", 31 0;
v0x1366bb2c0_0 .var "ctrl2", 31 0;
v0x1366bbf30_0 .var "ctrl3", 31 0;
v0x1366b0500_0 .net "data_in", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366b0c40_0 .var "data_out", 31 0;
v0x1366b1280_0 .net "reset", 0 0, L_0x1366fb590;  alias, 1 drivers
v0x1366b1ac0_0 .net "status0", 31 0, L_0x1366fd2a0;  1 drivers
v0x1366b2100_0 .net "status1", 31 0, v0x1366ba8b0_0;  alias, 1 drivers
v0x1366b2920_0 .net "status2", 31 0, v0x1366bb2c0_0;  alias, 1 drivers
v0x1366b2fa0_0 .net "status3", 31 0, v0x1366bbf30_0;  alias, 1 drivers
v0x1366b35a0_0 .net "wr_en", 0 0, L_0x1366fc0e0;  alias, 1 drivers
E_0x1366c0340/0 .event anyedge, v0x1366bd3d0_0, v0x1366b1ac0_0, v0x1366ba8b0_0, v0x1366bb2c0_0;
E_0x1366c0340/1 .event anyedge, v0x1366bbf30_0;
E_0x1366c0340 .event/or E_0x1366c0340/0, E_0x1366c0340/1;
E_0x1366c15a0 .event posedge, v0x1366bda30_0;
S_0x136632670 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x13665a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1366bf400 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1366bf440 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13668e6d0_0 .net "adr_r", 5 0, v0x1366c3370_0;  alias, 1 drivers
v0x1366880b0_0 .net "adr_w", 5 0, L_0x1366fec50;  1 drivers
v0x13669bf60_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x13669b1d0_0 .net "dat_i", 23 0, L_0x1366feb10;  1 drivers
v0x136676330_0 .var "dat_o", 23 0;
v0x136674fe0_0 .var "dat_o2", 23 0;
v0x13666fa20 .array "r", 63 0, 23 0;
v0x136670960_0 .net "we", 0 0, L_0x1366fc680;  alias, 1 drivers
S_0x136635d30 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x13665a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13666d9f0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13666da30 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13666aed0_0 .net "adr_r", 5 0, v0x1366c2120_0;  alias, 1 drivers
v0x13666b8e0_0 .net "adr_w", 5 0, L_0x1366febb0;  1 drivers
v0x13666c550_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x136660b20_0 .net "dat_i", 23 0, L_0x1366fecf0;  1 drivers
v0x136661260_0 .var "dat_o", 23 0;
v0x1366618a0_0 .var "dat_o2", 23 0;
v0x1366620e0 .array "r", 63 0, 23 0;
v0x136662720_0 .net "we", 0 0, L_0x1366fcbc0;  alias, 1 drivers
S_0x136633520 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x13665a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x146750590 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1467505d0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x146750610 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x146750650 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x146750690 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1467506d0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x146750710 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x146750750 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x146750790 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x136632f80_0 .net "accum_ovrflow", 0 0, v0x13665eea0_0;  alias, 1 drivers
v0x136632cb0_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x136631830_0 .net "clr_col_cnt", 0 0, v0x136639ab0_0;  1 drivers
v0x136631520_0 .net "clr_k_col_cnt", 0 0, v0x13663b150_0;  1 drivers
v0x1366b7a70_0 .net "cols", 7 0, L_0x1366fd720;  alias, 1 drivers
v0x1366b7b00_0 .net "done", 0 0, v0x13664c480_0;  alias, 1 drivers
v0x13668fd80_0 .net "en_max_pool", 0 0, L_0x1366fde10;  alias, 1 drivers
v0x13668fe10_0 .net "img_addr", 5 0, v0x1366c3370_0;  alias, 1 drivers
v0x136668090_0 .net "img_data", 23 0, v0x136674fe0_0;  alias, 1 drivers
v0x136668120_0 .net "kern_addr", 5 0, v0x1366c2120_0;  alias, 1 drivers
v0x1366402a0_0 .net "kern_addr_mode", 0 0, L_0x1366fdc90;  alias, 1 drivers
v0x136640330_0 .net "kern_cols", 2 0, L_0x1366fd600;  alias, 1 drivers
v0x1366c4070_0 .net "kern_data", 23 0, v0x1366618a0_0;  alias, 1 drivers
v0x1366c4100_0 .net "kerns", 2 0, L_0x1366fd8c0;  alias, 1 drivers
v0x1366a92f0_0 .net "mask", 2 0, L_0x1366fdeb0;  alias, 1 drivers
v0x1366a9380_0 .net "reset", 0 0, L_0x1366fe750;  1 drivers
v0x13669c380_0 .net "result_addr", 5 0, v0x1366b6fa0_0;  alias, 1 drivers
v0x13669c410_0 .net "result_cols", 5 0, L_0x1366fea70;  1 drivers
v0x136674690_0 .net "result_data", 7 0, v0x1366a9000_0;  alias, 1 drivers
v0x136674720_0 .net "result_valid", 0 0, v0x13669a430_0;  alias, 1 drivers
v0x136659910_0 .net "shift", 3 0, L_0x1366fdb70;  alias, 1 drivers
v0x1366599a0_0 .net "start", 0 0, L_0x1366fd440;  alias, 1 drivers
v0x13664c8a0_0 .net "stride", 5 0, L_0x1366fe940;  1 drivers
S_0x1366aea50 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x136633520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1366c4e80 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x1366c4ec0 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x1366c4f00 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x1366c4f40 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x1366c4f80 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x136639470_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x136639ab0_0 .var "clr_col_cnt", 0 0;
v0x13663a2f0_0 .var "clr_img_addr", 0 0;
v0x13663a930_0 .var "clr_img_st", 0 0;
v0x13663b150_0 .var "clr_k_col_cnt", 0 0;
v0x13663b7d0_0 .var "clr_kerns_cnt", 0 0;
v0x13663bdd0_0 .net "clr_kerns_cnt_d", 7 0, v0x136643af0_0;  1 drivers
v0x13663d670_0 .var "clr_result_addr", 0 0;
v0x13663e090_0 .var "col_cnt", 7 0;
v0x13663ebf0_0 .net "cols", 7 0, L_0x1366fd720;  alias, 1 drivers
v0x13664c480_0 .var "done", 0 0;
v0x13664b6f0_0 .var "en_col_cnt", 0 0;
v0x1366cc940_0 .var "en_img_addr", 0 0;
v0x146719460_0 .var "en_img_st", 0 0;
v0x1366c8950_0 .var "en_k_col_cnt", 0 0;
v0x136623050_0 .var "en_kerns_cnt", 0 0;
v0x1467087c0_0 .net "en_result_addr", 0 0, v0x13669a430_0;  alias, 1 drivers
v0x1366c3370_0 .var "img_addr", 5 0;
v0x1366c2890_0 .var "img_st", 5 0;
v0x1366c2580_0 .var "k_col_cnt", 2 0;
v0x1366c2120_0 .var "kern_addr", 5 0;
v0x1366af740_0 .net "kern_addr_mode", 0 0, L_0x1366fdc90;  alias, 1 drivers
v0x1366b8560_0 .net "kern_cols", 2 0, L_0x1366fd600;  alias, 1 drivers
v0x1366b7d50_0 .net "kerns", 2 0, L_0x1366fd8c0;  alias, 1 drivers
v0x1366b72b0_0 .var "kerns_cnt", 2 0;
v0x1366b8870_0 .net "reset", 0 0, L_0x1366fe750;  alias, 1 drivers
v0x1366b6fa0_0 .var "result_addr", 5 0;
v0x1366aa1e0_0 .net "result_cols", 5 0, L_0x1366fea70;  alias, 1 drivers
v0x1366ae880_0 .net "start", 0 0, L_0x1366fd440;  alias, 1 drivers
v0x1366ae120_0 .var "start_d", 0 0;
v0x1366a9610_0 .var "start_pedge", 0 0;
v0x1366ab1e0_0 .net "stride", 5 0, L_0x1366fe940;  alias, 1 drivers
E_0x13664e540 .event anyedge, v0x1366b6fa0_0, v0x1366aa1e0_0, v0x1467087c0_0;
E_0x13664e580 .event anyedge, v0x13668a410_0, v0x1366ae120_0;
E_0x13664eb00 .event anyedge, v0x1366956e0_0, v0x1366b72b0_0, v0x1366c2580_0;
E_0x13664eb60 .event anyedge, v0x13668a410_0;
E_0x13664d1f0 .event anyedge, v0x13663b150_0;
E_0x136647c30 .event anyedge, v0x136639ab0_0;
E_0x136647c70 .event anyedge, v0x1366b72b0_0, v0x136696400_0, v0x136623050_0;
E_0x136648bb0 .event anyedge, v0x13663e090_0, v0x1366c2ec0_0, v0x13664b6f0_0;
E_0x136649dd0 .event anyedge, v0x1366c2580_0, v0x136695d40_0, v0x13668a410_0;
S_0x1366ac7c0 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x1366aea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x136648b70 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1366430e0_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x136643af0_0 .var "par_out", 7 0;
v0x136644760_0 .net "reset", 0 0, L_0x1366fe750;  alias, 1 drivers
v0x136638d30_0 .net "ser_in", 0 0, v0x13663b7d0_0;  1 drivers
S_0x136683d90 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x136633520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x146732510 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x146732550 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x146732590 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x1467325d0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x146732610 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x146732650 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x146732690 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x136633010 .functor OR 1, L_0x1366fe750, L_0x1366fe5a0, C4<0>, C4<0>;
L_0x1366fe6e0 .functor AND 1, v0x13665aaa0_0, L_0x1366fe640, C4<1>, C4<1>;
v0x1366675c0_0 .net *"_ivl_13", 0 0, L_0x1366fe5a0;  1 drivers
v0x13665a800_0 .net *"_ivl_17", 0 0, L_0x1366fe640;  1 drivers
v0x13665eea0_0 .var "accum_ovrflow", 0 0;
v0x13665e740_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x136659c30_0 .net "clr_col_cnt", 0 0, v0x136639ab0_0;  alias, 1 drivers
v0x13665b800_0 .net "clr_col_cnt_d", 7 0, v0x136682a60_0;  1 drivers
v0x13665b140_0 .net "clr_k_col_cnt", 0 0, v0x13663b150_0;  alias, 1 drivers
v0x13665ad70_0 .net "clr_k_col_cnt_d", 2 0, v0x136674980_0;  1 drivers
v0x13665aaa0_0 .var "clr_mult_accum", 0 0;
v0x136659620_0 .net "en_max_pool", 0 0, L_0x1366fde10;  alias, 1 drivers
v0x136659310_0 .net "img_data", 23 0, v0x136674fe0_0;  alias, 1 drivers
v0x13664db80_0 .net "kern_data", 23 0, v0x1366618a0_0;  alias, 1 drivers
v0x13664cb90_0 .net "mask", 2 0, L_0x1366fdeb0;  alias, 1 drivers
v0x13664bdf0_0 .var "mult_accum", 19 0;
v0x13664bba0_0 .var "mult_accum_mux", 20 0;
v0x13664b0c0_0 .var "mult_accum_r", 20 0;
v0x13664adb0_0 .net "mult_out0", 15 0, v0x136690060_0;  1 drivers
v0x136637f70_0 .var "mult_out0_r", 15 0;
v0x136640d90_0 .net "mult_out1", 15 0, v0x13668f2b0_0;  1 drivers
v0x136640580_0 .var "mult_out1_r", 15 0;
v0x13663fae0_0 .net "mult_out2", 15 0, v0x136681920_0;  1 drivers
v0x1366410a0_0 .var "mult_out2_r", 15 0;
v0x13663f7d0_0 .net "reset", 0 0, L_0x1366fe750;  alias, 1 drivers
v0x136632a10_0 .net "result_data", 7 0, v0x1366a9000_0;  alias, 1 drivers
v0x1366370b0_0 .net "result_valid", 0 0, v0x13669a430_0;  alias, 1 drivers
v0x136636950_0 .net "shift", 3 0, L_0x1366fdb70;  alias, 1 drivers
v0x136631e40_0 .net "shift_out", 7 0, v0x1366678d0_0;  1 drivers
v0x136633a10_0 .net "start", 0 0, L_0x1366fd440;  alias, 1 drivers
v0x136633350_0 .net "start_d", 15 0, v0x136672ba0_0;  1 drivers
E_0x1366b8610 .event anyedge, v0x136674980_0, v0x136672ba0_0;
E_0x1366c21b0 .event anyedge, v0x13664b0c0_0;
E_0x1366c21f0 .event anyedge, v0x13665aaa0_0, v0x13664b0c0_0;
L_0x1366fe0e0 .part v0x136674fe0_0, 0, 8;
L_0x1366fe200 .part v0x1366618a0_0, 0, 8;
L_0x1366fe320 .part v0x136674fe0_0, 8, 8;
L_0x1366fe3c0 .part v0x1366618a0_0, 8, 8;
L_0x1366fe460 .part v0x136674fe0_0, 16, 8;
L_0x1366fe500 .part v0x1366618a0_0, 16, 8;
L_0x1366fe5a0 .part v0x136682a60_0, 3, 1;
L_0x1366fe640 .part v0x136672ba0_0, 2, 1;
S_0x136686d60 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x136683d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1366aa270 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x1366aa750_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x1366aa480_0 .net "data_in", 7 0, v0x1366678d0_0;  alias, 1 drivers
v0x1366a9000_0 .var "data_out", 7 0;
v0x1366a8cf0_0 .var "data_r", 7 0;
v0x13669d660_0 .net "en_maxpool", 0 0, L_0x1366fde10;  alias, 1 drivers
v0x13669c670_0 .var "max_pool_out", 7 0;
v0x13669b8d0_0 .var "max_pool_valid", 0 0;
v0x13669b680_0 .net "reset", 0 0, L_0x136633010;  1 drivers
v0x13669aba0_0 .var "toggle", 0 0;
v0x13669a890_0 .net "valid_in", 0 0, L_0x1366fe6e0;  1 drivers
v0x13669a430_0 .var "valid_out", 0 0;
E_0x1366aabd0 .event anyedge, v0x13669aba0_0, v0x13669a890_0;
E_0x1366c3400 .event anyedge, v0x1366a8cf0_0, v0x1366aa480_0;
S_0x136685170 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x136683d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13669a920 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13669a960 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x136687a50_0 .net/s "a", 7 0, L_0x1366fe0e0;  1 drivers
v0x136690870_0 .net/s "b", 7 0, L_0x1366fe200;  1 drivers
v0x136690060_0 .var/s "out", 15 0;
E_0x1366a9090 .event anyedge, v0x136687a50_0, v0x136690870_0;
S_0x136684ad0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x136683d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x136690900 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x136690940 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13668f5c0_0 .net/s "a", 7 0, L_0x1366fe320;  1 drivers
v0x136690b80_0 .net/s "b", 7 0, L_0x1366fe3c0;  1 drivers
v0x13668f2b0_0 .var/s "out", 15 0;
E_0x1366aa550 .event anyedge, v0x13668f5c0_0, v0x136690b80_0;
S_0x13665c0a0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x136683d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x136690c10 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x136690c50 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x136686b90_0 .net/s "a", 7 0, L_0x1366fe460;  1 drivers
v0x136686430_0 .net/s "b", 7 0, L_0x1366fe500;  1 drivers
v0x136681920_0 .var/s "out", 15 0;
E_0x136682560 .event anyedge, v0x136686b90_0, v0x136686430_0;
S_0x13665f070 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x136683d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x136686500 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x136682e30_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x136682a60_0 .var "par_out", 7 0;
v0x136682790_0 .net "reset", 0 0, L_0x1366fe750;  alias, 1 drivers
v0x136681310_0 .net "ser_in", 0 0, v0x136639ab0_0;  alias, 1 drivers
S_0x13665d480 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x136683d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x136682820 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x136681000_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x136674980_0 .var "par_out", 2 0;
v0x136673be0_0 .net "reset", 0 0, L_0x1366fe750;  alias, 1 drivers
v0x136673990_0 .net "ser_in", 0 0, v0x13663b150_0;  alias, 1 drivers
S_0x13665cde0 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x136683d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x136646260 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x136672eb0_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x136672ba0_0 .var "par_out", 15 0;
v0x136672740_0 .net "reset", 0 0, L_0x1366fe750;  alias, 1 drivers
v0x13665fd60_0 .net "ser_in", 0 0, L_0x1366fd440;  alias, 1 drivers
S_0x1366342b0 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x136683d90;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x136668b80 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x136668bc0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x136668c00 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x136668370_0 .net "in", 19 0, v0x13664bdf0_0;  1 drivers
v0x1366678d0_0 .var "out", 7 0;
v0x136668e90_0 .net "shift", 3 0, L_0x1366fdb70;  alias, 1 drivers
E_0x136682ec0 .event anyedge, v0x136689590_0, v0x136668370_0;
S_0x136637280 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x13665a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13663f860 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13663f8a0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x13664c930_0 .net "adr_r", 5 0, L_0x1366fef80;  1 drivers
v0x1366ad2e0_0 .net "adr_w", 5 0, v0x1366b6fa0_0;  alias, 1 drivers
v0x1366ad370_0 .net "clk", 0 0, L_0x1366fb520;  alias, 1 drivers
v0x1366abf10_0 .net "dat_i", 7 0, v0x1366a9000_0;  alias, 1 drivers
v0x1366abfa0_0 .var "dat_o", 7 0;
v0x1366ab870_0 .var "dat_o2", 7 0;
v0x1366ab900 .array "r", 63 0, 7 0;
v0x13669d190_0 .net "we", 0 0, L_0x1366fee40;  1 drivers
S_0x136635690 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x136683000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x14672b280 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x14672b2c0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x14672b300 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x14672b340 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x14672b380 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x14672b3c0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x14672b400 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x14672b440 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x1366fe8c0 .functor BUFZ 1, v0x1366fac50_0, C4<0>, C4<0>, C4<0>;
L_0x1366ff0e0 .functor BUFZ 1, v0x1366face0_0, C4<0>, C4<0>, C4<0>;
L_0x1366ff3f0 .functor AND 1, L_0x1366ff2b0, v0x1366faeb0_0, C4<1>, C4<1>;
L_0x1366ff4c0 .functor AND 1, L_0x1366ff3f0, v0x1366fb0f0_0, C4<1>, C4<1>;
L_0x1366ff5b0 .functor BUFZ 32, v0x1366d47f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1366ffb70 .functor AND 1, L_0x1366ffa50, L_0x1366ff4c0, C4<1>, C4<1>;
L_0x1366ffca0 .functor AND 1, L_0x1366ffb70, v0x1366fb180_0, C4<1>, C4<1>;
L_0x136704150 .functor AND 1, L_0x1366fff50, L_0x1366ff4c0, C4<1>, C4<1>;
L_0x136704210 .functor AND 1, L_0x136704150, v0x1366fb180_0, C4<1>, C4<1>;
L_0x136704680 .functor AND 1, L_0x1367045e0, L_0x1366ff4c0, C4<1>, C4<1>;
L_0x1367047d0 .functor AND 1, L_0x136704680, v0x1366fb180_0, C4<1>, C4<1>;
L_0x1367048e0 .functor AND 1, L_0x136704a50, L_0x1366ff4c0, C4<1>, C4<1>;
L_0x136704ca0 .functor AND 1, L_0x1367048e0, v0x1366fb180_0, C4<1>, C4<1>;
L_0x136706330 .functor OR 1, L_0x1366ff0e0, L_0x136705050, C4<0>, C4<0>;
L_0x136704c30 .functor NOT 1, v0x1366293e0_0, C4<0>, C4<0>, C4<0>;
L_0x136704b70 .functor AND 1, v0x146739840_0, L_0x136704c30, C4<1>, C4<1>;
L_0x138078328 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x1366d2790_0 .net/2u *"_ivl_10", 32 0, L_0x138078328;  1 drivers
v0x1366d2830_0 .net *"_ivl_12", 0 0, L_0x1366ff2b0;  1 drivers
v0x1366d28d0_0 .net *"_ivl_14", 0 0, L_0x1366ff3f0;  1 drivers
v0x1366d2960_0 .net *"_ivl_23", 1 0, L_0x1366ff700;  1 drivers
v0x1366d2a00_0 .net *"_ivl_24", 31 0, L_0x1366fc230;  1 drivers
L_0x138078370 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366d2af0_0 .net *"_ivl_27", 29 0, L_0x138078370;  1 drivers
L_0x1380783b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366d2ba0_0 .net/2u *"_ivl_28", 31 0, L_0x1380783b8;  1 drivers
v0x1366d2c50_0 .net *"_ivl_30", 0 0, L_0x1366ffa50;  1 drivers
v0x1366d2cf0_0 .net *"_ivl_32", 0 0, L_0x1366ffb70;  1 drivers
v0x1366d2e00_0 .net *"_ivl_37", 1 0, L_0x1366ffd50;  1 drivers
v0x1366d2eb0_0 .net *"_ivl_38", 31 0, L_0x1366ffe30;  1 drivers
L_0x138078400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366d2f60_0 .net *"_ivl_41", 29 0, L_0x138078400;  1 drivers
L_0x138078448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1366d3010_0 .net/2u *"_ivl_42", 31 0, L_0x138078448;  1 drivers
v0x1366d30c0_0 .net *"_ivl_44", 0 0, L_0x1366fff50;  1 drivers
v0x1366d3160_0 .net *"_ivl_46", 0 0, L_0x136704150;  1 drivers
v0x1366d3210_0 .net *"_ivl_5", 7 0, L_0x1366ff150;  1 drivers
v0x1366d32c0_0 .net *"_ivl_51", 1 0, L_0x1367042c0;  1 drivers
v0x1366d3450_0 .net *"_ivl_52", 31 0, L_0x136704360;  1 drivers
L_0x138078490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366d34e0_0 .net *"_ivl_55", 29 0, L_0x138078490;  1 drivers
L_0x1380784d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1366d3590_0 .net/2u *"_ivl_56", 31 0, L_0x1380784d8;  1 drivers
v0x1366d3640_0 .net *"_ivl_58", 0 0, L_0x1367045e0;  1 drivers
v0x1366d36e0_0 .net *"_ivl_6", 32 0, L_0x1366fed90;  1 drivers
v0x1366d3790_0 .net *"_ivl_60", 0 0, L_0x136704680;  1 drivers
v0x1366d3840_0 .net *"_ivl_65", 1 0, L_0x136704840;  1 drivers
v0x1366d38f0_0 .net *"_ivl_66", 31 0, L_0x136704950;  1 drivers
L_0x138078520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366d39a0_0 .net *"_ivl_69", 29 0, L_0x138078520;  1 drivers
L_0x138078568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1366d3a50_0 .net/2u *"_ivl_70", 31 0, L_0x138078568;  1 drivers
v0x1366d3b00_0 .net *"_ivl_72", 0 0, L_0x136704a50;  1 drivers
v0x1366d3ba0_0 .net *"_ivl_74", 0 0, L_0x1367048e0;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366d3c50_0 .net *"_ivl_9", 24 0, L_0x1380782e0;  1 drivers
v0x1366d3d00_0 .net *"_ivl_94", 0 0, L_0x136704c30;  1 drivers
v0x1366d3db0_0 .net "accum_ovrflow", 0 0, v0x1366cf750_0;  1 drivers
v0x1366d3e40_0 .net "clk", 0 0, L_0x1366fe8c0;  1 drivers
v0x1366d3350_0 .net "cols", 7 0, L_0x136705290;  1 drivers
v0x1366d40d0_0 .net "data_out_regs", 31 0, v0x136626c00_0;  1 drivers
v0x1366d4160_0 .net "data_out_result", 7 0, v0x1366d24f0_0;  1 drivers
v0x1366d41f0_0 .net "done", 0 0, v0x1366293e0_0;  1 drivers
v0x1366d4280_0 .net "en_max_pool", 0 0, L_0x136705980;  1 drivers
v0x1366d4310_0 .net "img_addr", 5 0, v0x136633d00_0;  1 drivers
v0x1366d43a0_0 .net "img_data", 23 0, v0x13666d2d0_0;  1 drivers
v0x1366d4440_0 .net "kern_addr", 5 0, v0x136604e10_0;  1 drivers
v0x1366d44e0_0 .net "kern_addr_mode", 0 0, L_0x136705800;  1 drivers
v0x1366d4570_0 .net "kern_cols", 2 0, L_0x136705170;  1 drivers
v0x1366d4610_0 .net "kern_data", 23 0, v0x136628c00_0;  1 drivers
v0x1366d46b0_0 .net "kerns", 2 0, L_0x136705430;  1 drivers
v0x1366d4750_0 .net "mask", 2 0, L_0x136705a20;  1 drivers
v0x1366d47f0_0 .var "rdata", 31 0;
v0x1366d48a0_0 .var "ready", 0 0;
v0x1366d4940_0 .net "reset", 0 0, L_0x1366ff0e0;  1 drivers
v0x1366d49d0_0 .net "result_addr", 5 0, v0x136637920_0;  1 drivers
v0x1366d4a70_0 .net "result_cols", 7 0, L_0x1367055f0;  1 drivers
v0x1366d4b10_0 .net "result_data", 7 0, v0x146725760_0;  1 drivers
v0x1366d4c20_0 .net "result_valid", 0 0, v0x146739840_0;  1 drivers
v0x1366d4d30_0 .net "shift", 3 0, L_0x1367056e0;  1 drivers
v0x1366d4e40_0 .net "soft_reset", 0 0, L_0x136705050;  1 drivers
v0x1366d4ed0_0 .net "start", 0 0, L_0x136704fb0;  1 drivers
v0x1366d4f60_0 .net "stride", 7 0, L_0x136705550;  1 drivers
v0x1366d4ff0_0 .net "valid", 0 0, L_0x1366ff4c0;  1 drivers
v0x1366d5080_0 .net "wb_clk_i", 0 0, v0x1366fac50_0;  alias, 1 drivers
v0x1366d5110_0 .net "wb_rst_i", 0 0, v0x1366face0_0;  alias, 1 drivers
v0x1366d51a0_0 .net "wbs_ack_o", 0 0, v0x1366d48a0_0;  alias, 1 drivers
v0x1366d5230_0 .net "wbs_adr_i", 31 0, v0x1366fae20_0;  alias, 1 drivers
v0x1366d52c0_0 .net "wbs_cyc_i", 0 0, v0x1366faeb0_0;  alias, 1 drivers
v0x1366d5370_0 .net "wbs_dat_i", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366d5400_0 .net "wbs_dat_o", 31 0, L_0x1366ff5b0;  alias, 1 drivers
v0x1366d3ed0_0 .net "wbs_sel_i", 3 0, v0x1366fb060_0;  alias, 1 drivers
v0x1366d3f90_0 .net "wbs_stb_i", 0 0, v0x1366fb0f0_0;  alias, 1 drivers
v0x1366d4040_0 .net "wbs_we_i", 0 0, v0x1366fb180_0;  alias, 1 drivers
v0x1366d54b0_0 .net "we_img_ram", 0 0, L_0x136704210;  1 drivers
v0x1366d5540_0 .net "we_kern_ram", 0 0, L_0x1367047d0;  1 drivers
v0x1366d55f0_0 .net "we_regs", 0 0, L_0x1366ffca0;  1 drivers
v0x1366d56c0_0 .net "we_res_ram", 0 0, L_0x136704ca0;  1 drivers
L_0x1366ff150 .part v0x1366fae20_0, 24, 8;
L_0x1366fed90 .concat [ 8 25 0 0], L_0x1366ff150, L_0x1380782e0;
L_0x1366ff2b0 .cmp/eq 33, L_0x1366fed90, L_0x138078328;
L_0x1366ff700 .part v0x1366fae20_0, 8, 2;
L_0x1366fc230 .concat [ 2 30 0 0], L_0x1366ff700, L_0x138078370;
L_0x1366ffa50 .cmp/eq 32, L_0x1366fc230, L_0x1380783b8;
L_0x1366ffd50 .part v0x1366fae20_0, 8, 2;
L_0x1366ffe30 .concat [ 2 30 0 0], L_0x1366ffd50, L_0x138078400;
L_0x1366fff50 .cmp/eq 32, L_0x1366ffe30, L_0x138078448;
L_0x1367042c0 .part v0x1366fae20_0, 8, 2;
L_0x136704360 .concat [ 2 30 0 0], L_0x1367042c0, L_0x138078490;
L_0x1367045e0 .cmp/eq 32, L_0x136704360, L_0x1380784d8;
L_0x136704840 .part v0x1366fae20_0, 8, 2;
L_0x136704950 .concat [ 2 30 0 0], L_0x136704840, L_0x138078520;
L_0x136704a50 .cmp/eq 32, L_0x136704950, L_0x138078568;
L_0x136705bb0 .part v0x1366fae20_0, 2, 2;
L_0x136706520 .part L_0x136705550, 0, 6;
L_0x136706650 .part L_0x1367055f0, 0, 6;
L_0x1367066f0 .part v0x1366faf40_0, 0, 24;
L_0x136706990 .part v0x1366fae20_0, 2, 6;
L_0x136706a30 .part v0x1366faf40_0, 0, 24;
L_0x136706ad0 .part v0x1366fae20_0, 2, 6;
L_0x136706c00 .part v0x1366fae20_0, 2, 6;
S_0x136634ff0 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x136635690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13665ef30 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1366a2360_0 .net *"_ivl_6", 29 0, L_0x136704d30;  1 drivers
v0x1366a0340_0 .net "accum_ovrflow", 0 0, v0x1366cf750_0;  alias, 1 drivers
v0x1366a03d0_0 .net "addr", 1 0, L_0x136705bb0;  1 drivers
v0x1366bccb0_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x1366bcd40_0 .net "cols", 7 0, L_0x136705290;  alias, 1 drivers
v0x1366088f0_0 .net "data_in", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366a9a00_0 .net "data_out", 31 0, v0x136626c00_0;  alias, 1 drivers
v0x1366a9a90_0 .net "done", 0 0, v0x1366293e0_0;  alias, 1 drivers
v0x13667f010_0 .net "en_max_pool", 0 0, L_0x136705980;  alias, 1 drivers
v0x13667d760_0 .net "kern_addr_mode", 0 0, L_0x136705800;  alias, 1 drivers
v0x13667d7f0_0 .net "kern_cols", 2 0, L_0x136705170;  alias, 1 drivers
v0x13667beb0_0 .net "kerns", 2 0, L_0x136705430;  alias, 1 drivers
v0x13667bf40_0 .net "mask", 2 0, L_0x136705a20;  alias, 1 drivers
v0x13667a5e0 .array "regs", 4 0;
v0x13667a5e0_0 .net v0x13667a5e0 0, 31 0, v0x146729e70_0; 1 drivers
v0x13667a5e0_1 .net v0x13667a5e0 1, 31 0, v0x146729f00_0; 1 drivers
v0x13667a5e0_2 .net v0x13667a5e0 2, 31 0, v0x1467bc840_0; 1 drivers
v0x13667a5e0_3 .net v0x13667a5e0 3, 31 0, v0x1467bc8d0_0; 1 drivers
o0x138043fa0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13667a5e0_4 .net v0x13667a5e0 4, 31 0, o0x138043fa0; 0 drivers
v0x13667a670_0 .net "reset", 0 0, L_0x1366ff0e0;  alias, 1 drivers
v0x136678650_0 .net "result_cols", 7 0, L_0x1367055f0;  alias, 1 drivers
v0x1366786e0_0 .net "shift", 3 0, L_0x1367056e0;  alias, 1 drivers
v0x136681d10_0 .net "soft_reset", 0 0, L_0x136705050;  alias, 1 drivers
v0x136681da0_0 .net "start", 0 0, L_0x136704fb0;  alias, 1 drivers
v0x136657320_0 .net "stride", 7 0, L_0x136705550;  alias, 1 drivers
v0x1366573b0_0 .net "wr_en", 0 0, L_0x1366ffca0;  alias, 1 drivers
L_0x136704d30 .part v0x146729e70_0, 2, 30;
L_0x136704e10 .concat [ 1 1 30 0], v0x1366293e0_0, v0x1366cf750_0, L_0x136704d30;
L_0x136704fb0 .part v0x146729e70_0, 2, 1;
L_0x136705050 .part v0x146729e70_0, 3, 1;
L_0x136705170 .part v0x146729f00_0, 0, 3;
L_0x136705290 .part v0x146729f00_0, 8, 8;
L_0x136705430 .part v0x146729f00_0, 16, 3;
L_0x136705550 .part v0x146729f00_0, 24, 8;
L_0x1367055f0 .part v0x1467bc840_0, 0, 8;
L_0x1367056e0 .part v0x1467bc840_0, 8, 4;
L_0x136705800 .part v0x1467bc840_0, 16, 1;
L_0x136705980 .part v0x1467bc840_0, 17, 1;
L_0x136705a20 .part v0x1467bc840_0, 18, 3;
S_0x1366adb90 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x136634ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x136672c30 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x136635510_0 .net "addr", 1 0, L_0x136705bb0;  alias, 1 drivers
v0x1467ec900_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x146729e70_0 .var "ctrl0", 31 0;
v0x146729f00_0 .var "ctrl1", 31 0;
v0x1467bc840_0 .var "ctrl2", 31 0;
v0x1467bc8d0_0 .var "ctrl3", 31 0;
v0x136626b70_0 .net "data_in", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x136626c00_0 .var "data_out", 31 0;
v0x1366a6d00_0 .net "reset", 0 0, L_0x1366ff0e0;  alias, 1 drivers
v0x1366a5450_0 .net "status0", 31 0, L_0x136704e10;  1 drivers
v0x1366a54e0_0 .net "status1", 31 0, v0x146729f00_0;  alias, 1 drivers
v0x1366a3ba0_0 .net "status2", 31 0, v0x1467bc840_0;  alias, 1 drivers
v0x1366a3c30_0 .net "status3", 31 0, v0x1467bc8d0_0;  alias, 1 drivers
v0x1366a22d0_0 .net "wr_en", 0 0, L_0x1366ffca0;  alias, 1 drivers
E_0x136668400/0 .event anyedge, v0x136635510_0, v0x1366a5450_0, v0x146729f00_0, v0x1467bc840_0;
E_0x136668400/1 .event anyedge, v0x1467bc8d0_0;
E_0x136668400 .event/or E_0x136668400/0, E_0x136668400/1;
E_0x136668440 .event posedge, v0x1467ec900_0;
S_0x1366ae310 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x136635690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13667f0a0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13667f0e0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x136654270_0 .net "adr_r", 5 0, v0x136633d00_0;  alias, 1 drivers
v0x1366528f0_0 .net "adr_w", 5 0, L_0x136706990;  1 drivers
v0x136652990_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x136650960_0 .net "dat_i", 23 0, L_0x1367066f0;  1 drivers
v0x1366509f0_0 .var "dat_o", 23 0;
v0x13666d2d0_0 .var "dat_o2", 23 0;
v0x13666d360 .array "r", 63 0, 23 0;
v0x13665a020_0 .net "we", 0 0, L_0x136704210;  alias, 1 drivers
S_0x1366a0b20 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x136635690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13662f530 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13662f570 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13662c3d0_0 .net "adr_r", 5 0, v0x136604e10_0;  alias, 1 drivers
v0x13662c460_0 .net "adr_w", 5 0, L_0x136706ad0;  1 drivers
v0x13662ab00_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x13662ab90_0 .net "dat_i", 23 0, L_0x136706a30;  1 drivers
v0x136628b70_0 .var "dat_o", 23 0;
v0x136628c00_0 .var "dat_o2", 23 0;
v0x1366454e0 .array "r", 63 0, 23 0;
v0x136645570_0 .net "we", 0 0, L_0x1367047d0;  alias, 1 drivers
S_0x1366a07c0 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x136635690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1467228f0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x146722930 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x146722970 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1467229b0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1467229f0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x146722a30 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x146722a70 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x146722ab0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x146722af0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1366d0ba0_0 .net "accum_ovrflow", 0 0, v0x1366cf750_0;  alias, 1 drivers
v0x1366d0c80_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x1366d0d10_0 .net "clr_col_cnt", 0 0, v0x13665c730_0;  1 drivers
v0x1366d0da0_0 .net "clr_k_col_cnt", 0 0, v0x13665ba80_0;  1 drivers
v0x1366d0e30_0 .net "cols", 7 0, L_0x136705290;  alias, 1 drivers
v0x1366d0f00_0 .net "done", 0 0, v0x1366293e0_0;  alias, 1 drivers
v0x1366d0fd0_0 .net "en_max_pool", 0 0, L_0x136705980;  alias, 1 drivers
v0x1366d1060_0 .net "img_addr", 5 0, v0x136633d00_0;  alias, 1 drivers
v0x1366d1130_0 .net "img_data", 23 0, v0x13666d2d0_0;  alias, 1 drivers
v0x1366d1240_0 .net "kern_addr", 5 0, v0x136604e10_0;  alias, 1 drivers
v0x1366d12d0_0 .net "kern_addr_mode", 0 0, L_0x136705800;  alias, 1 drivers
v0x1366d13a0_0 .net "kern_cols", 2 0, L_0x136705170;  alias, 1 drivers
v0x1366d1470_0 .net "kern_data", 23 0, v0x136628c00_0;  alias, 1 drivers
v0x1366d1500_0 .net "kerns", 2 0, L_0x136705430;  alias, 1 drivers
v0x1366d15d0_0 .net "mask", 2 0, L_0x136705a20;  alias, 1 drivers
v0x1366d1660_0 .net "reset", 0 0, L_0x136706330;  1 drivers
v0x1366d16f0_0 .net "result_addr", 5 0, v0x136637920_0;  alias, 1 drivers
v0x1366d1880_0 .net "result_cols", 5 0, L_0x136706650;  1 drivers
v0x1366d1910_0 .net "result_data", 7 0, v0x146725760_0;  alias, 1 drivers
v0x1366d19a0_0 .net "result_valid", 0 0, v0x146739840_0;  alias, 1 drivers
v0x1366d1a30_0 .net "shift", 3 0, L_0x1367056e0;  alias, 1 drivers
v0x1366d1ac0_0 .net "start", 0 0, L_0x136704fb0;  alias, 1 drivers
v0x1366d1bd0_0 .net "stride", 5 0, L_0x136706520;  1 drivers
S_0x136685ea0 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x1366a07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x136686620 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x136686660 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x1366866a0 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x1366866e0 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x136686720 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x136650e70_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x13665c730_0 .var "clr_col_cnt", 0 0;
v0x13665c7c0_0 .var "clr_img_addr", 0 0;
v0x13665b9f0_0 .var "clr_img_st", 0 0;
v0x13665ba80_0 .var "clr_k_col_cnt", 0 0;
v0x1366363c0_0 .var "clr_kerns_cnt", 0 0;
v0x136636450_0 .net "clr_kerns_cnt_d", 7 0, v0x136651140_0;  1 drivers
v0x136636b40_0 .var "clr_result_addr", 0 0;
v0x136636bd0_0 .var "col_cnt", 7 0;
v0x136629350_0 .net "cols", 7 0, L_0x136705290;  alias, 1 drivers
v0x1366293e0_0 .var "done", 0 0;
v0x136628ff0_0 .var "en_col_cnt", 0 0;
v0x136629080_0 .var "en_img_addr", 0 0;
v0x136627030_0 .var "en_img_st", 0 0;
v0x1366270c0_0 .var "en_k_col_cnt", 0 0;
v0x136634940_0 .var "en_kerns_cnt", 0 0;
v0x1366349d0_0 .net "en_result_addr", 0 0, v0x146739840_0;  alias, 1 drivers
v0x136633d00_0 .var "img_addr", 5 0;
v0x1366af0f0_0 .var "img_st", 5 0;
v0x1366af180_0 .var "k_col_cnt", 2 0;
v0x136604e10_0 .var "kern_addr", 5 0;
v0x136604ea0_0 .net "kern_addr_mode", 0 0, L_0x136705800;  alias, 1 drivers
v0x136687400_0 .net "kern_cols", 2 0, L_0x136705170;  alias, 1 drivers
v0x136687490_0 .net "kerns", 2 0, L_0x136705430;  alias, 1 drivers
v0x13665f710_0 .var "kerns_cnt", 2 0;
v0x13665f7a0_0 .net "reset", 0 0, L_0x136706330;  alias, 1 drivers
v0x136637920_0 .var "result_addr", 5 0;
v0x1366379b0_0 .net "result_cols", 5 0, L_0x136706650;  alias, 1 drivers
v0x13664f150_0 .net "start", 0 0, L_0x136704fb0;  alias, 1 drivers
v0x13664f1e0_0 .var "start_d", 0 0;
v0x13664f270_0 .var "start_pedge", 0 0;
v0x136627360_0 .net "stride", 5 0, L_0x136706520;  alias, 1 drivers
E_0x136678ad0 .event anyedge, v0x136637920_0, v0x1366379b0_0, v0x1366349d0_0;
E_0x136678b30 .event anyedge, v0x136681da0_0, v0x13664f1e0_0;
E_0x136678b70 .event anyedge, v0x13667d760_0, v0x13665f710_0, v0x1366af180_0;
E_0x136678bf0 .event anyedge, v0x136681da0_0;
E_0x136684420 .event anyedge, v0x13665ba80_0;
E_0x136684460 .event anyedge, v0x13665c730_0;
E_0x1366844a0 .event anyedge, v0x13665f710_0, v0x13667beb0_0, v0x136634940_0;
E_0x136684520 .event anyedge, v0x136636bd0_0, v0x1366bcd40_0, v0x136628ff0_0;
E_0x1366836e0 .event anyedge, v0x1366af180_0, v0x13667d7f0_0, v0x136681da0_0;
S_0x13665e1b0 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x136685ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1366844e0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13665e9b0_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x136651140_0 .var "par_out", 7 0;
v0x1366511d0_0 .net "reset", 0 0, L_0x136706330;  alias, 1 drivers
v0x136650de0_0 .net "ser_in", 0 0, v0x1366363c0_0;  1 drivers
S_0x1467111b0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1366a07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x146704d80 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x146704dc0 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x146704e00 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x146704e40 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x146704e80 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x146704ec0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x146704f00 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x1367061b0 .functor OR 1, L_0x136706330, L_0x136706110, C4<0>, C4<0>;
L_0x1367062c0 .functor AND 1, v0x1366cfbb0_0, L_0x136706220, C4<1>, C4<1>;
v0x1366cf5f0_0 .net *"_ivl_13", 0 0, L_0x136706110;  1 drivers
v0x1366cf6b0_0 .net *"_ivl_17", 0 0, L_0x136706220;  1 drivers
v0x1366cf750_0 .var "accum_ovrflow", 0 0;
v0x1366cf820_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x1366cf8b0_0 .net "clr_col_cnt", 0 0, v0x13665c730_0;  alias, 1 drivers
v0x1366cf9c0_0 .net "clr_col_cnt_d", 7 0, v0x1366ce100_0;  1 drivers
v0x1366cfa50_0 .net "clr_k_col_cnt", 0 0, v0x13665ba80_0;  alias, 1 drivers
v0x1366cfb20_0 .net "clr_k_col_cnt_d", 2 0, v0x1366ce7d0_0;  1 drivers
v0x1366cfbb0_0 .var "clr_mult_accum", 0 0;
v0x1366cfcc0_0 .net "en_max_pool", 0 0, L_0x136705980;  alias, 1 drivers
v0x1366cfd50_0 .net "img_data", 23 0, v0x13666d2d0_0;  alias, 1 drivers
v0x1366cfde0_0 .net "kern_data", 23 0, v0x136628c00_0;  alias, 1 drivers
v0x1366cfe70_0 .net "mask", 2 0, L_0x136705a20;  alias, 1 drivers
v0x1366cff20_0 .var "mult_accum", 19 0;
v0x1366cffd0_0 .var "mult_accum_mux", 20 0;
v0x1366d0060_0 .var "mult_accum_r", 20 0;
v0x1366d0110_0 .net "mult_out0", 15 0, v0x1366ccff0_0;  1 drivers
v0x1366d02d0_0 .var "mult_out0_r", 15 0;
v0x1366d0360_0 .net "mult_out1", 15 0, v0x1366cd630_0;  1 drivers
v0x1366d03f0_0 .var "mult_out1_r", 15 0;
v0x1366d0480_0 .net "mult_out2", 15 0, v0x1366cdc60_0;  1 drivers
v0x1366d0510_0 .var "mult_out2_r", 15 0;
v0x1366d05b0_0 .net "reset", 0 0, L_0x136706330;  alias, 1 drivers
v0x1366d0640_0 .net "result_data", 7 0, v0x146725760_0;  alias, 1 drivers
v0x1366d0700_0 .net "result_valid", 0 0, v0x146739840_0;  alias, 1 drivers
v0x1366d07d0_0 .net "shift", 3 0, L_0x1367056e0;  alias, 1 drivers
v0x1366d08a0_0 .net "shift_out", 7 0, v0x1366cf4b0_0;  1 drivers
v0x1366d0970_0 .net "start", 0 0, L_0x136704fb0;  alias, 1 drivers
v0x1366d0a00_0 .net "start_d", 15 0, v0x1366ced00_0;  1 drivers
E_0x136627460 .event anyedge, v0x1366ce7d0_0, v0x1366ced00_0;
E_0x1366274a0 .event anyedge, v0x1366d0060_0;
E_0x146711320 .event anyedge, v0x1366cfbb0_0, v0x1366d0060_0;
L_0x136705c50 .part v0x13666d2d0_0, 0, 8;
L_0x136705d70 .part v0x136628c00_0, 0, 8;
L_0x136705e90 .part v0x13666d2d0_0, 8, 8;
L_0x136705f30 .part v0x136628c00_0, 8, 8;
L_0x136705fd0 .part v0x13666d2d0_0, 16, 8;
L_0x136706070 .part v0x136628c00_0, 16, 8;
L_0x136706110 .part v0x1366ce100_0, 3, 1;
L_0x136706220 .part v0x1366ced00_0, 2, 1;
S_0x14674f0a0 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x1467111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x146711360 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x14674f340_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x1467256c0_0 .net "data_in", 7 0, v0x1366cf4b0_0;  alias, 1 drivers
v0x146725760_0 .var "data_out", 7 0;
v0x1467257f0_0 .var "data_r", 7 0;
v0x146725880_0 .net "en_maxpool", 0 0, L_0x136705980;  alias, 1 drivers
v0x146725950_0 .var "max_pool_out", 7 0;
v0x146746f10_0 .var "max_pool_valid", 0 0;
v0x146746fa0_0 .net "reset", 0 0, L_0x1367061b0;  1 drivers
v0x146747040_0 .var "toggle", 0 0;
v0x146747160_0 .net "valid_in", 0 0, L_0x1367062c0;  1 drivers
v0x146739840_0 .var "valid_out", 0 0;
E_0x14674f2c0 .event anyedge, v0x146747040_0, v0x146747160_0;
E_0x14674f300 .event anyedge, v0x1467257f0_0, v0x1467256c0_0;
S_0x1467398e0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1467111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x146739ab0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x146739af0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366cce90_0 .net/s "a", 7 0, L_0x136705c50;  1 drivers
v0x1366ccf50_0 .net/s "b", 7 0, L_0x136705d70;  1 drivers
v0x1366ccff0_0 .var/s "out", 15 0;
E_0x1366cce50 .event anyedge, v0x1366cce90_0, v0x1366ccf50_0;
S_0x1366cd090 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1467111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1366cd250 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1366cd290 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366cd4d0_0 .net/s "a", 7 0, L_0x136705e90;  1 drivers
v0x1366cd590_0 .net/s "b", 7 0, L_0x136705f30;  1 drivers
v0x1366cd630_0 .var/s "out", 15 0;
E_0x1366cd480 .event anyedge, v0x1366cd4d0_0, v0x1366cd590_0;
S_0x1366cd6d0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1467111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1366cd890 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1366cd8d0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366cdb00_0 .net/s "a", 7 0, L_0x136705fd0;  1 drivers
v0x1366cdbc0_0 .net/s "b", 7 0, L_0x136706070;  1 drivers
v0x1366cdc60_0 .var/s "out", 15 0;
E_0x1366cdaa0 .event anyedge, v0x1366cdb00_0, v0x1366cdbc0_0;
S_0x1366cdd00 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x1467111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1366cdf00 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1366ce060_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x1366ce100_0 .var "par_out", 7 0;
v0x1366ce1a0_0 .net "reset", 0 0, L_0x136706330;  alias, 1 drivers
v0x1366ce230_0 .net "ser_in", 0 0, v0x13665c730_0;  alias, 1 drivers
S_0x1366ce2f0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x1467111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1366ce4b0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1366ce630_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x1366ce7d0_0 .var "par_out", 2 0;
v0x1366ce860_0 .net "reset", 0 0, L_0x136706330;  alias, 1 drivers
v0x1366ce8f0_0 .net "ser_in", 0 0, v0x13665ba80_0;  alias, 1 drivers
S_0x1366ce980 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x1467111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1366ceaf0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1366cec70_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x1366ced00_0 .var "par_out", 15 0;
v0x1366ceda0_0 .net "reset", 0 0, L_0x136706330;  alias, 1 drivers
v0x1366ceeb0_0 .net "ser_in", 0 0, L_0x136704fb0;  alias, 1 drivers
S_0x1366cef40 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x1467111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x1366cf100 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1366cf140 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x1366cf180 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1366cf3f0_0 .net "in", 19 0, v0x1366cff20_0;  1 drivers
v0x1366cf4b0_0 .var "out", 7 0;
v0x1366cf550_0 .net "shift", 3 0, L_0x1367056e0;  alias, 1 drivers
E_0x1366cf390 .event anyedge, v0x1366786e0_0, v0x1366cf3f0_0;
S_0x1366d1de0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x136635690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1366ab3d0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1366ab410 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x1366d21d0_0 .net "adr_r", 5 0, L_0x136706c00;  1 drivers
v0x1366d2280_0 .net "adr_w", 5 0, v0x136637920_0;  alias, 1 drivers
v0x1366d2320_0 .net "clk", 0 0, L_0x1366fe8c0;  alias, 1 drivers
v0x1366d23b0_0 .net "dat_i", 7 0, v0x146725760_0;  alias, 1 drivers
v0x1366d2440_0 .var "dat_o", 7 0;
v0x1366d24f0_0 .var "dat_o2", 7 0;
v0x1366d25a0 .array "r", 63 0, 7 0;
v0x1366d2640_0 .net "we", 0 0, L_0x136704b70;  1 drivers
S_0x1366d5820 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x136683000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1366d5990 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1366d59d0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x1366d5a10 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1366d5a50 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1366d5a90 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x1366d5ad0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1366d5b10 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1366d5b50 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x1367064a0 .functor BUFZ 1, v0x1366fac50_0, C4<0>, C4<0>, C4<0>;
L_0x1366e6990 .functor BUFZ 1, v0x1366face0_0, C4<0>, C4<0>, C4<0>;
L_0x136707180 .functor AND 1, L_0x1367070a0, v0x1366faeb0_0, C4<1>, C4<1>;
L_0x1366f8b50 .functor AND 1, L_0x136707180, v0x1366fb0f0_0, C4<1>, C4<1>;
L_0x1367074b0 .functor BUFZ 32, v0x1366e5ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1367078d0 .functor AND 1, L_0x136707790, L_0x1366f8b50, C4<1>, C4<1>;
L_0x136707a00 .functor AND 1, L_0x1367078d0, v0x1366fb180_0, C4<1>, C4<1>;
L_0x136707e20 .functor AND 1, L_0x136707cb0, L_0x1366f8b50, C4<1>, C4<1>;
L_0x136707ee0 .functor AND 1, L_0x136707e20, v0x1366fb180_0, C4<1>, C4<1>;
L_0x1367082d0 .functor AND 1, L_0x1367081b0, L_0x1366f8b50, C4<1>, C4<1>;
L_0x136708460 .functor AND 1, L_0x1367082d0, v0x1366fb180_0, C4<1>, C4<1>;
L_0x1367086d0 .functor AND 1, L_0x1367087e0, L_0x1366f8b50, C4<1>, C4<1>;
L_0x136708a30 .functor AND 1, L_0x1367086d0, v0x1366fb180_0, C4<1>, C4<1>;
L_0x13670a0a0 .functor OR 1, L_0x1366e6990, L_0x136708dc0, C4<0>, C4<0>;
L_0x1367089c0 .functor NOT 1, v0x1366dbab0_0, C4<0>, C4<0>, C4<0>;
L_0x13670a330 .functor AND 1, v0x1366dde60_0, L_0x1367089c0, C4<1>, C4<1>;
L_0x1380785f8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x1366e3c80_0 .net/2u *"_ivl_10", 32 0, L_0x1380785f8;  1 drivers
v0x1366e3d20_0 .net *"_ivl_12", 0 0, L_0x1367070a0;  1 drivers
v0x1366e3dc0_0 .net *"_ivl_14", 0 0, L_0x136707180;  1 drivers
v0x1366e3e50_0 .net *"_ivl_23", 1 0, L_0x1367075d0;  1 drivers
v0x1366e3ef0_0 .net *"_ivl_24", 31 0, L_0x136707670;  1 drivers
L_0x138078640 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366e3fe0_0 .net *"_ivl_27", 29 0, L_0x138078640;  1 drivers
L_0x138078688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366e4090_0 .net/2u *"_ivl_28", 31 0, L_0x138078688;  1 drivers
v0x1366e4140_0 .net *"_ivl_30", 0 0, L_0x136707790;  1 drivers
v0x1366e41e0_0 .net *"_ivl_32", 0 0, L_0x1367078d0;  1 drivers
v0x1366e42f0_0 .net *"_ivl_37", 1 0, L_0x136707ab0;  1 drivers
v0x1366e43a0_0 .net *"_ivl_38", 31 0, L_0x136707b90;  1 drivers
L_0x1380786d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366e4450_0 .net *"_ivl_41", 29 0, L_0x1380786d0;  1 drivers
L_0x138078718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1366e4500_0 .net/2u *"_ivl_42", 31 0, L_0x138078718;  1 drivers
v0x1366e45b0_0 .net *"_ivl_44", 0 0, L_0x136707cb0;  1 drivers
v0x1366e4650_0 .net *"_ivl_46", 0 0, L_0x136707e20;  1 drivers
v0x1366e4700_0 .net *"_ivl_5", 7 0, L_0x136706f60;  1 drivers
v0x1366e47b0_0 .net *"_ivl_51", 1 0, L_0x136707f90;  1 drivers
v0x1366e4940_0 .net *"_ivl_52", 31 0, L_0x136708030;  1 drivers
L_0x138078760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366e49d0_0 .net *"_ivl_55", 29 0, L_0x138078760;  1 drivers
L_0x1380787a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1366e4a80_0 .net/2u *"_ivl_56", 31 0, L_0x1380787a8;  1 drivers
v0x1366e4b30_0 .net *"_ivl_58", 0 0, L_0x1367081b0;  1 drivers
v0x1366e4bd0_0 .net *"_ivl_6", 32 0, L_0x136707000;  1 drivers
v0x1366e4c80_0 .net *"_ivl_60", 0 0, L_0x1367082d0;  1 drivers
v0x1366e4d30_0 .net *"_ivl_65", 1 0, L_0x1366fcc30;  1 drivers
v0x1366e4de0_0 .net *"_ivl_66", 31 0, L_0x136708740;  1 drivers
L_0x1380787f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366e4e90_0 .net *"_ivl_69", 29 0, L_0x1380787f0;  1 drivers
L_0x138078838 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1366e4f40_0 .net/2u *"_ivl_70", 31 0, L_0x138078838;  1 drivers
v0x1366e4ff0_0 .net *"_ivl_72", 0 0, L_0x1367087e0;  1 drivers
v0x1366e5090_0 .net *"_ivl_74", 0 0, L_0x1367086d0;  1 drivers
L_0x1380785b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366e5140_0 .net *"_ivl_9", 24 0, L_0x1380785b0;  1 drivers
v0x1366e51f0_0 .net *"_ivl_94", 0 0, L_0x1367089c0;  1 drivers
v0x1366e52a0_0 .net "accum_ovrflow", 0 0, v0x1366e0c40_0;  1 drivers
v0x1366e5330_0 .net "clk", 0 0, L_0x1367064a0;  1 drivers
v0x1366e4840_0 .net "cols", 7 0, L_0x136709000;  1 drivers
v0x1366e55c0_0 .net "data_out_regs", 31 0, v0x1366d6ec0_0;  1 drivers
v0x1366e5650_0 .net "data_out_result", 7 0, v0x1366e39e0_0;  1 drivers
v0x1366e56e0_0 .net "done", 0 0, v0x1366dbab0_0;  1 drivers
v0x1366e5770_0 .net "en_max_pool", 0 0, L_0x1367096f0;  1 drivers
v0x1366e5800_0 .net "img_addr", 5 0, v0x1366dbfc0_0;  1 drivers
v0x1366e5890_0 .net "img_data", 23 0, v0x1366d8cd0_0;  1 drivers
v0x1366e5930_0 .net "kern_addr", 5 0, v0x1366dc1a0_0;  1 drivers
v0x1366e59d0_0 .net "kern_addr_mode", 0 0, L_0x136709570;  1 drivers
v0x1366e5a60_0 .net "kern_cols", 2 0, L_0x136708ee0;  1 drivers
v0x1366e5b00_0 .net "kern_data", 23 0, v0x1366d96c0_0;  1 drivers
v0x1366e5ba0_0 .net "kerns", 2 0, L_0x1367091a0;  1 drivers
v0x1366e5c40_0 .net "mask", 2 0, L_0x136709790;  1 drivers
v0x1366e5ce0_0 .var "rdata", 31 0;
v0x1366e5d90_0 .var "ready", 0 0;
v0x1366e5e30_0 .net "reset", 0 0, L_0x1366e6990;  1 drivers
v0x1366e5ec0_0 .net "result_addr", 5 0, v0x1366dc560_0;  1 drivers
v0x1366e5f60_0 .net "result_cols", 7 0, L_0x136709360;  1 drivers
v0x1366e6000_0 .net "result_data", 7 0, v0x1366dd8f0_0;  1 drivers
v0x1366e6110_0 .net "result_valid", 0 0, v0x1366dde60_0;  1 drivers
v0x1366e6220_0 .net "shift", 3 0, L_0x136709450;  1 drivers
v0x1366e6330_0 .net "soft_reset", 0 0, L_0x136708dc0;  1 drivers
v0x1366e63c0_0 .net "start", 0 0, L_0x136708d20;  1 drivers
v0x1366e6450_0 .net "stride", 7 0, L_0x1367092c0;  1 drivers
v0x1366e64e0_0 .net "valid", 0 0, L_0x1366f8b50;  1 drivers
v0x1366e6570_0 .net "wb_clk_i", 0 0, v0x1366fac50_0;  alias, 1 drivers
v0x1366e6600_0 .net "wb_rst_i", 0 0, v0x1366face0_0;  alias, 1 drivers
v0x1366e66d0_0 .net "wbs_ack_o", 0 0, v0x1366e5d90_0;  alias, 1 drivers
v0x1366e6760_0 .net "wbs_adr_i", 31 0, v0x1366fae20_0;  alias, 1 drivers
v0x1366e6830_0 .net "wbs_cyc_i", 0 0, v0x1366faeb0_0;  alias, 1 drivers
v0x1366e6900_0 .net "wbs_dat_i", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366e6a90_0 .net "wbs_dat_o", 31 0, L_0x1367074b0;  alias, 1 drivers
v0x1366e53c0_0 .net "wbs_sel_i", 3 0, v0x1366fb060_0;  alias, 1 drivers
v0x1366e5450_0 .net "wbs_stb_i", 0 0, v0x1366fb0f0_0;  alias, 1 drivers
v0x1366e54e0_0 .net "wbs_we_i", 0 0, v0x1366fb180_0;  alias, 1 drivers
v0x1366e6b20_0 .net "we_img_ram", 0 0, L_0x136707ee0;  1 drivers
v0x1366e6bb0_0 .net "we_kern_ram", 0 0, L_0x136708460;  1 drivers
v0x1366e6c40_0 .net "we_regs", 0 0, L_0x136707a00;  1 drivers
v0x1366e6cd0_0 .net "we_res_ram", 0 0, L_0x136708a30;  1 drivers
L_0x136706f60 .part v0x1366fae20_0, 24, 8;
L_0x136707000 .concat [ 8 25 0 0], L_0x136706f60, L_0x1380785b0;
L_0x1367070a0 .cmp/eq 33, L_0x136707000, L_0x1380785f8;
L_0x1367075d0 .part v0x1366fae20_0, 8, 2;
L_0x136707670 .concat [ 2 30 0 0], L_0x1367075d0, L_0x138078640;
L_0x136707790 .cmp/eq 32, L_0x136707670, L_0x138078688;
L_0x136707ab0 .part v0x1366fae20_0, 8, 2;
L_0x136707b90 .concat [ 2 30 0 0], L_0x136707ab0, L_0x1380786d0;
L_0x136707cb0 .cmp/eq 32, L_0x136707b90, L_0x138078718;
L_0x136707f90 .part v0x1366fae20_0, 8, 2;
L_0x136708030 .concat [ 2 30 0 0], L_0x136707f90, L_0x138078760;
L_0x1367081b0 .cmp/eq 32, L_0x136708030, L_0x1380787a8;
L_0x1366fcc30 .part v0x1366fae20_0, 8, 2;
L_0x136708740 .concat [ 2 30 0 0], L_0x1366fcc30, L_0x1380787f0;
L_0x1367087e0 .cmp/eq 32, L_0x136708740, L_0x138078838;
L_0x136709920 .part v0x1366fae20_0, 2, 2;
L_0x13670a290 .part L_0x1367092c0, 0, 6;
L_0x13670a3c0 .part L_0x136709360, 0, 6;
L_0x13670a460 .part v0x1366faf40_0, 0, 24;
L_0x13670a5a0 .part v0x1366fae20_0, 2, 6;
L_0x13670a640 .part v0x1366faf40_0, 0, 24;
L_0x13670a500 .part v0x1366fae20_0, 2, 6;
L_0x13670a820 .part v0x1366fae20_0, 2, 6;
S_0x1366d6070 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x1366d5820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1366d6230 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1366d74e0_0 .net *"_ivl_6", 29 0, L_0x136708aa0;  1 drivers
v0x1366d75a0_0 .net "accum_ovrflow", 0 0, v0x1366e0c40_0;  alias, 1 drivers
v0x1366d7640_0 .net "addr", 1 0, L_0x136709920;  1 drivers
v0x1366d76d0_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366d7760_0 .net "cols", 7 0, L_0x136709000;  alias, 1 drivers
v0x1366d7830_0 .net "data_in", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366d78c0_0 .net "data_out", 31 0, v0x1366d6ec0_0;  alias, 1 drivers
v0x1366d7960_0 .net "done", 0 0, v0x1366dbab0_0;  alias, 1 drivers
v0x1366d79f0_0 .net "en_max_pool", 0 0, L_0x1367096f0;  alias, 1 drivers
v0x1366d7b10_0 .net "kern_addr_mode", 0 0, L_0x136709570;  alias, 1 drivers
v0x1366d7bb0_0 .net "kern_cols", 2 0, L_0x136708ee0;  alias, 1 drivers
v0x1366d7c60_0 .net "kerns", 2 0, L_0x1367091a0;  alias, 1 drivers
v0x1366d7d10_0 .net "mask", 2 0, L_0x136709790;  alias, 1 drivers
v0x1366d7dc0 .array "regs", 4 0;
v0x1366d7dc0_0 .net v0x1366d7dc0 0, 31 0, v0x1366d6b90_0; 1 drivers
v0x1366d7dc0_1 .net v0x1366d7dc0 1, 31 0, v0x1366d6c20_0; 1 drivers
v0x1366d7dc0_2 .net v0x1366d7dc0 2, 31 0, v0x1366d6cb0_0; 1 drivers
v0x1366d7dc0_3 .net v0x1366d7dc0 3, 31 0, v0x1366d6d80_0; 1 drivers
o0x1380473f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1366d7dc0_4 .net v0x1366d7dc0 4, 31 0, o0x1380473f0; 0 drivers
v0x1366d7f30_0 .net "reset", 0 0, L_0x1366e6990;  alias, 1 drivers
v0x1366d7fc0_0 .net "result_cols", 7 0, L_0x136709360;  alias, 1 drivers
v0x1366d8050_0 .net "shift", 3 0, L_0x136709450;  alias, 1 drivers
v0x1366d81e0_0 .net "soft_reset", 0 0, L_0x136708dc0;  alias, 1 drivers
v0x1366d8270_0 .net "start", 0 0, L_0x136708d20;  alias, 1 drivers
v0x1366d8310_0 .net "stride", 7 0, L_0x1367092c0;  alias, 1 drivers
v0x1366d83c0_0 .net "wr_en", 0 0, L_0x136707a00;  alias, 1 drivers
L_0x136708aa0 .part v0x1366d6b90_0, 2, 30;
L_0x136708b80 .concat [ 1 1 30 0], v0x1366dbab0_0, v0x1366e0c40_0, L_0x136708aa0;
L_0x136708d20 .part v0x1366d6b90_0, 2, 1;
L_0x136708dc0 .part v0x1366d6b90_0, 3, 1;
L_0x136708ee0 .part v0x1366d6c20_0, 0, 3;
L_0x136709000 .part v0x1366d6c20_0, 8, 8;
L_0x1367091a0 .part v0x1366d6c20_0, 16, 3;
L_0x1367092c0 .part v0x1366d6c20_0, 24, 8;
L_0x136709360 .part v0x1366d6cb0_0, 0, 8;
L_0x136709450 .part v0x1366d6cb0_0, 8, 4;
L_0x136709570 .part v0x1366d6cb0_0, 16, 1;
L_0x1367096f0 .part v0x1366d6cb0_0, 17, 1;
L_0x136709790 .part v0x1366d6cb0_0, 18, 3;
S_0x1366d6540 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x1366d6070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1366d6700 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x1366d6a30_0 .net "addr", 1 0, L_0x136709920;  alias, 1 drivers
v0x1366d6af0_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366d6b90_0 .var "ctrl0", 31 0;
v0x1366d6c20_0 .var "ctrl1", 31 0;
v0x1366d6cb0_0 .var "ctrl2", 31 0;
v0x1366d6d80_0 .var "ctrl3", 31 0;
v0x1366d6e20_0 .net "data_in", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366d6ec0_0 .var "data_out", 31 0;
v0x1366d6f70_0 .net "reset", 0 0, L_0x1366e6990;  alias, 1 drivers
v0x1366d7080_0 .net "status0", 31 0, L_0x136708b80;  1 drivers
v0x1366d7120_0 .net "status1", 31 0, v0x1366d6c20_0;  alias, 1 drivers
v0x1366d71e0_0 .net "status2", 31 0, v0x1366d6cb0_0;  alias, 1 drivers
v0x1366d7270_0 .net "status3", 31 0, v0x1366d6d80_0;  alias, 1 drivers
v0x1366d7300_0 .net "wr_en", 0 0, L_0x136707a00;  alias, 1 drivers
E_0x1366d6960/0 .event anyedge, v0x1366d6a30_0, v0x1366d7080_0, v0x1366d6c20_0, v0x1366d6cb0_0;
E_0x1366d6960/1 .event anyedge, v0x1366d6d80_0;
E_0x1366d6960 .event/or E_0x1366d6960/0, E_0x1366d6960/1;
E_0x1366d69e0 .event posedge, v0x1366d6af0_0;
S_0x1366d85b0 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x1366d5820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1366d62d0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1366d6310 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1366d8990_0 .net "adr_r", 5 0, v0x1366dbfc0_0;  alias, 1 drivers
v0x1366d8a40_0 .net "adr_w", 5 0, L_0x13670a5a0;  1 drivers
v0x1366d8ae0_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366d8b70_0 .net "dat_i", 23 0, L_0x13670a460;  1 drivers
v0x1366d8c00_0 .var "dat_o", 23 0;
v0x1366d8cd0_0 .var "dat_o2", 23 0;
v0x1366d8d80 .array "r", 63 0, 23 0;
v0x1366d8e20_0 .net "we", 0 0, L_0x136707ee0;  alias, 1 drivers
S_0x1366d8f70 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x1366d5820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1366d9130 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1366d9170 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1366d93a0_0 .net "adr_r", 5 0, v0x1366dc1a0_0;  alias, 1 drivers
v0x1366d9450_0 .net "adr_w", 5 0, L_0x13670a500;  1 drivers
v0x1366d94f0_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366d9580_0 .net "dat_i", 23 0, L_0x13670a640;  1 drivers
v0x1366d9610_0 .var "dat_o", 23 0;
v0x1366d96c0_0 .var "dat_o2", 23 0;
v0x1366d9770 .array "r", 63 0, 23 0;
v0x1366d9810_0 .net "we", 0 0, L_0x136708460;  alias, 1 drivers
S_0x1366d9960 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x1366d5820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1366d9b20 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1366d9b60 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x1366d9ba0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1366d9be0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1366d9c20 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1366d9c60 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1366d9ca0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x1366d9ce0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x1366d9d20 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1366e2090_0 .net "accum_ovrflow", 0 0, v0x1366e0c40_0;  alias, 1 drivers
v0x1366e2170_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366e2200_0 .net "clr_col_cnt", 0 0, v0x1366db440_0;  1 drivers
v0x1366e2290_0 .net "clr_k_col_cnt", 0 0, v0x1366db610_0;  1 drivers
v0x1366e2320_0 .net "cols", 7 0, L_0x136709000;  alias, 1 drivers
v0x1366e23f0_0 .net "done", 0 0, v0x1366dbab0_0;  alias, 1 drivers
v0x1366e24c0_0 .net "en_max_pool", 0 0, L_0x1367096f0;  alias, 1 drivers
v0x1366e2550_0 .net "img_addr", 5 0, v0x1366dbfc0_0;  alias, 1 drivers
v0x1366e2620_0 .net "img_data", 23 0, v0x1366d8cd0_0;  alias, 1 drivers
v0x1366e2730_0 .net "kern_addr", 5 0, v0x1366dc1a0_0;  alias, 1 drivers
v0x1366e2800_0 .net "kern_addr_mode", 0 0, L_0x136709570;  alias, 1 drivers
v0x1366e28d0_0 .net "kern_cols", 2 0, L_0x136708ee0;  alias, 1 drivers
v0x1366e29a0_0 .net "kern_data", 23 0, v0x1366d96c0_0;  alias, 1 drivers
v0x1366e2a70_0 .net "kerns", 2 0, L_0x1367091a0;  alias, 1 drivers
v0x1366e2b40_0 .net "mask", 2 0, L_0x136709790;  alias, 1 drivers
v0x1366e2bd0_0 .net "reset", 0 0, L_0x13670a0a0;  1 drivers
v0x1366e2c60_0 .net "result_addr", 5 0, v0x1366dc560_0;  alias, 1 drivers
v0x1366e2df0_0 .net "result_cols", 5 0, L_0x13670a3c0;  1 drivers
v0x1366e2e80_0 .net "result_data", 7 0, v0x1366dd8f0_0;  alias, 1 drivers
v0x1366e2f10_0 .net "result_valid", 0 0, v0x1366dde60_0;  alias, 1 drivers
v0x1366e2fa0_0 .net "shift", 3 0, L_0x136709450;  alias, 1 drivers
v0x1366e3030_0 .net "start", 0 0, L_0x136708d20;  alias, 1 drivers
v0x1366e3140_0 .net "stride", 5 0, L_0x13670a290;  1 drivers
S_0x1366da390 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x1366d9960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1366da560 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x1366da5a0 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x1366da5e0 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x1366da620 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x1366da660 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x1366db3a0_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366db440_0 .var "clr_col_cnt", 0 0;
v0x1366db4e0_0 .var "clr_img_addr", 0 0;
v0x1366db570_0 .var "clr_img_st", 0 0;
v0x1366db610_0 .var "clr_k_col_cnt", 0 0;
v0x1366db6f0_0 .var "clr_kerns_cnt", 0 0;
v0x1366db780_0 .net "clr_kerns_cnt_d", 7 0, v0x1366db180_0;  1 drivers
v0x1366db830_0 .var "clr_result_addr", 0 0;
v0x1366db8c0_0 .var "col_cnt", 7 0;
v0x1366db9f0_0 .net "cols", 7 0, L_0x136709000;  alias, 1 drivers
v0x1366dbab0_0 .var "done", 0 0;
v0x1366dbb40_0 .var "en_col_cnt", 0 0;
v0x1366dbbd0_0 .var "en_img_addr", 0 0;
v0x1366dbc60_0 .var "en_img_st", 0 0;
v0x1366dbcf0_0 .var "en_k_col_cnt", 0 0;
v0x1366dbd80_0 .var "en_kerns_cnt", 0 0;
v0x1366dbe20_0 .net "en_result_addr", 0 0, v0x1366dde60_0;  alias, 1 drivers
v0x1366dbfc0_0 .var "img_addr", 5 0;
v0x1366dc080_0 .var "img_st", 5 0;
v0x1366dc110_0 .var "k_col_cnt", 2 0;
v0x1366dc1a0_0 .var "kern_addr", 5 0;
v0x1366dc230_0 .net "kern_addr_mode", 0 0, L_0x136709570;  alias, 1 drivers
v0x1366dc2c0_0 .net "kern_cols", 2 0, L_0x136708ee0;  alias, 1 drivers
v0x1366dc370_0 .net "kerns", 2 0, L_0x1367091a0;  alias, 1 drivers
v0x1366dc420_0 .var "kerns_cnt", 2 0;
v0x1366dc4b0_0 .net "reset", 0 0, L_0x13670a0a0;  alias, 1 drivers
v0x1366dc560_0 .var "result_addr", 5 0;
v0x1366dc600_0 .net "result_cols", 5 0, L_0x13670a3c0;  alias, 1 drivers
v0x1366dc6b0_0 .net "start", 0 0, L_0x136708d20;  alias, 1 drivers
v0x1366dc760_0 .var "start_d", 0 0;
v0x1366dc7f0_0 .var "start_pedge", 0 0;
v0x1366dc890_0 .net "stride", 5 0, L_0x13670a290;  alias, 1 drivers
E_0x1366daa00 .event anyedge, v0x1366dc560_0, v0x1366dc600_0, v0x1366dbe20_0;
E_0x1366daa70 .event anyedge, v0x1366d8270_0, v0x1366dc760_0;
E_0x1366daac0 .event anyedge, v0x1366d7b10_0, v0x1366dc420_0, v0x1366dc110_0;
E_0x1366dab40 .event anyedge, v0x1366d8270_0;
E_0x1366dab80 .event anyedge, v0x1366db610_0;
E_0x1366dac00 .event anyedge, v0x1366db440_0;
E_0x1366dac50 .event anyedge, v0x1366dc420_0, v0x1366d7c60_0, v0x1366dbd80_0;
E_0x1366dacd0 .event anyedge, v0x1366db8c0_0, v0x1366d7760_0, v0x1366dbb40_0;
E_0x1366dad30 .event anyedge, v0x1366dc110_0, v0x1366d7bb0_0, v0x1366d8270_0;
S_0x1366dadc0 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x1366da390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1366dac90 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1366db0e0_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366db180_0 .var "par_out", 7 0;
v0x1366db220_0 .net "reset", 0 0, L_0x13670a0a0;  alias, 1 drivers
v0x1366db2b0_0 .net "ser_in", 0 0, v0x1366db6f0_0;  1 drivers
S_0x1366dcac0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1366d9960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1366dcc90 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x1366dccd0 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x1366dcd10 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x1366dcd50 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1366dcd90 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1366dcdd0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x1366dce10 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x136709f20 .functor OR 1, L_0x13670a0a0, L_0x136709e80, C4<0>, C4<0>;
L_0x13670a030 .functor AND 1, v0x1366e10a0_0, L_0x136709f90, C4<1>, C4<1>;
v0x1366e0ae0_0 .net *"_ivl_13", 0 0, L_0x136709e80;  1 drivers
v0x1366e0ba0_0 .net *"_ivl_17", 0 0, L_0x136709f90;  1 drivers
v0x1366e0c40_0 .var "accum_ovrflow", 0 0;
v0x1366e0d10_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366e0da0_0 .net "clr_col_cnt", 0 0, v0x1366db440_0;  alias, 1 drivers
v0x1366e0eb0_0 .net "clr_col_cnt_d", 7 0, v0x1366df5f0_0;  1 drivers
v0x1366e0f40_0 .net "clr_k_col_cnt", 0 0, v0x1366db610_0;  alias, 1 drivers
v0x1366e1010_0 .net "clr_k_col_cnt_d", 2 0, v0x1366dfcc0_0;  1 drivers
v0x1366e10a0_0 .var "clr_mult_accum", 0 0;
v0x1366e11b0_0 .net "en_max_pool", 0 0, L_0x1367096f0;  alias, 1 drivers
v0x1366e1240_0 .net "img_data", 23 0, v0x1366d8cd0_0;  alias, 1 drivers
v0x1366e12d0_0 .net "kern_data", 23 0, v0x1366d96c0_0;  alias, 1 drivers
v0x1366e1360_0 .net "mask", 2 0, L_0x136709790;  alias, 1 drivers
v0x1366e1410_0 .var "mult_accum", 19 0;
v0x1366e14c0_0 .var "mult_accum_mux", 20 0;
v0x1366e1550_0 .var "mult_accum_r", 20 0;
v0x1366e1600_0 .net "mult_out0", 15 0, v0x1366de4e0_0;  1 drivers
v0x1366e17c0_0 .var "mult_out0_r", 15 0;
v0x1366e1850_0 .net "mult_out1", 15 0, v0x1366deb20_0;  1 drivers
v0x1366e18e0_0 .var "mult_out1_r", 15 0;
v0x1366e1970_0 .net "mult_out2", 15 0, v0x1366df150_0;  1 drivers
v0x1366e1a00_0 .var "mult_out2_r", 15 0;
v0x1366e1aa0_0 .net "reset", 0 0, L_0x13670a0a0;  alias, 1 drivers
v0x1366e1b30_0 .net "result_data", 7 0, v0x1366dd8f0_0;  alias, 1 drivers
v0x1366e1bf0_0 .net "result_valid", 0 0, v0x1366dde60_0;  alias, 1 drivers
v0x1366e1cc0_0 .net "shift", 3 0, L_0x136709450;  alias, 1 drivers
v0x1366e1d90_0 .net "shift_out", 7 0, v0x1366e09a0_0;  1 drivers
v0x1366e1e60_0 .net "start", 0 0, L_0x136708d20;  alias, 1 drivers
v0x1366e1ef0_0 .net "start_d", 15 0, v0x1366e01f0_0;  1 drivers
E_0x1366dd2a0 .event anyedge, v0x1366dfcc0_0, v0x1366e01f0_0;
E_0x1366dd2f0 .event anyedge, v0x1366e1550_0;
E_0x1366dd340 .event anyedge, v0x1366e10a0_0, v0x1366e1550_0;
L_0x1367099c0 .part v0x1366d8cd0_0, 0, 8;
L_0x136709ae0 .part v0x1366d96c0_0, 0, 8;
L_0x136709c00 .part v0x1366d8cd0_0, 8, 8;
L_0x136709ca0 .part v0x1366d96c0_0, 8, 8;
L_0x136709d40 .part v0x1366d8cd0_0, 16, 8;
L_0x136709de0 .part v0x1366d96c0_0, 16, 8;
L_0x136709e80 .part v0x1366df5f0_0, 3, 1;
L_0x136709f90 .part v0x1366e01f0_0, 2, 1;
S_0x1366dd3a0 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x1366dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1366dd510 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x1366dd7b0_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366dd850_0 .net "data_in", 7 0, v0x1366e09a0_0;  alias, 1 drivers
v0x1366dd8f0_0 .var "data_out", 7 0;
v0x1366dd980_0 .var "data_r", 7 0;
v0x1366dda10_0 .net "en_maxpool", 0 0, L_0x1367096f0;  alias, 1 drivers
v0x1366ddae0_0 .var "max_pool_out", 7 0;
v0x1366ddb70_0 .var "max_pool_valid", 0 0;
v0x1366ddc00_0 .net "reset", 0 0, L_0x136709f20;  1 drivers
v0x1366ddca0_0 .var "toggle", 0 0;
v0x1366dddc0_0 .net "valid_in", 0 0, L_0x13670a030;  1 drivers
v0x1366dde60_0 .var "valid_out", 0 0;
E_0x1366dd700 .event anyedge, v0x1366ddca0_0, v0x1366dddc0_0;
E_0x1366dd760 .event anyedge, v0x1366dd980_0, v0x1366dd850_0;
S_0x1366ddf70 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1366dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1366de140 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1366de180 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366de380_0 .net/s "a", 7 0, L_0x1367099c0;  1 drivers
v0x1366de440_0 .net/s "b", 7 0, L_0x136709ae0;  1 drivers
v0x1366de4e0_0 .var/s "out", 15 0;
E_0x1366de330 .event anyedge, v0x1366de380_0, v0x1366de440_0;
S_0x1366de580 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1366dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1366de740 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1366de780 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366de9c0_0 .net/s "a", 7 0, L_0x136709c00;  1 drivers
v0x1366dea80_0 .net/s "b", 7 0, L_0x136709ca0;  1 drivers
v0x1366deb20_0 .var/s "out", 15 0;
E_0x1366de970 .event anyedge, v0x1366de9c0_0, v0x1366dea80_0;
S_0x1366debc0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1366dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1366ded80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1366dedc0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366deff0_0 .net/s "a", 7 0, L_0x136709d40;  1 drivers
v0x1366df0b0_0 .net/s "b", 7 0, L_0x136709de0;  1 drivers
v0x1366df150_0 .var/s "out", 15 0;
E_0x1366def90 .event anyedge, v0x1366deff0_0, v0x1366df0b0_0;
S_0x1366df1f0 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x1366dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1366df3f0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1366df550_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366df5f0_0 .var "par_out", 7 0;
v0x1366df690_0 .net "reset", 0 0, L_0x13670a0a0;  alias, 1 drivers
v0x1366df720_0 .net "ser_in", 0 0, v0x1366db440_0;  alias, 1 drivers
S_0x1366df7e0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x1366dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1366df9a0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1366dfb20_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366dfcc0_0 .var "par_out", 2 0;
v0x1366dfd50_0 .net "reset", 0 0, L_0x13670a0a0;  alias, 1 drivers
v0x1366dfde0_0 .net "ser_in", 0 0, v0x1366db610_0;  alias, 1 drivers
S_0x1366dfe70 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x1366dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1366dffe0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1366e0160_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366e01f0_0 .var "par_out", 15 0;
v0x1366e0290_0 .net "reset", 0 0, L_0x13670a0a0;  alias, 1 drivers
v0x1366e03a0_0 .net "ser_in", 0 0, L_0x136708d20;  alias, 1 drivers
S_0x1366e0430 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x1366dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x1366e05f0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1366e0630 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x1366e0670 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1366e08e0_0 .net "in", 19 0, v0x1366e1410_0;  1 drivers
v0x1366e09a0_0 .var "out", 7 0;
v0x1366e0a40_0 .net "shift", 3 0, L_0x136709450;  alias, 1 drivers
E_0x1366e0880 .event anyedge, v0x1366d8050_0, v0x1366e08e0_0;
S_0x1366e32d0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x1366d5820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1366da0e0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1366da120 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x1366e36c0_0 .net "adr_r", 5 0, L_0x13670a820;  1 drivers
v0x1366e3770_0 .net "adr_w", 5 0, v0x1366dc560_0;  alias, 1 drivers
v0x1366e3810_0 .net "clk", 0 0, L_0x1367064a0;  alias, 1 drivers
v0x1366e38a0_0 .net "dat_i", 7 0, v0x1366dd8f0_0;  alias, 1 drivers
v0x1366e3930_0 .var "dat_o", 7 0;
v0x1366e39e0_0 .var "dat_o2", 7 0;
v0x1366e3a90 .array "r", 63 0, 7 0;
v0x1366e3b30_0 .net "we", 0 0, L_0x13670a330;  1 drivers
S_0x1366e6e00 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x136683000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1366e6f70 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1366e6fb0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x1366e6ff0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1366e7030 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1366e7070 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x1366e70b0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1366e70f0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1366e7130 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x13670a210 .functor BUFZ 1, v0x1366fac50_0, C4<0>, C4<0>, C4<0>;
L_0x1366ff860 .functor BUFZ 1, v0x1366face0_0, C4<0>, C4<0>, C4<0>;
L_0x13670aac0 .functor AND 1, L_0x13670a980, v0x1366faeb0_0, C4<1>, C4<1>;
L_0x13670ab90 .functor AND 1, L_0x13670aac0, v0x1366fb0f0_0, C4<1>, C4<1>;
L_0x13670ac80 .functor BUFZ 32, v0x1366f72b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13670b210 .functor AND 1, L_0x1367044e0, L_0x13670ab90, C4<1>, C4<1>;
L_0x13670b340 .functor AND 1, L_0x13670b210, v0x1366fb180_0, C4<1>, C4<1>;
L_0x13670b760 .functor AND 1, L_0x13670b5f0, L_0x13670ab90, C4<1>, C4<1>;
L_0x13670b820 .functor AND 1, L_0x13670b760, v0x1366fb180_0, C4<1>, C4<1>;
L_0x13670bc10 .functor AND 1, L_0x13670baf0, L_0x13670ab90, C4<1>, C4<1>;
L_0x13670bda0 .functor AND 1, L_0x13670bc10, v0x1366fb180_0, C4<1>, C4<1>;
L_0x13670beb0 .functor AND 1, L_0x13670c000, L_0x13670ab90, C4<1>, C4<1>;
L_0x13670c250 .functor AND 1, L_0x13670beb0, v0x1366fb180_0, C4<1>, C4<1>;
L_0x13670d8e0 .functor OR 1, L_0x1366ff860, L_0x13670c600, C4<0>, C4<0>;
L_0x13670c1e0 .functor NOT 1, v0x1366ed080_0, C4<0>, C4<0>, C4<0>;
L_0x13670db70 .functor AND 1, v0x1366ef430_0, L_0x13670c1e0, C4<1>, C4<1>;
L_0x1380788c8 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x1366f5250_0 .net/2u *"_ivl_10", 32 0, L_0x1380788c8;  1 drivers
v0x1366f52f0_0 .net *"_ivl_12", 0 0, L_0x13670a980;  1 drivers
v0x1366f5390_0 .net *"_ivl_14", 0 0, L_0x13670aac0;  1 drivers
v0x1366f5420_0 .net *"_ivl_23", 1 0, L_0x13670add0;  1 drivers
v0x1366f54c0_0 .net *"_ivl_24", 31 0, L_0x13670ae70;  1 drivers
L_0x138078910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366f55b0_0 .net *"_ivl_27", 29 0, L_0x138078910;  1 drivers
L_0x138078958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366f5660_0 .net/2u *"_ivl_28", 31 0, L_0x138078958;  1 drivers
v0x1366f5710_0 .net *"_ivl_30", 0 0, L_0x1367044e0;  1 drivers
v0x1366f57b0_0 .net *"_ivl_32", 0 0, L_0x13670b210;  1 drivers
v0x1366f58c0_0 .net *"_ivl_37", 1 0, L_0x13670b3f0;  1 drivers
v0x1366f5970_0 .net *"_ivl_38", 31 0, L_0x13670b4d0;  1 drivers
L_0x1380789a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366f5a20_0 .net *"_ivl_41", 29 0, L_0x1380789a0;  1 drivers
L_0x1380789e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1366f5ad0_0 .net/2u *"_ivl_42", 31 0, L_0x1380789e8;  1 drivers
v0x1366f5b80_0 .net *"_ivl_44", 0 0, L_0x13670b5f0;  1 drivers
v0x1366f5c20_0 .net *"_ivl_46", 0 0, L_0x13670b760;  1 drivers
v0x1366f5cd0_0 .net *"_ivl_5", 7 0, L_0x1366ff8d0;  1 drivers
v0x1366f5d80_0 .net *"_ivl_51", 1 0, L_0x13670b8d0;  1 drivers
v0x1366f5f10_0 .net *"_ivl_52", 31 0, L_0x13670b970;  1 drivers
L_0x138078a30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366f5fa0_0 .net *"_ivl_55", 29 0, L_0x138078a30;  1 drivers
L_0x138078a78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1366f6050_0 .net/2u *"_ivl_56", 31 0, L_0x138078a78;  1 drivers
v0x1366f6100_0 .net *"_ivl_58", 0 0, L_0x13670baf0;  1 drivers
v0x1366f61a0_0 .net *"_ivl_6", 32 0, L_0x13670a6e0;  1 drivers
v0x1366f6250_0 .net *"_ivl_60", 0 0, L_0x13670bc10;  1 drivers
v0x1366f6300_0 .net *"_ivl_65", 1 0, L_0x13670be10;  1 drivers
v0x1366f63b0_0 .net *"_ivl_66", 31 0, L_0x13670bf20;  1 drivers
L_0x138078ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366f6460_0 .net *"_ivl_69", 29 0, L_0x138078ac0;  1 drivers
L_0x138078b08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1366f6510_0 .net/2u *"_ivl_70", 31 0, L_0x138078b08;  1 drivers
v0x1366f65c0_0 .net *"_ivl_72", 0 0, L_0x13670c000;  1 drivers
v0x1366f6660_0 .net *"_ivl_74", 0 0, L_0x13670beb0;  1 drivers
L_0x138078880 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1366f6710_0 .net *"_ivl_9", 24 0, L_0x138078880;  1 drivers
v0x1366f67c0_0 .net *"_ivl_94", 0 0, L_0x13670c1e0;  1 drivers
v0x1366f6870_0 .net "accum_ovrflow", 0 0, v0x1366f2210_0;  1 drivers
v0x1366f6900_0 .net "clk", 0 0, L_0x13670a210;  1 drivers
v0x1366f5e10_0 .net "cols", 7 0, L_0x13670c840;  1 drivers
v0x1366f6b90_0 .net "data_out_regs", 31 0, v0x1366e8490_0;  1 drivers
v0x1366f6c20_0 .net "data_out_result", 7 0, v0x1366f4fb0_0;  1 drivers
v0x1366f6cb0_0 .net "done", 0 0, v0x1366ed080_0;  1 drivers
v0x1366f6d40_0 .net "en_max_pool", 0 0, L_0x13670cf30;  1 drivers
v0x1366f6dd0_0 .net "img_addr", 5 0, v0x1366ed590_0;  1 drivers
v0x1366f6e60_0 .net "img_data", 23 0, v0x1366ea2a0_0;  1 drivers
v0x1366f6f00_0 .net "kern_addr", 5 0, v0x1366ed770_0;  1 drivers
v0x1366f6fa0_0 .net "kern_addr_mode", 0 0, L_0x13670cdb0;  1 drivers
v0x1366f7030_0 .net "kern_cols", 2 0, L_0x13670c720;  1 drivers
v0x1366f70d0_0 .net "kern_data", 23 0, v0x1366eac90_0;  1 drivers
v0x1366f7170_0 .net "kerns", 2 0, L_0x13670c9e0;  1 drivers
v0x1366f7210_0 .net "mask", 2 0, L_0x13670cfd0;  1 drivers
v0x1366f72b0_0 .var "rdata", 31 0;
v0x1366f7360_0 .var "ready", 0 0;
v0x1366f7400_0 .net "reset", 0 0, L_0x1366ff860;  1 drivers
v0x1366f7490_0 .net "result_addr", 5 0, v0x1366edb30_0;  1 drivers
v0x1366f7530_0 .net "result_cols", 7 0, L_0x13670cba0;  1 drivers
v0x1366f75d0_0 .net "result_data", 7 0, v0x1366eeec0_0;  1 drivers
v0x1366f76e0_0 .net "result_valid", 0 0, v0x1366ef430_0;  1 drivers
v0x1366f77f0_0 .net "shift", 3 0, L_0x13670cc90;  1 drivers
v0x1366f7900_0 .net "soft_reset", 0 0, L_0x13670c600;  1 drivers
v0x1366f7990_0 .net "start", 0 0, L_0x13670c560;  1 drivers
v0x1366f7a20_0 .net "stride", 7 0, L_0x13670cb00;  1 drivers
v0x1366f7ab0_0 .net "valid", 0 0, L_0x13670ab90;  1 drivers
v0x1366f7b40_0 .net "wb_clk_i", 0 0, v0x1366fac50_0;  alias, 1 drivers
v0x1366f7bd0_0 .net "wb_rst_i", 0 0, v0x1366face0_0;  alias, 1 drivers
v0x1366f7c60_0 .net "wbs_ack_o", 0 0, v0x1366f7360_0;  alias, 1 drivers
v0x1366f7cf0_0 .net "wbs_adr_i", 31 0, v0x1366fae20_0;  alias, 1 drivers
v0x1366f7d80_0 .net "wbs_cyc_i", 0 0, v0x1366faeb0_0;  alias, 1 drivers
v0x1366f7e10_0 .net "wbs_dat_i", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366f7ea0_0 .net "wbs_dat_o", 31 0, L_0x13670ac80;  alias, 1 drivers
v0x1366f6990_0 .net "wbs_sel_i", 3 0, v0x1366fb060_0;  alias, 1 drivers
v0x1366f6a20_0 .net "wbs_stb_i", 0 0, v0x1366fb0f0_0;  alias, 1 drivers
v0x1366f6ab0_0 .net "wbs_we_i", 0 0, v0x1366fb180_0;  alias, 1 drivers
v0x1366f7f30_0 .net "we_img_ram", 0 0, L_0x13670b820;  1 drivers
v0x1366f7fc0_0 .net "we_kern_ram", 0 0, L_0x13670bda0;  1 drivers
v0x1366f8050_0 .net "we_regs", 0 0, L_0x13670b340;  1 drivers
v0x1366f8120_0 .net "we_res_ram", 0 0, L_0x13670c250;  1 drivers
L_0x1366ff8d0 .part v0x1366fae20_0, 24, 8;
L_0x13670a6e0 .concat [ 8 25 0 0], L_0x1366ff8d0, L_0x138078880;
L_0x13670a980 .cmp/eq 33, L_0x13670a6e0, L_0x1380788c8;
L_0x13670add0 .part v0x1366fae20_0, 8, 2;
L_0x13670ae70 .concat [ 2 30 0 0], L_0x13670add0, L_0x138078910;
L_0x1367044e0 .cmp/eq 32, L_0x13670ae70, L_0x138078958;
L_0x13670b3f0 .part v0x1366fae20_0, 8, 2;
L_0x13670b4d0 .concat [ 2 30 0 0], L_0x13670b3f0, L_0x1380789a0;
L_0x13670b5f0 .cmp/eq 32, L_0x13670b4d0, L_0x1380789e8;
L_0x13670b8d0 .part v0x1366fae20_0, 8, 2;
L_0x13670b970 .concat [ 2 30 0 0], L_0x13670b8d0, L_0x138078a30;
L_0x13670baf0 .cmp/eq 32, L_0x13670b970, L_0x138078a78;
L_0x13670be10 .part v0x1366fae20_0, 8, 2;
L_0x13670bf20 .concat [ 2 30 0 0], L_0x13670be10, L_0x138078ac0;
L_0x13670c000 .cmp/eq 32, L_0x13670bf20, L_0x138078b08;
L_0x13670d160 .part v0x1366fae20_0, 2, 2;
L_0x13670dad0 .part L_0x13670cb00, 0, 6;
L_0x13670dc00 .part L_0x13670cba0, 0, 6;
L_0x13670dca0 .part v0x1366faf40_0, 0, 24;
L_0x13670dde0 .part v0x1366fae20_0, 2, 6;
L_0x13670de80 .part v0x1366faf40_0, 0, 24;
L_0x13670dd40 .part v0x1366fae20_0, 2, 6;
L_0x13670e060 .part v0x1366fae20_0, 2, 6;
S_0x1366e7630 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x1366e6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1366e77f0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1366e8ab0_0 .net *"_ivl_6", 29 0, L_0x13670c2e0;  1 drivers
v0x1366e8b70_0 .net "accum_ovrflow", 0 0, v0x1366f2210_0;  alias, 1 drivers
v0x1366e8c10_0 .net "addr", 1 0, L_0x13670d160;  1 drivers
v0x1366e8ca0_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366e8d30_0 .net "cols", 7 0, L_0x13670c840;  alias, 1 drivers
v0x1366e8e00_0 .net "data_in", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366e8e90_0 .net "data_out", 31 0, v0x1366e8490_0;  alias, 1 drivers
v0x1366e8f30_0 .net "done", 0 0, v0x1366ed080_0;  alias, 1 drivers
v0x1366e8fc0_0 .net "en_max_pool", 0 0, L_0x13670cf30;  alias, 1 drivers
v0x1366e90e0_0 .net "kern_addr_mode", 0 0, L_0x13670cdb0;  alias, 1 drivers
v0x1366e9180_0 .net "kern_cols", 2 0, L_0x13670c720;  alias, 1 drivers
v0x1366e9230_0 .net "kerns", 2 0, L_0x13670c9e0;  alias, 1 drivers
v0x1366e92e0_0 .net "mask", 2 0, L_0x13670cfd0;  alias, 1 drivers
v0x1366e9390 .array "regs", 4 0;
v0x1366e9390_0 .net v0x1366e9390 0, 31 0, v0x1366e8160_0; 1 drivers
v0x1366e9390_1 .net v0x1366e9390 1, 31 0, v0x1366e81f0_0; 1 drivers
v0x1366e9390_2 .net v0x1366e9390 2, 31 0, v0x1366e8280_0; 1 drivers
v0x1366e9390_3 .net v0x1366e9390 3, 31 0, v0x1366e8350_0; 1 drivers
o0x13804a840 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1366e9390_4 .net v0x1366e9390 4, 31 0, o0x13804a840; 0 drivers
v0x1366e9500_0 .net "reset", 0 0, L_0x1366ff860;  alias, 1 drivers
v0x1366e9590_0 .net "result_cols", 7 0, L_0x13670cba0;  alias, 1 drivers
v0x1366e9620_0 .net "shift", 3 0, L_0x13670cc90;  alias, 1 drivers
v0x1366e97b0_0 .net "soft_reset", 0 0, L_0x13670c600;  alias, 1 drivers
v0x1366e9840_0 .net "start", 0 0, L_0x13670c560;  alias, 1 drivers
v0x1366e98e0_0 .net "stride", 7 0, L_0x13670cb00;  alias, 1 drivers
v0x1366e9990_0 .net "wr_en", 0 0, L_0x13670b340;  alias, 1 drivers
L_0x13670c2e0 .part v0x1366e8160_0, 2, 30;
L_0x13670c3c0 .concat [ 1 1 30 0], v0x1366ed080_0, v0x1366f2210_0, L_0x13670c2e0;
L_0x13670c560 .part v0x1366e8160_0, 2, 1;
L_0x13670c600 .part v0x1366e8160_0, 3, 1;
L_0x13670c720 .part v0x1366e81f0_0, 0, 3;
L_0x13670c840 .part v0x1366e81f0_0, 8, 8;
L_0x13670c9e0 .part v0x1366e81f0_0, 16, 3;
L_0x13670cb00 .part v0x1366e81f0_0, 24, 8;
L_0x13670cba0 .part v0x1366e8280_0, 0, 8;
L_0x13670cc90 .part v0x1366e8280_0, 8, 4;
L_0x13670cdb0 .part v0x1366e8280_0, 16, 1;
L_0x13670cf30 .part v0x1366e8280_0, 17, 1;
L_0x13670cfd0 .part v0x1366e8280_0, 18, 3;
S_0x1366e7b00 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x1366e7630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1366e7cd0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x1366e8000_0 .net "addr", 1 0, L_0x13670d160;  alias, 1 drivers
v0x1366e80c0_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366e8160_0 .var "ctrl0", 31 0;
v0x1366e81f0_0 .var "ctrl1", 31 0;
v0x1366e8280_0 .var "ctrl2", 31 0;
v0x1366e8350_0 .var "ctrl3", 31 0;
v0x1366e83f0_0 .net "data_in", 31 0, v0x1366faf40_0;  alias, 1 drivers
v0x1366e8490_0 .var "data_out", 31 0;
v0x1366e8540_0 .net "reset", 0 0, L_0x1366ff860;  alias, 1 drivers
v0x1366e8650_0 .net "status0", 31 0, L_0x13670c3c0;  1 drivers
v0x1366e86f0_0 .net "status1", 31 0, v0x1366e81f0_0;  alias, 1 drivers
v0x1366e87b0_0 .net "status2", 31 0, v0x1366e8280_0;  alias, 1 drivers
v0x1366e8840_0 .net "status3", 31 0, v0x1366e8350_0;  alias, 1 drivers
v0x1366e88d0_0 .net "wr_en", 0 0, L_0x13670b340;  alias, 1 drivers
E_0x1366e7f30/0 .event anyedge, v0x1366e8000_0, v0x1366e8650_0, v0x1366e81f0_0, v0x1366e8280_0;
E_0x1366e7f30/1 .event anyedge, v0x1366e8350_0;
E_0x1366e7f30 .event/or E_0x1366e7f30/0, E_0x1366e7f30/1;
E_0x1366e7fb0 .event posedge, v0x1366e80c0_0;
S_0x1366e9b80 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x1366e6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1366e7890 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1366e78d0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1366e9f60_0 .net "adr_r", 5 0, v0x1366ed590_0;  alias, 1 drivers
v0x1366ea010_0 .net "adr_w", 5 0, L_0x13670dde0;  1 drivers
v0x1366ea0b0_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366ea140_0 .net "dat_i", 23 0, L_0x13670dca0;  1 drivers
v0x1366ea1d0_0 .var "dat_o", 23 0;
v0x1366ea2a0_0 .var "dat_o2", 23 0;
v0x1366ea350 .array "r", 63 0, 23 0;
v0x1366ea3f0_0 .net "we", 0 0, L_0x13670b820;  alias, 1 drivers
S_0x1366ea540 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x1366e6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1366ea700 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1366ea740 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1366ea970_0 .net "adr_r", 5 0, v0x1366ed770_0;  alias, 1 drivers
v0x1366eaa20_0 .net "adr_w", 5 0, L_0x13670dd40;  1 drivers
v0x1366eaac0_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366eab50_0 .net "dat_i", 23 0, L_0x13670de80;  1 drivers
v0x1366eabe0_0 .var "dat_o", 23 0;
v0x1366eac90_0 .var "dat_o2", 23 0;
v0x1366ead40 .array "r", 63 0, 23 0;
v0x1366eade0_0 .net "we", 0 0, L_0x13670bda0;  alias, 1 drivers
S_0x1366eaf30 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x1366e6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1366eb0f0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1366eb130 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x1366eb170 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1366eb1b0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1366eb1f0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1366eb230 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1366eb270 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x1366eb2b0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x1366eb2f0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1366f3660_0 .net "accum_ovrflow", 0 0, v0x1366f2210_0;  alias, 1 drivers
v0x1366f3740_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366f37d0_0 .net "clr_col_cnt", 0 0, v0x1366eca10_0;  1 drivers
v0x1366f3860_0 .net "clr_k_col_cnt", 0 0, v0x1366ecbe0_0;  1 drivers
v0x1366f38f0_0 .net "cols", 7 0, L_0x13670c840;  alias, 1 drivers
v0x1366f39c0_0 .net "done", 0 0, v0x1366ed080_0;  alias, 1 drivers
v0x1366f3a90_0 .net "en_max_pool", 0 0, L_0x13670cf30;  alias, 1 drivers
v0x1366f3b20_0 .net "img_addr", 5 0, v0x1366ed590_0;  alias, 1 drivers
v0x1366f3bf0_0 .net "img_data", 23 0, v0x1366ea2a0_0;  alias, 1 drivers
v0x1366f3d00_0 .net "kern_addr", 5 0, v0x1366ed770_0;  alias, 1 drivers
v0x1366f3dd0_0 .net "kern_addr_mode", 0 0, L_0x13670cdb0;  alias, 1 drivers
v0x1366f3ea0_0 .net "kern_cols", 2 0, L_0x13670c720;  alias, 1 drivers
v0x1366f3f70_0 .net "kern_data", 23 0, v0x1366eac90_0;  alias, 1 drivers
v0x1366f4040_0 .net "kerns", 2 0, L_0x13670c9e0;  alias, 1 drivers
v0x1366f4110_0 .net "mask", 2 0, L_0x13670cfd0;  alias, 1 drivers
v0x1366f41a0_0 .net "reset", 0 0, L_0x13670d8e0;  1 drivers
v0x1366f4230_0 .net "result_addr", 5 0, v0x1366edb30_0;  alias, 1 drivers
v0x1366f43c0_0 .net "result_cols", 5 0, L_0x13670dc00;  1 drivers
v0x1366f4450_0 .net "result_data", 7 0, v0x1366eeec0_0;  alias, 1 drivers
v0x1366f44e0_0 .net "result_valid", 0 0, v0x1366ef430_0;  alias, 1 drivers
v0x1366f4570_0 .net "shift", 3 0, L_0x13670cc90;  alias, 1 drivers
v0x1366f4600_0 .net "start", 0 0, L_0x13670c560;  alias, 1 drivers
v0x1366f4710_0 .net "stride", 5 0, L_0x13670dad0;  1 drivers
S_0x1366eb960 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x1366eaf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1366ebb30 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x1366ebb70 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x1366ebbb0 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x1366ebbf0 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x1366ebc30 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x1366ec970_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366eca10_0 .var "clr_col_cnt", 0 0;
v0x1366ecab0_0 .var "clr_img_addr", 0 0;
v0x1366ecb40_0 .var "clr_img_st", 0 0;
v0x1366ecbe0_0 .var "clr_k_col_cnt", 0 0;
v0x1366eccc0_0 .var "clr_kerns_cnt", 0 0;
v0x1366ecd50_0 .net "clr_kerns_cnt_d", 7 0, v0x1366ec750_0;  1 drivers
v0x1366ece00_0 .var "clr_result_addr", 0 0;
v0x1366ece90_0 .var "col_cnt", 7 0;
v0x1366ecfc0_0 .net "cols", 7 0, L_0x13670c840;  alias, 1 drivers
v0x1366ed080_0 .var "done", 0 0;
v0x1366ed110_0 .var "en_col_cnt", 0 0;
v0x1366ed1a0_0 .var "en_img_addr", 0 0;
v0x1366ed230_0 .var "en_img_st", 0 0;
v0x1366ed2c0_0 .var "en_k_col_cnt", 0 0;
v0x1366ed350_0 .var "en_kerns_cnt", 0 0;
v0x1366ed3f0_0 .net "en_result_addr", 0 0, v0x1366ef430_0;  alias, 1 drivers
v0x1366ed590_0 .var "img_addr", 5 0;
v0x1366ed650_0 .var "img_st", 5 0;
v0x1366ed6e0_0 .var "k_col_cnt", 2 0;
v0x1366ed770_0 .var "kern_addr", 5 0;
v0x1366ed800_0 .net "kern_addr_mode", 0 0, L_0x13670cdb0;  alias, 1 drivers
v0x1366ed890_0 .net "kern_cols", 2 0, L_0x13670c720;  alias, 1 drivers
v0x1366ed940_0 .net "kerns", 2 0, L_0x13670c9e0;  alias, 1 drivers
v0x1366ed9f0_0 .var "kerns_cnt", 2 0;
v0x1366eda80_0 .net "reset", 0 0, L_0x13670d8e0;  alias, 1 drivers
v0x1366edb30_0 .var "result_addr", 5 0;
v0x1366edbd0_0 .net "result_cols", 5 0, L_0x13670dc00;  alias, 1 drivers
v0x1366edc80_0 .net "start", 0 0, L_0x13670c560;  alias, 1 drivers
v0x1366edd30_0 .var "start_d", 0 0;
v0x1366eddc0_0 .var "start_pedge", 0 0;
v0x1366ede60_0 .net "stride", 5 0, L_0x13670dad0;  alias, 1 drivers
E_0x1366ebfd0 .event anyedge, v0x1366edb30_0, v0x1366edbd0_0, v0x1366ed3f0_0;
E_0x1366ec040 .event anyedge, v0x1366e9840_0, v0x1366edd30_0;
E_0x1366ec090 .event anyedge, v0x1366e90e0_0, v0x1366ed9f0_0, v0x1366ed6e0_0;
E_0x1366ec110 .event anyedge, v0x1366e9840_0;
E_0x1366ec150 .event anyedge, v0x1366ecbe0_0;
E_0x1366ec1d0 .event anyedge, v0x1366eca10_0;
E_0x1366ec220 .event anyedge, v0x1366ed9f0_0, v0x1366e9230_0, v0x1366ed350_0;
E_0x1366ec2a0 .event anyedge, v0x1366ece90_0, v0x1366e8d30_0, v0x1366ed110_0;
E_0x1366ec300 .event anyedge, v0x1366ed6e0_0, v0x1366e9180_0, v0x1366e9840_0;
S_0x1366ec390 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x1366eb960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1366ec260 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1366ec6b0_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366ec750_0 .var "par_out", 7 0;
v0x1366ec7f0_0 .net "reset", 0 0, L_0x13670d8e0;  alias, 1 drivers
v0x1366ec880_0 .net "ser_in", 0 0, v0x1366eccc0_0;  1 drivers
S_0x1366ee090 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1366eaf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1366ee260 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x1366ee2a0 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x1366ee2e0 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x1366ee320 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1366ee360 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1366ee3a0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x1366ee3e0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13670d760 .functor OR 1, L_0x13670d8e0, L_0x13670d6c0, C4<0>, C4<0>;
L_0x13670d870 .functor AND 1, v0x1366f2670_0, L_0x13670d7d0, C4<1>, C4<1>;
v0x1366f20b0_0 .net *"_ivl_13", 0 0, L_0x13670d6c0;  1 drivers
v0x1366f2170_0 .net *"_ivl_17", 0 0, L_0x13670d7d0;  1 drivers
v0x1366f2210_0 .var "accum_ovrflow", 0 0;
v0x1366f22e0_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366f2370_0 .net "clr_col_cnt", 0 0, v0x1366eca10_0;  alias, 1 drivers
v0x1366f2480_0 .net "clr_col_cnt_d", 7 0, v0x1366f0bc0_0;  1 drivers
v0x1366f2510_0 .net "clr_k_col_cnt", 0 0, v0x1366ecbe0_0;  alias, 1 drivers
v0x1366f25e0_0 .net "clr_k_col_cnt_d", 2 0, v0x1366f1290_0;  1 drivers
v0x1366f2670_0 .var "clr_mult_accum", 0 0;
v0x1366f2780_0 .net "en_max_pool", 0 0, L_0x13670cf30;  alias, 1 drivers
v0x1366f2810_0 .net "img_data", 23 0, v0x1366ea2a0_0;  alias, 1 drivers
v0x1366f28a0_0 .net "kern_data", 23 0, v0x1366eac90_0;  alias, 1 drivers
v0x1366f2930_0 .net "mask", 2 0, L_0x13670cfd0;  alias, 1 drivers
v0x1366f29e0_0 .var "mult_accum", 19 0;
v0x1366f2a90_0 .var "mult_accum_mux", 20 0;
v0x1366f2b20_0 .var "mult_accum_r", 20 0;
v0x1366f2bd0_0 .net "mult_out0", 15 0, v0x1366efab0_0;  1 drivers
v0x1366f2d90_0 .var "mult_out0_r", 15 0;
v0x1366f2e20_0 .net "mult_out1", 15 0, v0x1366f00f0_0;  1 drivers
v0x1366f2eb0_0 .var "mult_out1_r", 15 0;
v0x1366f2f40_0 .net "mult_out2", 15 0, v0x1366f0720_0;  1 drivers
v0x1366f2fd0_0 .var "mult_out2_r", 15 0;
v0x1366f3070_0 .net "reset", 0 0, L_0x13670d8e0;  alias, 1 drivers
v0x1366f3100_0 .net "result_data", 7 0, v0x1366eeec0_0;  alias, 1 drivers
v0x1366f31c0_0 .net "result_valid", 0 0, v0x1366ef430_0;  alias, 1 drivers
v0x1366f3290_0 .net "shift", 3 0, L_0x13670cc90;  alias, 1 drivers
v0x1366f3360_0 .net "shift_out", 7 0, v0x1366f1f70_0;  1 drivers
v0x1366f3430_0 .net "start", 0 0, L_0x13670c560;  alias, 1 drivers
v0x1366f34c0_0 .net "start_d", 15 0, v0x1366f17c0_0;  1 drivers
E_0x1366ee870 .event anyedge, v0x1366f1290_0, v0x1366f17c0_0;
E_0x1366ee8c0 .event anyedge, v0x1366f2b20_0;
E_0x1366ee910 .event anyedge, v0x1366f2670_0, v0x1366f2b20_0;
L_0x13670d200 .part v0x1366ea2a0_0, 0, 8;
L_0x13670d320 .part v0x1366eac90_0, 0, 8;
L_0x13670d440 .part v0x1366ea2a0_0, 8, 8;
L_0x13670d4e0 .part v0x1366eac90_0, 8, 8;
L_0x13670d580 .part v0x1366ea2a0_0, 16, 8;
L_0x13670d620 .part v0x1366eac90_0, 16, 8;
L_0x13670d6c0 .part v0x1366f0bc0_0, 3, 1;
L_0x13670d7d0 .part v0x1366f17c0_0, 2, 1;
S_0x1366ee970 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x1366ee090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1366eeae0 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x1366eed80_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366eee20_0 .net "data_in", 7 0, v0x1366f1f70_0;  alias, 1 drivers
v0x1366eeec0_0 .var "data_out", 7 0;
v0x1366eef50_0 .var "data_r", 7 0;
v0x1366eefe0_0 .net "en_maxpool", 0 0, L_0x13670cf30;  alias, 1 drivers
v0x1366ef0b0_0 .var "max_pool_out", 7 0;
v0x1366ef140_0 .var "max_pool_valid", 0 0;
v0x1366ef1d0_0 .net "reset", 0 0, L_0x13670d760;  1 drivers
v0x1366ef270_0 .var "toggle", 0 0;
v0x1366ef390_0 .net "valid_in", 0 0, L_0x13670d870;  1 drivers
v0x1366ef430_0 .var "valid_out", 0 0;
E_0x1366eecd0 .event anyedge, v0x1366ef270_0, v0x1366ef390_0;
E_0x1366eed30 .event anyedge, v0x1366eef50_0, v0x1366eee20_0;
S_0x1366ef540 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1366ee090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1366ef710 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1366ef750 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366ef950_0 .net/s "a", 7 0, L_0x13670d200;  1 drivers
v0x1366efa10_0 .net/s "b", 7 0, L_0x13670d320;  1 drivers
v0x1366efab0_0 .var/s "out", 15 0;
E_0x1366ef900 .event anyedge, v0x1366ef950_0, v0x1366efa10_0;
S_0x1366efb50 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1366ee090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1366efd10 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1366efd50 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366eff90_0 .net/s "a", 7 0, L_0x13670d440;  1 drivers
v0x1366f0050_0 .net/s "b", 7 0, L_0x13670d4e0;  1 drivers
v0x1366f00f0_0 .var/s "out", 15 0;
E_0x1366eff40 .event anyedge, v0x1366eff90_0, v0x1366f0050_0;
S_0x1366f0190 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1366ee090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1366f0350 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1366f0390 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1366f05c0_0 .net/s "a", 7 0, L_0x13670d580;  1 drivers
v0x1366f0680_0 .net/s "b", 7 0, L_0x13670d620;  1 drivers
v0x1366f0720_0 .var/s "out", 15 0;
E_0x1366f0560 .event anyedge, v0x1366f05c0_0, v0x1366f0680_0;
S_0x1366f07c0 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x1366ee090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1366f09c0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1366f0b20_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366f0bc0_0 .var "par_out", 7 0;
v0x1366f0c60_0 .net "reset", 0 0, L_0x13670d8e0;  alias, 1 drivers
v0x1366f0cf0_0 .net "ser_in", 0 0, v0x1366eca10_0;  alias, 1 drivers
S_0x1366f0db0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x1366ee090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1366f0f70 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1366f10f0_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366f1290_0 .var "par_out", 2 0;
v0x1366f1320_0 .net "reset", 0 0, L_0x13670d8e0;  alias, 1 drivers
v0x1366f13b0_0 .net "ser_in", 0 0, v0x1366ecbe0_0;  alias, 1 drivers
S_0x1366f1440 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x1366ee090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1366f15b0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1366f1730_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366f17c0_0 .var "par_out", 15 0;
v0x1366f1860_0 .net "reset", 0 0, L_0x13670d8e0;  alias, 1 drivers
v0x1366f1970_0 .net "ser_in", 0 0, L_0x13670c560;  alias, 1 drivers
S_0x1366f1a00 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x1366ee090;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x1366f1bc0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1366f1c00 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x1366f1c40 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1366f1eb0_0 .net "in", 19 0, v0x1366f29e0_0;  1 drivers
v0x1366f1f70_0 .var "out", 7 0;
v0x1366f2010_0 .net "shift", 3 0, L_0x13670cc90;  alias, 1 drivers
E_0x1366f1e50 .event anyedge, v0x1366e9620_0, v0x1366f1eb0_0;
S_0x1366f48a0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x1366e6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1366eb6b0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1366eb6f0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x1366f4c90_0 .net "adr_r", 5 0, L_0x13670e060;  1 drivers
v0x1366f4d40_0 .net "adr_w", 5 0, v0x1366edb30_0;  alias, 1 drivers
v0x1366f4de0_0 .net "clk", 0 0, L_0x13670a210;  alias, 1 drivers
v0x1366f4e70_0 .net "dat_i", 7 0, v0x1366eeec0_0;  alias, 1 drivers
v0x1366f4f00_0 .var "dat_o", 7 0;
v0x1366f4fb0_0 .var "dat_o2", 7 0;
v0x1366f5060 .array "r", 63 0, 7 0;
v0x1366f5100_0 .net "we", 0 0, L_0x13670db70;  1 drivers
S_0x1366f9340 .scope task, "wb_read" "wb_read" 2 445, 2 445 0, S_0x13669e970;
 .timescale 0 0;
v0x1366f9530_0 .var "addr", 31 0;
v0x1366f95c0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x146732f60;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366fb0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366faeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fb180_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1366fb060_0, 0, 4;
    %load/vec4 v0x1366f9530_0;
    %store/vec4 v0x1366fae20_0, 0, 32;
    %wait E_0x146732f60;
T_7.50 ;
    %load/vec4 v0x1366fad70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.51, 8;
    %wait E_0x146732f60;
    %jmp T_7.50;
T_7.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1366fb0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366faeb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1366fb180_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1366fb060_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1366fae20_0, 0, 32;
    %load/vec4 v0x1366fafd0_0;
    %store/vec4 v0x1366f95c0_0, 0, 32;
    %end;
S_0x1366f9650 .scope task, "wb_write" "wb_write" 2 418, 2 418 0, S_0x13669e970;
 .timescale 0 0;
v0x1366f9810_0 .var "addr", 31 0;
v0x1366f98a0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x146732f60;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366fb0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366faeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366fb180_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1366fb060_0, 0, 4;
    %load/vec4 v0x1366f98a0_0;
    %store/vec4 v0x1366faf40_0, 0, 32;
    %load/vec4 v0x1366f9810_0;
    %store/vec4 v0x1366fae20_0, 0, 32;
    %wait E_0x146732f60;
T_8.52 ;
    %load/vec4 v0x1366fad70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.53, 8;
    %wait E_0x146732f60;
    %jmp T_8.52;
T_8.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1366fb0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366faeb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1366fb180_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1366fb060_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1366faf40_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1366fae20_0, 0, 32;
    %end;
S_0x1366f9950 .scope task, "write_image" "write_image" 2 358, 2 358 0, S_0x13669e970;
 .timescale 0 0;
v0x1366f9b10_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x1366fa060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.55, 5;
    %pushi/vec4 805306624, 0, 32;
    %load/vec4 v0x1366f9b10_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1366fa060_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x1366f9810_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1366fa060_0;
    %load/vec4a v0x1366fa110, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1366f98a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1366f9650;
    %join;
    %load/vec4 v0x1366fa060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %end;
S_0x1366f9bd0 .scope task, "write_kernel" "write_kernel" 2 368, 2 368 0, S_0x13669e970;
 .timescale 0 0;
v0x1366f9d90_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
T_10.56 ;
    %load/vec4 v0x1366fa060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.57, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v0x1366f9d90_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1366fa060_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x1366f9810_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1366fa060_0;
    %load/vec4a v0x1366fa3f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1366f98a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1366f9650;
    %join;
    %load/vec4 v0x1366fa060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
    %jmp T_10.56;
T_10.57 ;
    %end;
    .scope S_0x13665b310;
T_11 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366be0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366ba8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366bb2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366bbf30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1366b35a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1366bd3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x1366b0500_0;
    %assign/vec4 v0x1366be0f0_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x1366b0500_0;
    %assign/vec4 v0x1366ba8b0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x1366b0500_0;
    %assign/vec4 v0x1366bb2c0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x1366b0500_0;
    %assign/vec4 v0x1366bbf30_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13665b310;
T_12 ;
    %wait E_0x1366c0340;
    %load/vec4 v0x1366bd3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x1366b1ac0_0;
    %store/vec4 v0x1366b0c40_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x1366b2100_0;
    %store/vec4 v0x1366b0c40_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x1366b2920_0;
    %store/vec4 v0x1366b0c40_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x1366b2fa0_0;
    %store/vec4 v0x1366b0c40_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1366ac7c0;
T_13 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x136644760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x136643af0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x136643af0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x136638d30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x136643af0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1366aea50;
T_14 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b8870_0;
    %load/vec4 v0x13663b150_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366c2580_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1366c8950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1366c2580_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1366c2580_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1366aea50;
T_15 ;
    %wait E_0x136649dd0;
    %load/vec4 v0x1366c2580_0;
    %load/vec4 v0x1366b8560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366ae880_0;
    %and;
    %store/vec4 v0x13663b150_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1366aea50;
T_16 ;
    %wait E_0x13664eb60;
    %load/vec4 v0x1366ae880_0;
    %store/vec4 v0x1366c8950_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1366aea50;
T_17 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b8870_0;
    %load/vec4 v0x136639ab0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13663e090_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x13664b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x13663e090_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13663e090_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1366aea50;
T_18 ;
    %wait E_0x136648bb0;
    %load/vec4 v0x13663e090_0;
    %load/vec4 v0x13663ebf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13664b6f0_0;
    %and;
    %store/vec4 v0x136639ab0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1366aea50;
T_19 ;
    %wait E_0x13664d1f0;
    %load/vec4 v0x13663b150_0;
    %store/vec4 v0x13664b6f0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1366aea50;
T_20 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b8870_0;
    %load/vec4 v0x13663b7d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366b72b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x136623050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1366b72b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1366b72b0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1366aea50;
T_21 ;
    %wait E_0x136647c70;
    %load/vec4 v0x1366b72b0_0;
    %load/vec4 v0x1366b7d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x136623050_0;
    %and;
    %store/vec4 v0x13663b7d0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1366aea50;
T_22 ;
    %wait E_0x136647c30;
    %load/vec4 v0x136639ab0_0;
    %store/vec4 v0x136623050_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1366aea50;
T_23 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b8870_0;
    %load/vec4 v0x13663a930_0;
    %or;
    %load/vec4 v0x1366a9610_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1366ab1e0_0;
    %assign/vec4 v0x1366c2890_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x146719460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1366c2890_0;
    %load/vec4 v0x1366ab1e0_0;
    %add;
    %assign/vec4 v0x1366c2890_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1366aea50;
T_24 ;
    %wait E_0x136647c30;
    %load/vec4 v0x136639ab0_0;
    %store/vec4 v0x13663a930_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1366aea50;
T_25 ;
    %wait E_0x13664d1f0;
    %load/vec4 v0x13663b150_0;
    %store/vec4 v0x146719460_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1366aea50;
T_26 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b8870_0;
    %load/vec4 v0x13663a930_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1366c3370_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x13663a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x1366c2890_0;
    %assign/vec4 v0x1366c3370_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1366cc940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x1366c3370_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1366c3370_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1366aea50;
T_27 ;
    %wait E_0x13664d1f0;
    %load/vec4 v0x13663b150_0;
    %store/vec4 v0x13663a2f0_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1366aea50;
T_28 ;
    %wait E_0x13664eb60;
    %load/vec4 v0x1366ae880_0;
    %store/vec4 v0x1366cc940_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1366aea50;
T_29 ;
    %wait E_0x13664eb00;
    %load/vec4 v0x1366af740_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x1366b72b0_0;
    %load/vec4 v0x1366c2580_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1366b72b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1366c2580_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x1366c2120_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1366aea50;
T_30 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366ae120_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1366ae880_0;
    %assign/vec4 v0x1366ae120_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1366aea50;
T_31 ;
    %wait E_0x13664e580;
    %load/vec4 v0x1366ae880_0;
    %load/vec4 v0x1366ae120_0;
    %inv;
    %and;
    %store/vec4 v0x1366a9610_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1366aea50;
T_32 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b8870_0;
    %load/vec4 v0x13663d670_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1366b6fa0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1467087c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1366b6fa0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1366b6fa0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1366aea50;
T_33 ;
    %wait E_0x13664e540;
    %load/vec4 v0x1366b6fa0_0;
    %load/vec4 v0x1366aa1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1467087c0_0;
    %and;
    %store/vec4 v0x13663d670_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1366aea50;
T_34 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x1366b8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13664c480_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x13663bdd0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13664c480_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x136685170;
T_35 ;
    %wait E_0x1366a9090;
    %load/vec4 v0x136687a50_0;
    %pad/s 16;
    %load/vec4 v0x136690870_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x136690060_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x136684ad0;
T_36 ;
    %wait E_0x1366aa550;
    %load/vec4 v0x13668f5c0_0;
    %pad/s 16;
    %load/vec4 v0x136690b80_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x13668f2b0_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13665c0a0;
T_37 ;
    %wait E_0x136682560;
    %load/vec4 v0x136686b90_0;
    %pad/s 16;
    %load/vec4 v0x136686430_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x136681920_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1366342b0;
T_38 ;
    %wait E_0x136682ec0;
    %load/vec4 v0x136668e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x136668370_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1366678d0_0, 0, 8;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x136686d60;
T_39 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x13669b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366a8cf0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x13669a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1366aa480_0;
    %assign/vec4 v0x1366a8cf0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x136686d60;
T_40 ;
    %wait E_0x1366c3400;
    %load/vec4 v0x1366aa480_0;
    %load/vec4 v0x1366a8cf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x1366a8cf0_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x1366aa480_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x13669c670_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x136686d60;
T_41 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x13669b680_0;
    %load/vec4 v0x13669d660_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13669aba0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x13669a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x13669aba0_0;
    %inv;
    %assign/vec4 v0x13669aba0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x136686d60;
T_42 ;
    %wait E_0x1366aabd0;
    %load/vec4 v0x13669aba0_0;
    %load/vec4 v0x13669a890_0;
    %and;
    %assign/vec4 v0x13669b8d0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x136686d60;
T_43 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x13669b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366a9000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13669a430_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x13669d660_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x13669c670_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x1366aa480_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x1366a9000_0, 0;
    %load/vec4 v0x13669d660_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x13669b8d0_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x13669a890_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x13669a430_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x13665cde0;
T_44 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x136672740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136672ba0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x136672ba0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13665fd60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x136672ba0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x13665d480;
T_45 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x136673be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x136674980_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x136674980_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x136673990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x136674980_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x13665f070;
T_46 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x136682790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x136682a60_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x136682a60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x136681310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x136682a60_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x136683d90;
T_47 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x13663f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136637f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136640580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366410a0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x13664cb90_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x13664adb0_0;
    %and;
    %assign/vec4 v0x136637f70_0, 0;
    %load/vec4 v0x13664cb90_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x136640d90_0;
    %and;
    %assign/vec4 v0x136640580_0, 0;
    %load/vec4 v0x13664cb90_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x13663fae0_0;
    %and;
    %assign/vec4 v0x1366410a0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x136683d90;
T_48 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x13663f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x13664b0c0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x13664bba0_0;
    %load/vec4 v0x136637f70_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x136637f70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x136640580_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x136640580_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1366410a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366410a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x13664b0c0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x136683d90;
T_49 ;
    %wait E_0x1366c21f0;
    %load/vec4 v0x13665aaa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x13664b0c0_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x13664bba0_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x136683d90;
T_50 ;
    %wait E_0x1366c21b0;
    %load/vec4 v0x13664b0c0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x13664bdf0_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x136683d90;
T_51 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x13663f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13665eea0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x13664b0c0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x13664b0c0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x136633350_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13665eea0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x136683d90;
T_52 ;
    %wait E_0x1366b8610;
    %load/vec4 v0x13665ad70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x136633350_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x13665aaa0_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x136632670;
T_53 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x136670960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x13669b1d0_0;
    %load/vec4 v0x1366880b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13666fa20, 0, 4;
T_53.0 ;
    %load/vec4 v0x1366880b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13666fa20, 4;
    %assign/vec4 v0x136676330_0, 0;
    %load/vec4 v0x13668e6d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13666fa20, 4;
    %assign/vec4 v0x136674fe0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x136635d30;
T_54 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x136662720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x136660b20_0;
    %load/vec4 v0x13666b8e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366620e0, 0, 4;
T_54.0 ;
    %load/vec4 v0x13666b8e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366620e0, 4;
    %assign/vec4 v0x136661260_0, 0;
    %load/vec4 v0x13666aed0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366620e0, 4;
    %assign/vec4 v0x1366618a0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x136637280;
T_55 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x13669d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1366abf10_0;
    %load/vec4 v0x1366ad2e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366ab900, 0, 4;
T_55.0 ;
    %load/vec4 v0x1366ad2e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366ab900, 4;
    %assign/vec4 v0x1366abfa0_0, 0;
    %load/vec4 v0x13664c930_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366ab900, 4;
    %assign/vec4 v0x1366ab870_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x13665a460;
T_56 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x136687280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136694990_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x13665d270_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x14672b480_0;
    %assign/vec4 v0x136694990_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x13665d270_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x1366bc5f0_0;
    %pad/u 32;
    %assign/vec4 v0x136694990_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x13665a460;
T_57 ;
    %wait E_0x1366c15a0;
    %load/vec4 v0x136687280_0;
    %load/vec4 v0x1366871f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366871f0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x13665f500_0;
    %load/vec4 v0x1366871f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366871f0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1366adb90;
T_58 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366a6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x146729e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x146729f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1467bc840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1467bc8d0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x1366a22d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x136635510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x136626b70_0;
    %assign/vec4 v0x146729e70_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x136626b70_0;
    %assign/vec4 v0x146729f00_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x136626b70_0;
    %assign/vec4 v0x1467bc840_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x136626b70_0;
    %assign/vec4 v0x1467bc8d0_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1366adb90;
T_59 ;
    %wait E_0x136668400;
    %load/vec4 v0x136635510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x1366a5450_0;
    %store/vec4 v0x136626c00_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x1366a54e0_0;
    %store/vec4 v0x136626c00_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x1366a3ba0_0;
    %store/vec4 v0x136626c00_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x1366a3c30_0;
    %store/vec4 v0x136626c00_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13665e1b0;
T_60 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366511d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x136651140_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x136651140_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x136650de0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x136651140_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x136685ea0;
T_61 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665f7a0_0;
    %load/vec4 v0x13665ba80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366af180_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x1366270c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x1366af180_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1366af180_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x136685ea0;
T_62 ;
    %wait E_0x1366836e0;
    %load/vec4 v0x1366af180_0;
    %load/vec4 v0x136687400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13664f150_0;
    %and;
    %store/vec4 v0x13665ba80_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x136685ea0;
T_63 ;
    %wait E_0x136678bf0;
    %load/vec4 v0x13664f150_0;
    %store/vec4 v0x1366270c0_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x136685ea0;
T_64 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665f7a0_0;
    %load/vec4 v0x13665c730_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x136636bd0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x136628ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x136636bd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x136636bd0_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x136685ea0;
T_65 ;
    %wait E_0x136684520;
    %load/vec4 v0x136636bd0_0;
    %load/vec4 v0x136629350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x136628ff0_0;
    %and;
    %store/vec4 v0x13665c730_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x136685ea0;
T_66 ;
    %wait E_0x136684420;
    %load/vec4 v0x13665ba80_0;
    %store/vec4 v0x136628ff0_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x136685ea0;
T_67 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665f7a0_0;
    %load/vec4 v0x1366363c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13665f710_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x136634940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x13665f710_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13665f710_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x136685ea0;
T_68 ;
    %wait E_0x1366844a0;
    %load/vec4 v0x13665f710_0;
    %load/vec4 v0x136687490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x136634940_0;
    %and;
    %store/vec4 v0x1366363c0_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x136685ea0;
T_69 ;
    %wait E_0x136684460;
    %load/vec4 v0x13665c730_0;
    %store/vec4 v0x136634940_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x136685ea0;
T_70 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665f7a0_0;
    %load/vec4 v0x13665b9f0_0;
    %or;
    %load/vec4 v0x13664f270_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x136627360_0;
    %assign/vec4 v0x1366af0f0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x136627030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x1366af0f0_0;
    %load/vec4 v0x136627360_0;
    %add;
    %assign/vec4 v0x1366af0f0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x136685ea0;
T_71 ;
    %wait E_0x136684460;
    %load/vec4 v0x13665c730_0;
    %store/vec4 v0x13665b9f0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x136685ea0;
T_72 ;
    %wait E_0x136684420;
    %load/vec4 v0x13665ba80_0;
    %store/vec4 v0x136627030_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x136685ea0;
T_73 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665f7a0_0;
    %load/vec4 v0x13665b9f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x136633d00_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x13665c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x1366af0f0_0;
    %assign/vec4 v0x136633d00_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x136629080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x136633d00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x136633d00_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x136685ea0;
T_74 ;
    %wait E_0x136684420;
    %load/vec4 v0x13665ba80_0;
    %store/vec4 v0x13665c7c0_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x136685ea0;
T_75 ;
    %wait E_0x136678bf0;
    %load/vec4 v0x13664f150_0;
    %store/vec4 v0x136629080_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x136685ea0;
T_76 ;
    %wait E_0x136678b70;
    %load/vec4 v0x136604ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x13665f710_0;
    %load/vec4 v0x1366af180_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13665f710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1366af180_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x136604e10_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x136685ea0;
T_77 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13664f1e0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x13664f150_0;
    %assign/vec4 v0x13664f1e0_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x136685ea0;
T_78 ;
    %wait E_0x136678b30;
    %load/vec4 v0x13664f150_0;
    %load/vec4 v0x13664f1e0_0;
    %inv;
    %and;
    %store/vec4 v0x13664f270_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x136685ea0;
T_79 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665f7a0_0;
    %load/vec4 v0x136636b40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x136637920_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x1366349d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x136637920_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x136637920_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x136685ea0;
T_80 ;
    %wait E_0x136678ad0;
    %load/vec4 v0x136637920_0;
    %load/vec4 v0x1366379b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366349d0_0;
    %and;
    %store/vec4 v0x136636b40_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x136685ea0;
T_81 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366293e0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x136636450_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366293e0_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1467398e0;
T_82 ;
    %wait E_0x1366cce50;
    %load/vec4 v0x1366cce90_0;
    %pad/s 16;
    %load/vec4 v0x1366ccf50_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366ccff0_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x1366cd090;
T_83 ;
    %wait E_0x1366cd480;
    %load/vec4 v0x1366cd4d0_0;
    %pad/s 16;
    %load/vec4 v0x1366cd590_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366cd630_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x1366cd6d0;
T_84 ;
    %wait E_0x1366cdaa0;
    %load/vec4 v0x1366cdb00_0;
    %pad/s 16;
    %load/vec4 v0x1366cdbc0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366cdc60_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x1366cef40;
T_85 ;
    %wait E_0x1366cf390;
    %load/vec4 v0x1366cf550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x1366cf3f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1366cf4b0_0, 0, 8;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x14674f0a0;
T_86 ;
    %wait E_0x136668440;
    %load/vec4 v0x146746fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1467257f0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x146747160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x1467256c0_0;
    %assign/vec4 v0x1467257f0_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x14674f0a0;
T_87 ;
    %wait E_0x14674f300;
    %load/vec4 v0x1467256c0_0;
    %load/vec4 v0x1467257f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x1467257f0_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x1467256c0_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x146725950_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x14674f0a0;
T_88 ;
    %wait E_0x136668440;
    %load/vec4 v0x146746fa0_0;
    %load/vec4 v0x146725880_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146747040_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x146747160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x146747040_0;
    %inv;
    %assign/vec4 v0x146747040_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x14674f0a0;
T_89 ;
    %wait E_0x14674f2c0;
    %load/vec4 v0x146747040_0;
    %load/vec4 v0x146747160_0;
    %and;
    %assign/vec4 v0x146746f10_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x14674f0a0;
T_90 ;
    %wait E_0x136668440;
    %load/vec4 v0x146746fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x146725760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146739840_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x146725880_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x146725950_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x1467256c0_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x146725760_0, 0;
    %load/vec4 v0x146725880_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x146746f10_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x146747160_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x146739840_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x1366ce980;
T_91 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366ceda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366ced00_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x1366ced00_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1366ceeb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366ced00_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x1366ce2f0;
T_92 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366ce860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366ce7d0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x1366ce7d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1366ce8f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366ce7d0_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x1366cdd00;
T_93 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366ce1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366ce100_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x1366ce100_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1366ce230_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366ce100_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x1467111b0;
T_94 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366d05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366d02d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366d03f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366d0510_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x1366cfe70_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1366d0110_0;
    %and;
    %assign/vec4 v0x1366d02d0_0, 0;
    %load/vec4 v0x1366cfe70_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1366d0360_0;
    %and;
    %assign/vec4 v0x1366d03f0_0, 0;
    %load/vec4 v0x1366cfe70_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1366d0480_0;
    %and;
    %assign/vec4 v0x1366d0510_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x1467111b0;
T_95 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366d05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1366d0060_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x1366cffd0_0;
    %load/vec4 v0x1366d02d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366d02d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1366d03f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366d03f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1366d0510_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366d0510_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1366d0060_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x1467111b0;
T_96 ;
    %wait E_0x146711320;
    %load/vec4 v0x1366cfbb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x1366d0060_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x1366cffd0_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x1467111b0;
T_97 ;
    %wait E_0x1366274a0;
    %load/vec4 v0x1366d0060_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1366cff20_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x1467111b0;
T_98 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366d05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366cf750_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x1366d0060_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1366d0060_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1366d0a00_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366cf750_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x1467111b0;
T_99 ;
    %wait E_0x136627460;
    %load/vec4 v0x1366cfb20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1366d0a00_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1366cfbb0_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x1366ae310;
T_100 ;
    %wait E_0x136668440;
    %load/vec4 v0x13665a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x136650960_0;
    %load/vec4 v0x1366528f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13666d360, 0, 4;
T_100.0 ;
    %load/vec4 v0x1366528f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13666d360, 4;
    %assign/vec4 v0x1366509f0_0, 0;
    %load/vec4 v0x136654270_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13666d360, 4;
    %assign/vec4 v0x13666d2d0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x1366a0b20;
T_101 ;
    %wait E_0x136668440;
    %load/vec4 v0x136645570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x13662ab90_0;
    %load/vec4 v0x13662c460_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366454e0, 0, 4;
T_101.0 ;
    %load/vec4 v0x13662c460_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366454e0, 4;
    %assign/vec4 v0x136628b70_0, 0;
    %load/vec4 v0x13662c3d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366454e0, 4;
    %assign/vec4 v0x136628c00_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x1366d1de0;
T_102 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366d2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x1366d23b0_0;
    %load/vec4 v0x1366d2280_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366d25a0, 0, 4;
T_102.0 ;
    %load/vec4 v0x1366d2280_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366d25a0, 4;
    %assign/vec4 v0x1366d2440_0, 0;
    %load/vec4 v0x1366d21d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366d25a0, 4;
    %assign/vec4 v0x1366d24f0_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x136635690;
T_103 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366d4940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366d47f0_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x1366d5230_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x1366d40d0_0;
    %assign/vec4 v0x1366d47f0_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x1366d5230_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x1366d4160_0;
    %pad/u 32;
    %assign/vec4 v0x1366d47f0_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x136635690;
T_104 ;
    %wait E_0x136668440;
    %load/vec4 v0x1366d4940_0;
    %load/vec4 v0x1366d48a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366d48a0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x1366d4ff0_0;
    %load/vec4 v0x1366d48a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366d48a0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x1366d6540;
T_105 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366d6f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366d6b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366d6c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366d6cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366d6d80_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x1366d7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x1366d6a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x1366d6e20_0;
    %assign/vec4 v0x1366d6b90_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x1366d6e20_0;
    %assign/vec4 v0x1366d6c20_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x1366d6e20_0;
    %assign/vec4 v0x1366d6cb0_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x1366d6e20_0;
    %assign/vec4 v0x1366d6d80_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x1366d6540;
T_106 ;
    %wait E_0x1366d6960;
    %load/vec4 v0x1366d6a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x1366d7080_0;
    %store/vec4 v0x1366d6ec0_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x1366d7120_0;
    %store/vec4 v0x1366d6ec0_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x1366d71e0_0;
    %store/vec4 v0x1366d6ec0_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x1366d7270_0;
    %store/vec4 v0x1366d6ec0_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x1366dadc0;
T_107 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366db220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366db180_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x1366db180_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1366db2b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366db180_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x1366da390;
T_108 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dc4b0_0;
    %load/vec4 v0x1366db610_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366dc110_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x1366dbcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x1366dc110_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1366dc110_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x1366da390;
T_109 ;
    %wait E_0x1366dad30;
    %load/vec4 v0x1366dc110_0;
    %load/vec4 v0x1366dc2c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366dc6b0_0;
    %and;
    %store/vec4 v0x1366db610_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x1366da390;
T_110 ;
    %wait E_0x1366dab40;
    %load/vec4 v0x1366dc6b0_0;
    %store/vec4 v0x1366dbcf0_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x1366da390;
T_111 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dc4b0_0;
    %load/vec4 v0x1366db440_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366db8c0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x1366dbb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x1366db8c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1366db8c0_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x1366da390;
T_112 ;
    %wait E_0x1366dacd0;
    %load/vec4 v0x1366db8c0_0;
    %load/vec4 v0x1366db9f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366dbb40_0;
    %and;
    %store/vec4 v0x1366db440_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x1366da390;
T_113 ;
    %wait E_0x1366dab80;
    %load/vec4 v0x1366db610_0;
    %store/vec4 v0x1366dbb40_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x1366da390;
T_114 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dc4b0_0;
    %load/vec4 v0x1366db6f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366dc420_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x1366dbd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x1366dc420_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1366dc420_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x1366da390;
T_115 ;
    %wait E_0x1366dac50;
    %load/vec4 v0x1366dc420_0;
    %load/vec4 v0x1366dc370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366dbd80_0;
    %and;
    %store/vec4 v0x1366db6f0_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x1366da390;
T_116 ;
    %wait E_0x1366dac00;
    %load/vec4 v0x1366db440_0;
    %store/vec4 v0x1366dbd80_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x1366da390;
T_117 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dc4b0_0;
    %load/vec4 v0x1366db570_0;
    %or;
    %load/vec4 v0x1366dc7f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x1366dc890_0;
    %assign/vec4 v0x1366dc080_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x1366dbc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x1366dc080_0;
    %load/vec4 v0x1366dc890_0;
    %add;
    %assign/vec4 v0x1366dc080_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x1366da390;
T_118 ;
    %wait E_0x1366dac00;
    %load/vec4 v0x1366db440_0;
    %store/vec4 v0x1366db570_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x1366da390;
T_119 ;
    %wait E_0x1366dab80;
    %load/vec4 v0x1366db610_0;
    %store/vec4 v0x1366dbc60_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x1366da390;
T_120 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dc4b0_0;
    %load/vec4 v0x1366db570_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1366dbfc0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x1366db4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x1366dc080_0;
    %assign/vec4 v0x1366dbfc0_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x1366dbbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x1366dbfc0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1366dbfc0_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x1366da390;
T_121 ;
    %wait E_0x1366dab80;
    %load/vec4 v0x1366db610_0;
    %store/vec4 v0x1366db4e0_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x1366da390;
T_122 ;
    %wait E_0x1366dab40;
    %load/vec4 v0x1366dc6b0_0;
    %store/vec4 v0x1366dbbd0_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x1366da390;
T_123 ;
    %wait E_0x1366daac0;
    %load/vec4 v0x1366dc230_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x1366dc420_0;
    %load/vec4 v0x1366dc110_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1366dc420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1366dc110_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x1366dc1a0_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x1366da390;
T_124 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dc4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366dc760_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x1366dc6b0_0;
    %assign/vec4 v0x1366dc760_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x1366da390;
T_125 ;
    %wait E_0x1366daa70;
    %load/vec4 v0x1366dc6b0_0;
    %load/vec4 v0x1366dc760_0;
    %inv;
    %and;
    %store/vec4 v0x1366dc7f0_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x1366da390;
T_126 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dc4b0_0;
    %load/vec4 v0x1366db830_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1366dc560_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x1366dbe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x1366dc560_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1366dc560_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x1366da390;
T_127 ;
    %wait E_0x1366daa00;
    %load/vec4 v0x1366dc560_0;
    %load/vec4 v0x1366dc600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366dbe20_0;
    %and;
    %store/vec4 v0x1366db830_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x1366da390;
T_128 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dc4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366dbab0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x1366db780_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366dbab0_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x1366ddf70;
T_129 ;
    %wait E_0x1366de330;
    %load/vec4 v0x1366de380_0;
    %pad/s 16;
    %load/vec4 v0x1366de440_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366de4e0_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x1366de580;
T_130 ;
    %wait E_0x1366de970;
    %load/vec4 v0x1366de9c0_0;
    %pad/s 16;
    %load/vec4 v0x1366dea80_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366deb20_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x1366debc0;
T_131 ;
    %wait E_0x1366def90;
    %load/vec4 v0x1366deff0_0;
    %pad/s 16;
    %load/vec4 v0x1366df0b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366df150_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x1366e0430;
T_132 ;
    %wait E_0x1366e0880;
    %load/vec4 v0x1366e0a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x1366e08e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1366e09a0_0, 0, 8;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x1366dd3a0;
T_133 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366ddc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366dd980_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x1366dddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x1366dd850_0;
    %assign/vec4 v0x1366dd980_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x1366dd3a0;
T_134 ;
    %wait E_0x1366dd760;
    %load/vec4 v0x1366dd850_0;
    %load/vec4 v0x1366dd980_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x1366dd980_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x1366dd850_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x1366ddae0_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x1366dd3a0;
T_135 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366ddc00_0;
    %load/vec4 v0x1366dda10_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366ddca0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x1366dddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x1366ddca0_0;
    %inv;
    %assign/vec4 v0x1366ddca0_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x1366dd3a0;
T_136 ;
    %wait E_0x1366dd700;
    %load/vec4 v0x1366ddca0_0;
    %load/vec4 v0x1366dddc0_0;
    %and;
    %assign/vec4 v0x1366ddb70_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x1366dd3a0;
T_137 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366ddc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366dd8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366dde60_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x1366dda10_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x1366ddae0_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x1366dd850_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x1366dd8f0_0, 0;
    %load/vec4 v0x1366dda10_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x1366ddb70_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x1366dddc0_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x1366dde60_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x1366dfe70;
T_138 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366e0290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366e01f0_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x1366e01f0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1366e03a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366e01f0_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x1366df7e0;
T_139 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366dfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366dfcc0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x1366dfcc0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1366dfde0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366dfcc0_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x1366df1f0;
T_140 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366df690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366df5f0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x1366df5f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1366df720_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366df5f0_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x1366dcac0;
T_141 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366e1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366e17c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366e18e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366e1a00_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x1366e1360_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1366e1600_0;
    %and;
    %assign/vec4 v0x1366e17c0_0, 0;
    %load/vec4 v0x1366e1360_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1366e1850_0;
    %and;
    %assign/vec4 v0x1366e18e0_0, 0;
    %load/vec4 v0x1366e1360_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1366e1970_0;
    %and;
    %assign/vec4 v0x1366e1a00_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x1366dcac0;
T_142 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366e1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1366e1550_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x1366e14c0_0;
    %load/vec4 v0x1366e17c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366e17c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1366e18e0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366e18e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1366e1a00_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366e1a00_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1366e1550_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x1366dcac0;
T_143 ;
    %wait E_0x1366dd340;
    %load/vec4 v0x1366e10a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x1366e1550_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x1366e14c0_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x1366dcac0;
T_144 ;
    %wait E_0x1366dd2f0;
    %load/vec4 v0x1366e1550_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1366e1410_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x1366dcac0;
T_145 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366e1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366e0c40_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x1366e1550_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1366e1550_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1366e1ef0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366e0c40_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x1366dcac0;
T_146 ;
    %wait E_0x1366dd2a0;
    %load/vec4 v0x1366e1010_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1366e1ef0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1366e10a0_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x1366d85b0;
T_147 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366d8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x1366d8b70_0;
    %load/vec4 v0x1366d8a40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366d8d80, 0, 4;
T_147.0 ;
    %load/vec4 v0x1366d8a40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366d8d80, 4;
    %assign/vec4 v0x1366d8c00_0, 0;
    %load/vec4 v0x1366d8990_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366d8d80, 4;
    %assign/vec4 v0x1366d8cd0_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x1366d8f70;
T_148 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366d9810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x1366d9580_0;
    %load/vec4 v0x1366d9450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366d9770, 0, 4;
T_148.0 ;
    %load/vec4 v0x1366d9450_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366d9770, 4;
    %assign/vec4 v0x1366d9610_0, 0;
    %load/vec4 v0x1366d93a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366d9770, 4;
    %assign/vec4 v0x1366d96c0_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x1366e32d0;
T_149 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366e3b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x1366e38a0_0;
    %load/vec4 v0x1366e3770_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366e3a90, 0, 4;
T_149.0 ;
    %load/vec4 v0x1366e3770_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366e3a90, 4;
    %assign/vec4 v0x1366e3930_0, 0;
    %load/vec4 v0x1366e36c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366e3a90, 4;
    %assign/vec4 v0x1366e39e0_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x1366d5820;
T_150 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366e5e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366e5ce0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x1366e6760_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x1366e55c0_0;
    %assign/vec4 v0x1366e5ce0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x1366e6760_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x1366e5650_0;
    %pad/u 32;
    %assign/vec4 v0x1366e5ce0_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x1366d5820;
T_151 ;
    %wait E_0x1366d69e0;
    %load/vec4 v0x1366e5e30_0;
    %load/vec4 v0x1366e5d90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366e5d90_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x1366e64e0_0;
    %load/vec4 v0x1366e5d90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366e5d90_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x1366e7b00;
T_152 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366e8540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366e8160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366e81f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366e8280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366e8350_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x1366e88d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x1366e8000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x1366e83f0_0;
    %assign/vec4 v0x1366e8160_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x1366e83f0_0;
    %assign/vec4 v0x1366e81f0_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x1366e83f0_0;
    %assign/vec4 v0x1366e8280_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x1366e83f0_0;
    %assign/vec4 v0x1366e8350_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x1366e7b00;
T_153 ;
    %wait E_0x1366e7f30;
    %load/vec4 v0x1366e8000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x1366e8650_0;
    %store/vec4 v0x1366e8490_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x1366e86f0_0;
    %store/vec4 v0x1366e8490_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x1366e87b0_0;
    %store/vec4 v0x1366e8490_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x1366e8840_0;
    %store/vec4 v0x1366e8490_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x1366ec390;
T_154 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366ec7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366ec750_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x1366ec750_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1366ec880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366ec750_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x1366eb960;
T_155 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eda80_0;
    %load/vec4 v0x1366ecbe0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366ed6e0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x1366ed2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x1366ed6e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1366ed6e0_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x1366eb960;
T_156 ;
    %wait E_0x1366ec300;
    %load/vec4 v0x1366ed6e0_0;
    %load/vec4 v0x1366ed890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366edc80_0;
    %and;
    %store/vec4 v0x1366ecbe0_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x1366eb960;
T_157 ;
    %wait E_0x1366ec110;
    %load/vec4 v0x1366edc80_0;
    %store/vec4 v0x1366ed2c0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x1366eb960;
T_158 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eda80_0;
    %load/vec4 v0x1366eca10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366ece90_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x1366ed110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x1366ece90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1366ece90_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x1366eb960;
T_159 ;
    %wait E_0x1366ec2a0;
    %load/vec4 v0x1366ece90_0;
    %load/vec4 v0x1366ecfc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366ed110_0;
    %and;
    %store/vec4 v0x1366eca10_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x1366eb960;
T_160 ;
    %wait E_0x1366ec150;
    %load/vec4 v0x1366ecbe0_0;
    %store/vec4 v0x1366ed110_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x1366eb960;
T_161 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eda80_0;
    %load/vec4 v0x1366eccc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366ed9f0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x1366ed350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x1366ed9f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1366ed9f0_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x1366eb960;
T_162 ;
    %wait E_0x1366ec220;
    %load/vec4 v0x1366ed9f0_0;
    %load/vec4 v0x1366ed940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366ed350_0;
    %and;
    %store/vec4 v0x1366eccc0_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x1366eb960;
T_163 ;
    %wait E_0x1366ec1d0;
    %load/vec4 v0x1366eca10_0;
    %store/vec4 v0x1366ed350_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x1366eb960;
T_164 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eda80_0;
    %load/vec4 v0x1366ecb40_0;
    %or;
    %load/vec4 v0x1366eddc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x1366ede60_0;
    %assign/vec4 v0x1366ed650_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x1366ed230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x1366ed650_0;
    %load/vec4 v0x1366ede60_0;
    %add;
    %assign/vec4 v0x1366ed650_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x1366eb960;
T_165 ;
    %wait E_0x1366ec1d0;
    %load/vec4 v0x1366eca10_0;
    %store/vec4 v0x1366ecb40_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x1366eb960;
T_166 ;
    %wait E_0x1366ec150;
    %load/vec4 v0x1366ecbe0_0;
    %store/vec4 v0x1366ed230_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x1366eb960;
T_167 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eda80_0;
    %load/vec4 v0x1366ecb40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1366ed590_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x1366ecab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x1366ed650_0;
    %assign/vec4 v0x1366ed590_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x1366ed1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x1366ed590_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1366ed590_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x1366eb960;
T_168 ;
    %wait E_0x1366ec150;
    %load/vec4 v0x1366ecbe0_0;
    %store/vec4 v0x1366ecab0_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x1366eb960;
T_169 ;
    %wait E_0x1366ec110;
    %load/vec4 v0x1366edc80_0;
    %store/vec4 v0x1366ed1a0_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x1366eb960;
T_170 ;
    %wait E_0x1366ec090;
    %load/vec4 v0x1366ed800_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x1366ed9f0_0;
    %load/vec4 v0x1366ed6e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1366ed9f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1366ed6e0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x1366ed770_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x1366eb960;
T_171 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eda80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366edd30_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x1366edc80_0;
    %assign/vec4 v0x1366edd30_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x1366eb960;
T_172 ;
    %wait E_0x1366ec040;
    %load/vec4 v0x1366edc80_0;
    %load/vec4 v0x1366edd30_0;
    %inv;
    %and;
    %store/vec4 v0x1366eddc0_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x1366eb960;
T_173 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eda80_0;
    %load/vec4 v0x1366ece00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1366edb30_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x1366ed3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x1366edb30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1366edb30_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x1366eb960;
T_174 ;
    %wait E_0x1366ebfd0;
    %load/vec4 v0x1366edb30_0;
    %load/vec4 v0x1366edbd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1366ed3f0_0;
    %and;
    %store/vec4 v0x1366ece00_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x1366eb960;
T_175 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eda80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366ed080_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x1366ecd50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366ed080_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x1366ef540;
T_176 ;
    %wait E_0x1366ef900;
    %load/vec4 v0x1366ef950_0;
    %pad/s 16;
    %load/vec4 v0x1366efa10_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366efab0_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x1366efb50;
T_177 ;
    %wait E_0x1366eff40;
    %load/vec4 v0x1366eff90_0;
    %pad/s 16;
    %load/vec4 v0x1366f0050_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366f00f0_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x1366f0190;
T_178 ;
    %wait E_0x1366f0560;
    %load/vec4 v0x1366f05c0_0;
    %pad/s 16;
    %load/vec4 v0x1366f0680_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1366f0720_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x1366f1a00;
T_179 ;
    %wait E_0x1366f1e50;
    %load/vec4 v0x1366f2010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x1366f1eb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1366f1f70_0, 0, 8;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x1366ee970;
T_180 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366ef1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366eef50_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x1366ef390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x1366eee20_0;
    %assign/vec4 v0x1366eef50_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x1366ee970;
T_181 ;
    %wait E_0x1366eed30;
    %load/vec4 v0x1366eee20_0;
    %load/vec4 v0x1366eef50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x1366eef50_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x1366eee20_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x1366ef0b0_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x1366ee970;
T_182 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366ef1d0_0;
    %load/vec4 v0x1366eefe0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366ef270_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x1366ef390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x1366ef270_0;
    %inv;
    %assign/vec4 v0x1366ef270_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x1366ee970;
T_183 ;
    %wait E_0x1366eecd0;
    %load/vec4 v0x1366ef270_0;
    %load/vec4 v0x1366ef390_0;
    %and;
    %assign/vec4 v0x1366ef140_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x1366ee970;
T_184 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366ef1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366eeec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366ef430_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x1366eefe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x1366ef0b0_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x1366eee20_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x1366eeec0_0, 0;
    %load/vec4 v0x1366eefe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x1366ef140_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x1366ef390_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x1366ef430_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x1366f1440;
T_185 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f1860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366f17c0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x1366f17c0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1366f1970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366f17c0_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x1366f0db0;
T_186 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1366f1290_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x1366f1290_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1366f13b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366f1290_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x1366f07c0;
T_187 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1366f0bc0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x1366f0bc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1366f0cf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1366f0bc0_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x1366ee090;
T_188 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f3070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366f2d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366f2eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1366f2fd0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x1366f2930_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1366f2bd0_0;
    %and;
    %assign/vec4 v0x1366f2d90_0, 0;
    %load/vec4 v0x1366f2930_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1366f2e20_0;
    %and;
    %assign/vec4 v0x1366f2eb0_0, 0;
    %load/vec4 v0x1366f2930_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1366f2f40_0;
    %and;
    %assign/vec4 v0x1366f2fd0_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x1366ee090;
T_189 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f3070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1366f2b20_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x1366f2a90_0;
    %load/vec4 v0x1366f2d90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366f2d90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1366f2eb0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366f2eb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1366f2fd0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1366f2fd0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1366f2b20_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x1366ee090;
T_190 ;
    %wait E_0x1366ee910;
    %load/vec4 v0x1366f2670_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x1366f2b20_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x1366f2a90_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x1366ee090;
T_191 ;
    %wait E_0x1366ee8c0;
    %load/vec4 v0x1366f2b20_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1366f29e0_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x1366ee090;
T_192 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f3070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366f2210_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x1366f2b20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1366f2b20_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1366f34c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366f2210_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x1366ee090;
T_193 ;
    %wait E_0x1366ee870;
    %load/vec4 v0x1366f25e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1366f34c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1366f2670_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x1366e9b80;
T_194 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366ea3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x1366ea140_0;
    %load/vec4 v0x1366ea010_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366ea350, 0, 4;
T_194.0 ;
    %load/vec4 v0x1366ea010_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366ea350, 4;
    %assign/vec4 v0x1366ea1d0_0, 0;
    %load/vec4 v0x1366e9f60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366ea350, 4;
    %assign/vec4 v0x1366ea2a0_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x1366ea540;
T_195 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366eade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x1366eab50_0;
    %load/vec4 v0x1366eaa20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366ead40, 0, 4;
T_195.0 ;
    %load/vec4 v0x1366eaa20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366ead40, 4;
    %assign/vec4 v0x1366eabe0_0, 0;
    %load/vec4 v0x1366ea970_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366ead40, 4;
    %assign/vec4 v0x1366eac90_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x1366f48a0;
T_196 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f5100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x1366f4e70_0;
    %load/vec4 v0x1366f4d40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366f5060, 0, 4;
T_196.0 ;
    %load/vec4 v0x1366f4d40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366f5060, 4;
    %assign/vec4 v0x1366f4f00_0, 0;
    %load/vec4 v0x1366f4c90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1366f5060, 4;
    %assign/vec4 v0x1366f4fb0_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x1366e6e00;
T_197 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366f72b0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x1366f7cf0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x1366f6b90_0;
    %assign/vec4 v0x1366f72b0_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x1366f7cf0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x1366f6c20_0;
    %pad/u 32;
    %assign/vec4 v0x1366f72b0_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x1366e6e00;
T_198 ;
    %wait E_0x1366e7fb0;
    %load/vec4 v0x1366f7400_0;
    %load/vec4 v0x1366f7360_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1366f7360_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x1366f7ab0_0;
    %load/vec4 v0x1366f7360_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1366f7360_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x136683000;
T_199 ;
    %wait E_0x1467053b0;
    %load/vec4 v0x1366f89b0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x1366f83b0_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x136683000;
T_200 ;
    %wait E_0x1467115a0;
    %load/vec4 v0x1366f83b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x1366f8cf0_0;
    %store/vec4 v0x1366f8c60_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x1366f8d80_0;
    %store/vec4 v0x1366f8c60_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x1366f8e10_0;
    %store/vec4 v0x1366f8c60_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x1366f8fa0_0;
    %store/vec4 v0x1366f8c60_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x13669e970;
T_201 ;
    %wait E_0x136634ae0;
    %load/vec4 v0x1366f9e50_0;
    %store/vec4 v0x1366fac50_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x13669e970;
T_202 ;
    %wait E_0x136668750;
    %load/vec4 v0x1366fa6f0_0;
    %store/vec4 v0x1366face0_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x13669e970;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366f9e50_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x1366f9e50_0;
    %inv;
    %store/vec4 v0x1366f9e50_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x13669e970;
T_204 ;
    %vpi_call 2 95 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13669e970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fb0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366faeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fb180_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1366fb060_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366faf40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fae20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fa6f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146732f60;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366fa6f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146732f60;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366fa6f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146732f60;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366227a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x1366aacf0;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x136676c40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fa1f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1366fa1f0_0;
    %pad/s 8;
    %store/vec4 v0x1366f9b10_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x1366f9950;
    %join;
    %load/vec4 v0x1366fa1f0_0;
    %pad/s 8;
    %store/vec4 v0x1366f9d90_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x1366f9bd0;
    %join;
    %vpi_call 2 124 "$display", "-------- iteration %0d ----------", v0x1366fa1f0_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x136604fe0;
    %join;
    %load/vec4 v0x1366fa1f0_0;
    %pad/s 8;
    %store/vec4 v0x146716e90_0, 0, 8;
    %load/vec4 v0x1366fa340_0;
    %subi 1, 0, 3;
    %store/vec4 v0x1366c9130_0, 0, 3;
    %load/vec4 v0x1366f9f00_0;
    %subi 1, 0, 8;
    %store/vec4 v0x146733080_0, 0, 8;
    %load/vec4 v0x1366fa500_0;
    %subi 1, 0, 3;
    %store/vec4 v0x1366ca820_0, 0, 3;
    %load/vec4 v0x1366fab10_0;
    %store/vec4 v0x136624250_0, 0, 8;
    %load/vec4 v0x1366fa2a0_0;
    %store/vec4 v0x1366c8d40_0, 0, 1;
    %load/vec4 v0x1366fa830_0;
    %subi 1, 0, 8;
    %store/vec4 v0x1366238a0_0, 0, 8;
    %load/vec4 v0x1366fa980_0;
    %store/vec4 v0x136623fe0_0, 0, 4;
    %load/vec4 v0x1366f9fb0_0;
    %store/vec4 v0x146726cb0_0, 0, 1;
    %load/vec4 v0x1366fa640_0;
    %store/vec4 v0x1366cac40_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x1366ad500;
    %join;
    %load/vec4 v0x1366fa1f0_0;
    %pad/s 8;
    %store/vec4 v0x1366c62d0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x136682150;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146732f60;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %load/vec4 v0x1366fa1f0_0;
    %pad/s 8;
    %store/vec4 v0x1366c49c0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x136685810;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.11, 5;
    %jmp/1 T_204.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146732f60;
    %jmp T_204.10;
T_204.11 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x1366a9e40;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1366fa1f0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1366f9810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366f98a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1366f9650;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1366fa1f0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1366f9810_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x1366f98a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1366f9650;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
T_204.12 ;
    %load/vec4 v0x1366fa060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.13, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1366fa060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366fa8e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1366fa060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366fa790, 0, 4;
    %load/vec4 v0x1366fa060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366fa060_0, 0, 32;
    %jmp T_204.12;
T_204.13 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1366fa1f0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1366f9810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366f98a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1366f9650;
    %join;
    %load/vec4 v0x1366fa1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1366fa1f0_0, 0, 32;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %vpi_call 2 145 "$display", "STATUS: Simulation complete" {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
