{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507503544743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507503544747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 08 17:59:04 2017 " "Processing started: Sun Oct 08 17:59:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507503544747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503544747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503544747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507503544989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507503544989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-structural_combinational " "Found design unit 1: divider-structural_combinational" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552061 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file divider_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_const " "Found design unit 1: divider_const" {  } { { "divider_const.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_const-body " "Found design unit 2: divider_const-body" {  } { { "divider_const.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider_const.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_divider-structural " "Found design unit 1: display_divider-structural" {  } { { "display_divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/display_divider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552063 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "display_divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/display_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552064 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_divider " "Elaborating entity \"display_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507503552084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:div " "Elaborating entity \"divider\" for hierarchy \"divider:div\"" {  } { { "display_divider.vhd" "div" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/display_divider.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507503552085 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[0\] divider.vhd(39) " "Inferred latch for \"intDividend\[0\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552091 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[1\] divider.vhd(39) " "Inferred latch for \"intDividend\[1\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552091 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[2\] divider.vhd(39) " "Inferred latch for \"intDividend\[2\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552091 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[3\] divider.vhd(39) " "Inferred latch for \"intDividend\[3\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552091 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[4\] divider.vhd(39) " "Inferred latch for \"intDividend\[4\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552091 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[5\] divider.vhd(39) " "Inferred latch for \"intDividend\[5\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552091 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[6\] divider.vhd(39) " "Inferred latch for \"intDividend\[6\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552091 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[7\] divider.vhd(39) " "Inferred latch for \"intDividend\[7\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[8\] divider.vhd(39) " "Inferred latch for \"intDividend\[8\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[9\] divider.vhd(39) " "Inferred latch for \"intDividend\[9\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[10\] divider.vhd(39) " "Inferred latch for \"intDividend\[10\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[11\] divider.vhd(39) " "Inferred latch for \"intDividend\[11\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[12\] divider.vhd(39) " "Inferred latch for \"intDividend\[12\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[13\] divider.vhd(39) " "Inferred latch for \"intDividend\[13\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[14\] divider.vhd(39) " "Inferred latch for \"intDividend\[14\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDividend\[15\] divider.vhd(39) " "Inferred latch for \"intDividend\[15\]\" at divider.vhd(39)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDivisor\[0\] divider.vhd(38) " "Inferred latch for \"intDivisor\[0\]\" at divider.vhd(38)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDivisor\[1\] divider.vhd(38) " "Inferred latch for \"intDivisor\[1\]\" at divider.vhd(38)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDivisor\[2\] divider.vhd(38) " "Inferred latch for \"intDivisor\[2\]\" at divider.vhd(38)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDivisor\[3\] divider.vhd(38) " "Inferred latch for \"intDivisor\[3\]\" at divider.vhd(38)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDivisor\[4\] divider.vhd(38) " "Inferred latch for \"intDivisor\[4\]\" at divider.vhd(38)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDivisor\[5\] divider.vhd(38) " "Inferred latch for \"intDivisor\[5\]\" at divider.vhd(38)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDivisor\[6\] divider.vhd(38) " "Inferred latch for \"intDivisor\[6\]\" at divider.vhd(38)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intDivisor\[7\] divider.vhd(38) " "Inferred latch for \"intDivisor\[7\]\" at divider.vhd(38)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow divider.vhd(37) " "Inferred latch for \"overflow\" at divider.vhd(37)" {  } { { "divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503552092 "|display_divider|divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator divider:div\|comparator:\\Slice:0:FirstSlice:firstComp " "Elaborating entity \"comparator\" for hierarchy \"divider:div\|comparator:\\Slice:0:FirstSlice:firstComp\"" {  } { { "divider.vhd" "\\Slice:0:FirstSlice:firstComp" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/divider.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507503552109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "leddcd.vhd 2 1 " "Using design file leddcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/leddcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552133 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507503552133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1507503552133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:\\dividendLoop:0:dividendDecoder " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:\\dividendLoop:0:dividendDecoder\"" {  } { { "display_divider.vhd" "\\dividendLoop:0:dividendDecoder" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/display_divider.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507503552134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "display_divider.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/gitProjects/Lab2/display_divider.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507503553861 "|display_divider|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507503553861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507503554053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507503555118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507503555118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "606 " "Implemented 606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507503555302 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507503555302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "496 " "Implemented 496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507503555302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507503555302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507503555349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 08 17:59:15 2017 " "Processing ended: Sun Oct 08 17:59:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507503555349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507503555349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507503555349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507503555349 ""}
