# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Processador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:32 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v 
# -- Compiling module Mux_3_to_1
# 
# Top level modules:
# 	Mux_3_to_1
# End time: 15:58:32 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:32 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v 
# -- Compiling module Processador
# 
# Top level modules:
# 	Processador
# End time: 15:58:32 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:32 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v 
# -- Compiling module Banco_registradores
# 
# Top level modules:
# 	Banco_registradores
# End time: 15:58:32 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:32 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:58:33 on Dec 03,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:33 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v 
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
# End time: 15:58:33 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:33 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v 
# -- Compiling module Memoria
# 
# Top level modules:
# 	Memoria
# End time: 15:58:33 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:33 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v 
# -- Compiling module Mul
# 
# Top level modules:
# 	Mul
# End time: 15:58:33 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:33 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v 
# -- Compiling module Mux_4_to_1
# 
# Top level modules:
# 	Mux_4_to_1
# End time: 15:58:33 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.Processador -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.Processador -Lf altera_mf_ver 
# Start time: 15:58:52 on Dec 03,2017
# Loading work.Processador
# Loading work.Ctrl
# Loading work.Memoria
# Loading altera_mf_ver.altsyncram
# Loading work.Banco_registradores
# Loading work.Mux_3_to_1
# Loading work.Mux_4_to_1
# Loading work.ALU
# Loading work.Mul
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(68): [PCDPC] - Port size (16) does not match connection size (12) for port 'data0'. The port definition is at: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processador/muxAluA File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v
# ** Warning: (vsim-3017) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(86): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /Processador/muxAluB File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v
# ** Warning: (vsim-3722) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(86): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3017) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(100): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Processador/alu File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v
# ** Warning: (vsim-3722) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(100): [TFMPC] - Missing connection for port 'neg'.
# ** Warning: (vsim-3722) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(100): [TFMPC] - Missing connection for port 'overflow'.
do C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
run
add wave -position insertpoint sim:/Processador/Mul/*
run
restart
# ** Warning: (vsim-3015) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(68): [PCDPC] - Port size (16) does not match connection size (12) for port 'data0'. The port definition is at: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processador/muxAluA File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v
# ** Warning: (vsim-3017) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(86): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /Processador/muxAluB File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v
# ** Warning: (vsim-3722) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(86): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3017) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(100): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Processador/alu File: C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v
# ** Warning: (vsim-3722) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(100): [TFMPC] - Missing connection for port 'neg'.
# ** Warning: (vsim-3722) C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v(100): [TFMPC] - Missing connection for port 'overflow'.
run
