
Power Net Detected:
        Voltage	    Name
          0.95V	    VDDH
             0V	    VSS
          0.75V	    VDD
Using Power View: test_worst_scenario.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4593.54)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_PDN25858_n1910, driver I_RISC_CORE/FE_PDC7188_n1910/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net FE_PDN25849_FE_OFN24999_Addr_A_5, driver I_RISC_CORE/FE_OFC4620_Addr_A_5/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver FE_PDC7180_FE_OFN24999_Addr_A_5/A (cell NBUFFX2_LVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net FE_PDN25849_FE_OFN24999_Addr_A_5, driver I_RISC_CORE/FE_OFC4620_Addr_A_5/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25798_RegPort_C_7, driver I_RISC_CORE/FE_OFC7129_RegPort_C_7/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25769_n, driver I_RISC_CORE/FE_OFC6760_n378_1/Y (cell INVX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_RN_1, driver I_RISC_CORE/FE_OFC5284_n714/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_RN_1, driver I_RISC_CORE/FE_OFC5284_n714/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25822_RegPort_C_13, driver I_RISC_CORE/FE_OFC7153_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_PDN25852_n1827, driver I_RISC_CORE/FE_PDC7182_n1827/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U917/A3 (cell OA22X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U130/A2 (cell OAI22X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1080/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1636/A (cell INVX4_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25653_I_DATA_PATH_N55, driver I_RISC_CORE/FE_OFC5285_I_DATA_PATH_N55/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25797_n639, driver I_RISC_CORE/FE_OFC7128_n639/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25768_n, driver I_RISC_CORE/FE_OFC6758_n376_1/Y (cell INVX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25651_n1910, driver I_RISC_CORE/FE_OFC5283_n1910/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25652_n, driver I_RISC_CORE/U1617/Y (cell AO22X2_LVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5284_n714/A (cell NBUFFX4_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25655_RegPort_C_13, driver I_RISC_CORE/FE_OFC6486_RegPort_C_13/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25649_n639, driver I_RISC_CORE/FE_OFC5281_n639/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 48152
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 42788,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4655.26 CPU=0:00:22.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4655.26 CPU=0:00:25.5 REAL=0:00:04.0)
Save waveform /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_22596_mo.ece.pdx.edu_nmallebo_nwjm2n/.AAE_9YlBoM/.AAE_22596/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6862.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:01.0, MEM = 6862.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4680.77)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 1543. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 48152. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 768. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 982. 
Total number of fetched objects 48152
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 42788,  19.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=4709.3 CPU=0:00:08.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4709.3 CPU=0:00:09.1 REAL=0:00:02.0)
Load RC corner of view test_worst_scenario

Begin Power Analysis

          0.95V	    VDDH
             0V	    VSS
          0.75V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4731.53MB/9859.45MB/5699.86MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4731.73MB/9859.45MB/5699.86MB)

Begin Processing Timing Window Data for Power Calculation

SYS_2x_CLK(416.667MHz) CK: assigning clock SYS_2x_CLK to net sys_2x_clk
v_SDRAM_CLK(243.902MHz) SD_DDR_CLKn(243.902MHz) CK: assigning clock SD_DDR_CLKn to net sd_CKn
SD_DDR_CLK(243.902MHz) CK: assigning clock SD_DDR_CLK to net sd_CK
SDRAM_CLK(243.902MHz) CK: assigning clock SDRAM_CLK to net sdram_clk
SYS_CLK(208.333MHz) CK: assigning clock SYS_CLK to net I_CLOCKING/n23
v_PCI_CLK(133.333MHz) PCI_CLK(133.333MHz) CK: assigning clock PCI_CLK to net pclk
ate_clk(33.3333MHz) CK: assigning clock ate_clk to net ate_clk
** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 33.3333MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4743.84MB/9859.45MB/5699.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4744.81MB/9859.45MB/5699.86MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-01 16:32:12 (2025-May-01 23:32:12 GMT)
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 10%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 20%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 30%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 40%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 50%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 60%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 70%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 80%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 90%

Finished Levelizing
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT)

Starting Activity Propagation
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 10%
2025-May-01 16:32:13 (2025-May-01 23:32:13 GMT): 20%
2025-May-01 16:32:14 (2025-May-01 23:32:14 GMT): 30%

Finished Activity Propagation
2025-May-01 16:32:14 (2025-May-01 23:32:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4750.55MB/9859.45MB/5699.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 4
      ----------------------------------------------------------
CellName                                  Missing Table(s)
DCAP_HVT                                  internal power, 
SRAM2RW128x16                             leakage power, 
SRAM2RW32x4                               leakage power, 
SRAM2RW64x32                              leakage power, 
SRAM2RW64x8                               leakage power, 
TIEH_HVT                                  internal power, 
TIEL_HVT                                  internal power, 


** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDH VDDL not present in library of cell LSUPX1_RVT.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDH VDDL not present in library of cell LSUPX8_LVT.


Starting Calculating power
2025-May-01 16:32:14 (2025-May-01 23:32:14 GMT)
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 10%
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 20%
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 30%
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 40%
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 50%
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 60%
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 70%
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 80%
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT): 90%

Finished Calculating power
2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:04, real=0:00:01, mem(process/total/peak)=4788.82MB/9947.48MB/5699.86MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4788.82MB/9947.48MB/5699.86MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4788.89MB/9947.48MB/5699.86MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:04, mem(process/total/peak)=4788.89MB/9947.48MB/5699.86MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4789.08MB/9947.48MB/5699.86MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-01 16:32:16 (2025-May-01 23:32:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ORCA_TOP
*
*	Liberty Libraries used:
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib
*
*	Parasitic Files used:
*
*       Power View : test_worst_scenario
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        3.78989780 	   54.3979%
Total Switching Power:       2.43139038 	   34.8987%
Total Leakage Power:         0.74570092 	   10.7033%
Total Power:                 6.96698910
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         1.189      0.2095      0.6023       2.001       28.72
Macro                           0.008509      0.0195    0.007038     0.03505       0.503
IO                                     0           0           0           0           0
Combinational                      2.483       1.967      0.1313       4.582       65.76
Clock (Combinational)            0.09299      0.2283    0.004088      0.3254        4.67
Clock (Sequential)               0.01604    0.006965    0.001037     0.02404      0.3451
-----------------------------------------------------------------------------------------
Total                               3.79       2.431      0.7457       6.967         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDDH                     0.95    0.03964      0.1342     0.01301      0.1868       2.682
VDD                      0.75       3.75       2.297      0.7327        6.78       97.32


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
SYS_CLK                         0.002053    0.002409    8.48e-05    0.004547     0.06526
PCI_CLK                         0.004631     0.01219   0.0003381     0.01715      0.2462
SYS_2x_CLK                       0.01934     0.02519    0.001603     0.04614      0.6623
SDRAM_CLK                        0.08044      0.1921    0.002812      0.2753       3.952
ate_clk                          0.07032      0.1325    0.004186       0.207       2.972
-----------------------------------------------------------------------------------------
Total                              0.109      0.2353    0.005125      0.3494       5.016
-----------------------------------------------------------------------------------------
Clock: SYS_CLK
Clock Period: 0.004800 usec 
Clock Toggle Rate:   416.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: PCI_CLK
Clock Period: 0.007500 usec 
Clock Toggle Rate:   266.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: SYS_2x_CLK
Clock Period: 0.002400 usec 
Clock Toggle Rate:   833.3333 Mhz 
Clock Static Probability:  0.5000
  
Clock: SDRAM_CLK
Clock Period: 0.004100 usec 
Clock Toggle Rate:   487.8049 Mhz 
Clock Static Probability:  0.5000
  
Clock: ate_clk
Clock Period: 0.030000 usec 
Clock Toggle Rate:    66.6667 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         CTS_cfh_inv_00002 (INVX16_LVT):          0.01252
*              Highest Leakage Power: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_ (SDFFX2_RVT):          0.00653
*                Total Cap:      1.92928e-10 F
*                Total instances in design: 39067
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 404 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4803.79MB/9947.48MB/5699.86MB)

