# MIPS-Microprocessor-Pipelined
RTL Design of a 5 stage Pipelined MIPS RISC microprocessor without Hazard handling
---

