# vsim -c -sv_seed 211 "+UVM_TESTNAME=test_top" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -coverage -uvmcontrol=none -printsimstats -do "set NoQuitOnFinish 1; run -a; coverage attribute -name TESTNAME -value test_top.211; coverage save test_top.211.ucdb; quit -f" optimized_batch_top_tb 
# Start time: 15:18:26 on Dec 04,2022
# //  Questa Sim
# //  Version 2022.2_1 linux May 19 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.inst_mem_driver_bfm(fast)
# Loading work.inst_mem_monitor_bfm(fast)
# Loading work.data_mem_driver_bfm(fast)
# Loading work.data_mem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.data_mem_pkg_hdl(fast)
# Loading work.data_mem_pkg(fast)
# Loading work.inst_mem_pkg_hdl(fast)
# Loading work.inst_mem_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_tests_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.data_mem_if_sv_unit(fast)
# Loading work.inst_mem_if_sv_unit(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.inst_mem_monitor_bfm_sv_unit(fast)
# Loading work.inst_mem_monitor_bfm(fast__1)
# Loading work.data_mem_monitor_bfm_sv_unit(fast)
# Loading work.data_mem_monitor_bfm(fast__1)
# Loading work.inst_mem_driver_bfm_sv_unit(fast)
# Loading work.inst_mem_driver_bfm(fast__1)
# Loading work.data_mem_driver_bfm_sv_unit(fast)
# Loading work.data_mem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2022.2/questasim/uvm-1.1d/linux/uvm_dpi.so
# set NoQuitOnFinish 1
# 1
#  run -a
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2022.3
# //  (C) 2013-2022 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test test_top...
# UVM_INFO @ 9.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 9.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 19.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 19.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 29.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 29.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 39.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 49.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 49.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 59.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 69.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 69.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 79.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 79.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 89.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 89.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 99.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 99.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 212.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 219.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 219.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 220.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 221.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 222.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 229.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 229.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 229.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 231.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 232.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 239.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 239.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 239.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5020 npc_out:0x3002 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5020 npc_out:0x3002 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 241.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 242.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 249.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 249.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 249.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5260 npc_out:0x3003 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5260 npc_out:0x3003 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x5020 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x5020 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 251.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 252.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 259.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 259.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 259.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5260 psr:0x0 IR_Exec:0x5020 Instr_dout:0x54a0 NZP:0x0 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x54a0 npc_out:0x3004 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x54a0 npc_out:0x3004 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0x5260 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0x5260 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 261.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 262.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 269.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 269.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 269.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x54a0 psr:0x2 IR_Exec:0x5260 Instr_dout:0x56e0 NZP:0x0 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x56e0 npc_out:0x3005 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x56e0 npc_out:0x3005 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x54a0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x54a0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 271.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 272.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 279.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 279.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 279.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x56e0 psr:0x2 IR_Exec:0x54a0 Instr_dout:0x5920 NZP:0x0 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5920 npc_out:0x3006 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5920 npc_out:0x3006 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x56e0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x56e0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 281.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 282.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 289.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 289.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 289.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5920 psr:0x2 IR_Exec:0x56e0 Instr_dout:0x5b60 NZP:0x0 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5b60 npc_out:0x3007 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5b60 npc_out:0x3007 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x5920 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x5920 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 291.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 292.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 299.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 299.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 299.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5b60 psr:0x2 IR_Exec:0x5920 Instr_dout:0x5da0 NZP:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5da0 npc_out:0x3008 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5da0 npc_out:0x3008 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x5b60 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x5b60 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 301.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 302.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 309.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 309.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 309.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5da0 psr:0x2 IR_Exec:0x5b60 Instr_dout:0x5fe0 NZP:0x0 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5fe0 npc_out:0x3009 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5fe0 npc_out:0x3009 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0x5da0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0x5da0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 311.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 312.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 319.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 319.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 319.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5fe0 psr:0x2 IR_Exec:0x5da0 Instr_dout:0x15e7 NZP:0x0 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x15e7 npc_out:0x300a E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x15e7 npc_out:0x300a E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0x5fe0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0x5fe0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 321.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 322.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 329.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 329.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 329.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x15e7 psr:0x2 IR_Exec:0x5fe0 Instr_dout:0x1d80 NZP:0x0 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1d80 npc_out:0x300b E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1d80 npc_out:0x300b E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x15e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x15e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 331.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 332.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 339.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 339.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 339.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1d80 psr:0x2 IR_Exec:0x15e7 Instr_dout:0x99ff NZP:0x0 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x99ff npc_out:0x300c E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x99ff npc_out:0x300c E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0x1d80 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0x1d80 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 341.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 342.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 349.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x1 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x1 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 349.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 349.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x99ff psr:0x1 IR_Exec:0x1d80 Instr_dout:0xb031 NZP:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xb031 npc_out:0x300d E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xb031 npc_out:0x300d E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 351.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 352.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 359.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x1 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x1 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 359.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 359.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xb031 psr:0x2 IR_Exec:0x99ff Instr_dout:0x99ff NZP:0x0 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x99ff npc_out:0x300e E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x99ff npc_out:0x300e E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x303d pcout:0x303d dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb031 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x303d pcout:0x303d dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb031 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 361.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 362.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 369.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x1 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x0 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 369.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x303d DMem_rd:0x1 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x303d DMem_rd:0x1 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x99ff psr:0x4 IR_Exec:0xb031 Instr_dout:0x58c7 NZP:0x0 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x303d pcout:0x303d dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xb031 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x303d pcout:0x303d dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xb031 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 371.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 372.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 379.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x0 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x0 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 379.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x303d DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0b6e DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x99ff psr:0x4 IR_Exec:0xb031 Instr_dout:0x58c7 NZP:0x0 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x303d pcout:0x303d dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xb031 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x303d pcout:0x303d dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xb031 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 381.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 382.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 389.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x0 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x1 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 389.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 389.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x99ff psr:0x4 IR_Exec:0xb031 Instr_dout:0x58c7 NZP:0x0 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x58c7 npc_out:0x300f E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x58c7 npc_out:0x300f E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 391.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 392.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 399.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x1 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x1 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 399.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 399.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x58c7 psr:0x4 IR_Exec:0x99ff Instr_dout:0x923f NZP:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x923f npc_out:0x3010 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x923f npc_out:0x3010 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x3 sr2:0x7 IR_Exec:0x58c7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x3 sr2:0x7 IR_Exec:0x58c7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 401.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 402.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 409.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x1 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x1 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 409.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 409.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x923f psr:0x4 IR_Exec:0x58c7 Instr_dout:0x5e02 NZP:0x0 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e02 npc_out:0x3011 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e02 npc_out:0x3011 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 411.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 412.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 419.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x1 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x1 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 419.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 419.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e02 psr:0x2 IR_Exec:0x923f Instr_dout:0x177a NZP:0x0 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x177a npc_out:0x3012 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x177a npc_out:0x3012 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0007 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0007 enable_writeback_status:0x1 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x0 sr2:0x2 IR_Exec:0x5e02 NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x0 sr2:0x2 IR_Exec:0x5e02 NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 
# UVM_INFO @ 421.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 422.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 429.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x1 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x1 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 429.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 429.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x177a psr:0x4 IR_Exec:0x5e02 Instr_dout:0x977f NZP:0x0 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x977f npc_out:0x3013 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x977f npc_out:0x3013 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0007 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0007 enable_writeback_status:0x1 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x3 sr1:0x5 sr2:0x2 IR_Exec:0x177a NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x3 sr1:0x5 sr2:0x2 IR_Exec:0x177a NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 
# UVM_INFO @ 431.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 432.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 439.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x1 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x1 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 439.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 439.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x977f psr:0x2 IR_Exec:0x177a Instr_dout:0x1da5 NZP:0x0 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1da5 npc_out:0x3014 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1da5 npc_out:0x3014 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0x977f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0x977f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 441.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 442.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 449.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x1 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x1 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 449.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 449.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1da5 psr:0x4 IR_Exec:0x977f Instr_dout:0x7abf NZP:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7abf npc_out:0x3015 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7abf npc_out:0x3015 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x6 sr1:0x6 sr2:0x5 IR_Exec:0x1da5 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x6 sr1:0x6 sr2:0x5 IR_Exec:0x1da5 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 451.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 452.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 459.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x1 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x1 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 459.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 459.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7abf psr:0x4 IR_Exec:0x1da5 Instr_dout:0x9ebf NZP:0x0 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9ebf npc_out:0x3016 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9ebf npc_out:0x3016 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0007 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0007 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x7abf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x7abf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 461.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 462.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 469.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x1 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x0 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 469.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0006 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0006 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9ebf psr:0x1 IR_Exec:0x7abf Instr_dout:0x5f43 NZP:0x0 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0007 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0007 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x7abf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x7abf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 471.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 472.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 479.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x0 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x1 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 479.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 479.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9ebf psr:0x1 IR_Exec:0x7abf Instr_dout:0x5f43 NZP:0x0 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5f43 npc_out:0x3017 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5f43 npc_out:0x3017 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0007 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0007 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff8 pcout:0xfff8 dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x9ebf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff8 pcout:0xfff8 dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x9ebf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 481.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 482.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 489.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x1 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x1 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 489.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 489.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5f43 psr:0x1 IR_Exec:0x9ebf Instr_dout:0x1578 NZP:0x0 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1578 npc_out:0x3018 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1578 npc_out:0x3018 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x5 sr2:0x3 IR_Exec:0x5f43 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x5 sr2:0x3 IR_Exec:0x5f43 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 491.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 492.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 499.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x1 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 499.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 499.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1578 psr:0x4 IR_Exec:0x5f43 Instr_dout:0xc000 NZP:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc000 npc_out:0x3019 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc000 npc_out:0x3019 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff8 pcout:0xfff8 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0x1578 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff8 pcout:0xfff8 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0x1578 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 501.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 502.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 509.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x0 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x0 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 509.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc000 psr:0x2 IR_Exec:0x1578 Instr_dout:0xc000 NZP:0x0 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 511.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 512.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 519.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x0 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x0 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 519.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc000 psr:0x4 IR_Exec:0xc000 Instr_dout:0xc000 NZP:0x7 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 521.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 522.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 529.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x1 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 529.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc000 psr:0x4 IR_Exec:0xc000 Instr_dout:0xc000 NZP:0x0 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 531.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 532.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 539.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 539.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 539.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc000 psr:0x4 IR_Exec:0xc000 Instr_dout:0x5ba4 NZP:0x0 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5ba4 npc_out:0x0002 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5ba4 npc_out:0x0002 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xc000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 541.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 542.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 549.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 549.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 549.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5ba4 psr:0x4 IR_Exec:0xc000 Instr_dout:0x587f NZP:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x587f npc_out:0x0003 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x587f npc_out:0x0003 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0005 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0005 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x5 sr1:0x6 sr2:0x4 IR_Exec:0x5ba4 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x5 sr1:0x6 sr2:0x4 IR_Exec:0x5ba4 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 551.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 552.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 559.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 559.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 559.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x587f psr:0x4 IR_Exec:0x5ba4 Instr_dout:0x5d7b NZP:0x0 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5d7b npc_out:0x0004 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5d7b npc_out:0x0004 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x587f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x587f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 561.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 562.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 569.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x1 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 569.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 569.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5d7b psr:0x1 IR_Exec:0x587f Instr_dout:0x34c2 NZP:0x0 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x34c2 npc_out:0x0005 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x34c2 npc_out:0x0005 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0004 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0004 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x5 sr2:0x3 IR_Exec:0x5d7b NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x5 sr2:0x3 IR_Exec:0x5d7b NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 571.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 572.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 579.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x1 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x1 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 579.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 579.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x34c2 psr:0x4 IR_Exec:0x5d7b Instr_dout:0x93bf NZP:0x0 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x93bf npc_out:0x0006 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x93bf npc_out:0x0006 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0xfff8 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0xfff8 enable_writeback_status:0x0 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c6 pcout:0x00c6 dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0x34c2 NZP:0x0 M_Data:0xfff8 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c6 pcout:0x00c6 dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0x34c2 NZP:0x0 M_Data:0xfff8 enable_execute_out:0x0 
# UVM_INFO @ 581.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 582.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 589.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0007 pc:0x0006 instrmem_rd:0x1 ACTUAL: npc:0x0007 pc:0x0006 instrmem_rd:0x0 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 589.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x00c6 DMem_rd:0x0 DMem_din:0xfff8 memout:0x0b6e ACTUAL: DMem_addr:0x00c6 DMem_rd:0x0 DMem_din:0xfff8 memout:0x0b6e 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x93bf psr:0x2 IR_Exec:0x34c2 Instr_dout:0x917f NZP:0x0 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c6 pcout:0x00c6 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x34c2 NZP:0x0 M_Data:0xfff8 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c6 pcout:0x00c6 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x34c2 NZP:0x0 M_Data:0xfff8 enable_execute_out:0x0 
# UVM_INFO @ 591.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 592.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 599.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0007 pc:0x0006 instrmem_rd:0x0 ACTUAL: npc:0x0007 pc:0x0006 instrmem_rd:0x1 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 599.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 599.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x93bf psr:0x2 IR_Exec:0x34c2 Instr_dout:0x917f NZP:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x917f npc_out:0x0007 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x917f npc_out:0x0007 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x1 sr1:0x6 sr2:0x7 IR_Exec:0x93bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x1 sr1:0x6 sr2:0x7 IR_Exec:0x93bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 601.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 602.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 609.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0008 pc:0x0007 instrmem_rd:0x1 ACTUAL: npc:0x0008 pc:0x0007 instrmem_rd:0x1 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 609.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 609.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x917f psr:0x2 IR_Exec:0x93bf Instr_dout:0x5107 NZP:0x0 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5107 npc_out:0x0008 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5107 npc_out:0x0008 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0004 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0004 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 611.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 612.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 619.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0009 pc:0x0008 instrmem_rd:0x1 ACTUAL: npc:0x0009 pc:0x0008 instrmem_rd:0x1 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 619.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 619.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5107 psr:0x4 IR_Exec:0x917f Instr_dout:0xea94 NZP:0x0 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xea94 npc_out:0x0009 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xea94 npc_out:0x0009 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x5107 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x5107 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 621.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 622.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 629.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000a pc:0x0009 instrmem_rd:0x1 ACTUAL: npc:0x000a pc:0x0009 instrmem_rd:0x1 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 629.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 629.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xea94 psr:0x4 IR_Exec:0x5107 Instr_dout:0x562a NZP:0x0 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x562a npc_out:0x000a E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x562a npc_out:0x000a E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff8 VSR2:0xfffb enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff8 VSR2:0xfffb enable_writeback_status:0x1 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x009c pcout:0x009c dr:0x5 sr1:0x2 sr2:0x0 IR_Exec:0xea94 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x009c pcout:0x009c dr:0x5 sr1:0x2 sr2:0x0 IR_Exec:0xea94 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 
# UVM_INFO @ 631.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 632.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 639.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000b pc:0x000a instrmem_rd:0x1 ACTUAL: npc:0x000b pc:0x000a instrmem_rd:0x1 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 639.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 639.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x562a psr:0x2 IR_Exec:0xea94 Instr_dout:0x1dee NZP:0x0 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1dee npc_out:0x000b E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1dee npc_out:0x000b E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xfff8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xfff8 enable_writeback_status:0x1 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x0 sr2:0x2 IR_Exec:0x562a NZP:0x0 M_Data:0xfff8 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x0 sr2:0x2 IR_Exec:0x562a NZP:0x0 M_Data:0xfff8 enable_execute_out:0x0 
# UVM_INFO @ 641.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 642.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 649.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x1 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x1 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 649.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 649.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1dee psr:0x1 IR_Exec:0x562a Instr_dout:0x52f3 NZP:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x52f3 npc_out:0x000c E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x52f3 npc_out:0x000c E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000e pcout:0x000e dr:0x6 sr1:0x7 sr2:0x6 IR_Exec:0x1dee NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000e pcout:0x000e dr:0x6 sr1:0x7 sr2:0x6 IR_Exec:0x1dee NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 651.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 652.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 659.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x1 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 659.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 659.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x52f3 psr:0x2 IR_Exec:0x1dee Instr_dout:0x0def NZP:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0def npc_out:0x000d E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0def npc_out:0x000d E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x3 sr2:0x3 IR_Exec:0x52f3 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x3 sr2:0x3 IR_Exec:0x52f3 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 661.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 662.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 669.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x0 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x0 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 669.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0def psr:0x1 IR_Exec:0x52f3 Instr_dout:0x0def NZP:0x0 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0def NZP:0x6 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0def NZP:0x6 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 671.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 672.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 679.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x0 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x0 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 679.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0def psr:0x2 IR_Exec:0x0def Instr_dout:0x0def NZP:0x6 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0def NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0def NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 681.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 682.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 689.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfffc pc:0xfffb instrmem_rd:0x0 ACTUAL: npc:0xfffc pc:0xfffb instrmem_rd:0x1 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 689.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0def psr:0x2 IR_Exec:0x0def Instr_dout:0x0def NZP:0x0 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0def NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0def NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 691.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 692.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 699.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfffd pc:0xfffc instrmem_rd:0x1 ACTUAL: npc:0xfffd pc:0xfffc instrmem_rd:0x1 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 699.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 699.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0def psr:0x2 IR_Exec:0x0def Instr_dout:0x9bff NZP:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9bff npc_out:0xfffd E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9bff npc_out:0xfffd E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0def NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0def NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 701.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 702.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 709.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfffe pc:0xfffd instrmem_rd:0x1 ACTUAL: npc:0xfffe pc:0xfffd instrmem_rd:0x1 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 709.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 709.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9bff psr:0x2 IR_Exec:0x0def Instr_dout:0x1dae NZP:0x0 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1dae npc_out:0xfffe E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1dae npc_out:0xfffe E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x9bff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x9bff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 711.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 712.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 719.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffff pc:0xfffe instrmem_rd:0x1 ACTUAL: npc:0xffff pc:0xfffe instrmem_rd:0x1 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 719.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 719.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1dae psr:0x2 IR_Exec:0x9bff Instr_dout:0x927f NZP:0x0 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x927f npc_out:0xffff E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x927f npc_out:0xffff E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000e VSR2:0x000e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000e VSR2:0x000e enable_writeback_status:0x1 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x001c pcout:0x001c dr:0x6 sr1:0x6 sr2:0x6 IR_Exec:0x1dae NZP:0x0 M_Data:0x000e enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x001c pcout:0x001c dr:0x6 sr1:0x6 sr2:0x6 IR_Exec:0x1dae NZP:0x0 M_Data:0x000e enable_execute_out:0x0 
# UVM_INFO @ 721.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 722.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 729.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0000 pc:0xffff instrmem_rd:0x1 ACTUAL: npc:0x0000 pc:0xffff instrmem_rd:0x1 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 729.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 729.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x927f psr:0x4 IR_Exec:0x1dae Instr_dout:0x7964 NZP:0x0 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7964 npc_out:0x0000 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7964 npc_out:0x0000 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x927f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x927f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 731.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 732.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 739.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x1 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 739.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 739.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7964 psr:0x1 IR_Exec:0x927f Instr_dout:0x95bf NZP:0x0 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x95bf npc_out:0x0001 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x95bf npc_out:0x0001 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe3 pcout:0xffe3 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x7964 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe3 pcout:0xffe3 dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x7964 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 741.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 742.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 749.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 749.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xffe3 DMem_rd:0x0 DMem_din:0xffff memout:0x0b6e ACTUAL: DMem_addr:0xffe3 DMem_rd:0x0 DMem_din:0xffff memout:0x0b6e 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x95bf psr:0x4 IR_Exec:0x7964 Instr_dout:0x1704 NZP:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x001c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x001c VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe3 pcout:0xffe3 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x7964 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe3 pcout:0xffe3 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x7964 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 751.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 752.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 759.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 759.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 759.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x95bf psr:0x4 IR_Exec:0x7964 Instr_dout:0x1704 NZP:0x0 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1704 npc_out:0x0002 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1704 npc_out:0x0002 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x001c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x001c VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe3 pcout:0xffe3 dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe3 pcout:0xffe3 dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 761.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 762.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 769.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 769.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 769.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1704 psr:0x4 IR_Exec:0x95bf Instr_dout:0x1aee NZP:0x0 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1aee npc_out:0x0003 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1aee npc_out:0x0003 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x3 sr1:0x4 sr2:0x4 IR_Exec:0x1704 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x3 sr1:0x4 sr2:0x4 IR_Exec:0x1704 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 771.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 772.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 779.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 779.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 779.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1aee psr:0x4 IR_Exec:0x1704 Instr_dout:0xedd2 NZP:0x0 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xedd2 npc_out:0x0004 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xedd2 npc_out:0x0004 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x001c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x001c enable_writeback_status:0x1 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x5 sr1:0x3 sr2:0x6 IR_Exec:0x1aee NZP:0x0 M_Data:0x001c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x5 sr1:0x3 sr2:0x6 IR_Exec:0x1aee NZP:0x0 M_Data:0x001c enable_execute_out:0x0 
# UVM_INFO @ 781.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 782.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 789.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x1 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 789.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 789.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xedd2 psr:0x4 IR_Exec:0x1aee Instr_dout:0x18e6 NZP:0x0 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x18e6 npc_out:0x0005 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x18e6 npc_out:0x0005 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xffd5 pcout:0xffd5 dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedd2 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xffd5 pcout:0xffd5 dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedd2 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 791.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 792.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 799.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x1 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x1 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 799.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 799.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x18e6 psr:0x1 IR_Exec:0xedd2 Instr_dout:0x5c7c NZP:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5c7c npc_out:0x0006 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5c7c npc_out:0x0006 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0x001c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0x001c enable_writeback_status:0x1 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x4 sr1:0x3 sr2:0x6 IR_Exec:0x18e6 NZP:0x0 M_Data:0x001c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x4 sr1:0x3 sr2:0x6 IR_Exec:0x18e6 NZP:0x0 M_Data:0x001c enable_execute_out:0x0 
# UVM_INFO @ 801.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 802.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 809.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0007 pc:0x0006 instrmem_rd:0x1 ACTUAL: npc:0x0007 pc:0x0006 instrmem_rd:0x1 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 809.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 809.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5c7c psr:0x4 IR_Exec:0x18e6 Instr_dout:0x5741 NZP:0x0 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5741 npc_out:0x0007 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5741 npc_out:0x0007 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffc pcout:0xfffc dr:0x6 sr1:0x1 sr2:0x4 IR_Exec:0x5c7c NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffc pcout:0xfffc dr:0x6 sr1:0x1 sr2:0x4 IR_Exec:0x5c7c NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 811.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 812.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 819.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0008 pc:0x0007 instrmem_rd:0x1 ACTUAL: npc:0x0008 pc:0x0007 instrmem_rd:0x1 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 819.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 819.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5741 psr:0x1 IR_Exec:0x5c7c Instr_dout:0x5200 NZP:0x0 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5200 npc_out:0x0008 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5200 npc_out:0x0008 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000c VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000c VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x3 sr1:0x5 sr2:0x1 IR_Exec:0x5741 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x3 sr1:0x5 sr2:0x1 IR_Exec:0x5741 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 821.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 822.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 829.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0009 pc:0x0008 instrmem_rd:0x1 ACTUAL: npc:0x0009 pc:0x0008 instrmem_rd:0x1 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 829.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 829.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5200 psr:0x4 IR_Exec:0x5741 Instr_dout:0x523d NZP:0x0 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x523d npc_out:0x0009 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x523d npc_out:0x0009 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x5200 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x0 sr2:0x0 IR_Exec:0x5200 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 831.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 832.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 839.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000a pc:0x0009 instrmem_rd:0x1 ACTUAL: npc:0x000a pc:0x0009 instrmem_rd:0x1 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 839.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 839.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x523d psr:0x1 IR_Exec:0x5200 Instr_dout:0x5aa4 NZP:0x0 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5aa4 npc_out:0x000a E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5aa4 npc_out:0x000a E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x000c enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x000c enable_writeback_status:0x1 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x0 sr2:0x5 IR_Exec:0x523d NZP:0x0 M_Data:0x000c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x0 sr2:0x5 IR_Exec:0x523d NZP:0x0 M_Data:0x000c enable_execute_out:0x0 
# UVM_INFO @ 841.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 842.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 849.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000b pc:0x000a instrmem_rd:0x1 ACTUAL: npc:0x000b pc:0x000a instrmem_rd:0x1 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 849.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 849.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5aa4 psr:0x2 IR_Exec:0x523d Instr_dout:0x5ac3 NZP:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5ac3 npc_out:0x000b E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5ac3 npc_out:0x000b E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffe3 VSR2:0x0004 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffe3 VSR2:0x0004 enable_writeback_status:0x1 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x2 sr2:0x4 IR_Exec:0x5aa4 NZP:0x0 M_Data:0x0004 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x2 sr2:0x4 IR_Exec:0x5aa4 NZP:0x0 M_Data:0x0004 enable_execute_out:0x0 
# UVM_INFO @ 851.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 852.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 859.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x1 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 859.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 859.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5ac3 psr:0x2 IR_Exec:0x5aa4 Instr_dout:0xc0c0 NZP:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc0c0 npc_out:0x000c E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc0c0 npc_out:0x000c E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x000c VSR2:0x000c enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x000c VSR2:0x000c enable_writeback_status:0x1 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x5 sr1:0x3 sr2:0x3 IR_Exec:0x5ac3 NZP:0x0 M_Data:0x000c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x5 sr1:0x3 sr2:0x3 IR_Exec:0x5ac3 NZP:0x0 M_Data:0x000c enable_execute_out:0x0 
# UVM_INFO @ 861.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 862.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 869.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x0 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x0 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 869.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc0c0 psr:0x2 IR_Exec:0x5ac3 Instr_dout:0xc0c0 NZP:0x0 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 871.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 872.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 879.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x0 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x0 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 879.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc0c0 psr:0x1 IR_Exec:0xc0c0 Instr_dout:0xc0c0 NZP:0x7 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 881.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 882.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 889.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x0 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x1 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 889.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc0c0 psr:0x1 IR_Exec:0xc0c0 Instr_dout:0xc0c0 NZP:0x0 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 891.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 892.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 899.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000e pc:0x000d instrmem_rd:0x1 ACTUAL: npc:0x000e pc:0x000d instrmem_rd:0x1 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 899.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 899.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc0c0 psr:0x1 IR_Exec:0xc0c0 Instr_dout:0x59e7 NZP:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x59e7 npc_out:0x000e E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x59e7 npc_out:0x000e E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0xc0c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 901.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 902.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 909.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000f pc:0x000e instrmem_rd:0x1 ACTUAL: npc:0x000f pc:0x000e instrmem_rd:0x1 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 909.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 909.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x59e7 psr:0x1 IR_Exec:0xc0c0 Instr_dout:0x5520 NZP:0x0 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5520 npc_out:0x000f E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5520 npc_out:0x000f E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x59e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x59e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 911.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 912.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 919.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0010 pc:0x000f instrmem_rd:0x1 ACTUAL: npc:0x0010 pc:0x000f instrmem_rd:0x1 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 919.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 919.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5520 psr:0x1 IR_Exec:0x59e7 Instr_dout:0x1803 NZP:0x0 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1803 npc_out:0x0010 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1803 npc_out:0x0010 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0004 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0004 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x4 sr2:0x0 IR_Exec:0x5520 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x4 sr2:0x0 IR_Exec:0x5520 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 921.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 922.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 929.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x1 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x1 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 929.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 929.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1803 psr:0x2 IR_Exec:0x5520 Instr_dout:0xe786 NZP:0x0 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xe786 npc_out:0x0011 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xe786 npc_out:0x0011 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x000c enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x000c enable_writeback_status:0x1 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x4 sr1:0x0 sr2:0x3 IR_Exec:0x1803 NZP:0x0 M_Data:0x000c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x4 sr1:0x0 sr2:0x3 IR_Exec:0x1803 NZP:0x0 M_Data:0x000c enable_execute_out:0x0 
# UVM_INFO @ 931.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 932.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 939.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0012 pc:0x0011 instrmem_rd:0x1 ACTUAL: npc:0x0012 pc:0x0011 instrmem_rd:0x1 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 939.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 939.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xe786 psr:0x2 IR_Exec:0x1803 Instr_dout:0x1402 NZP:0x0 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1402 npc_out:0x0012 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1402 npc_out:0x0012 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffc VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffc VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xff96 pcout:0xff96 dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe786 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xff96 pcout:0xff96 dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0xe786 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 941.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 942.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 949.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0013 pc:0x0012 instrmem_rd:0x1 ACTUAL: npc:0x0013 pc:0x0012 instrmem_rd:0x1 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 949.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 949.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1402 psr:0x1 IR_Exec:0xe786 Instr_dout:0x1879 NZP:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1879 npc_out:0x0013 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1879 npc_out:0x0013 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x0 sr2:0x2 IR_Exec:0x1402 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x0 sr2:0x2 IR_Exec:0x1402 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 951.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 952.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 959.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0014 pc:0x0013 instrmem_rd:0x1 ACTUAL: npc:0x0014 pc:0x0013 instrmem_rd:0x1 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 959.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 959.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1879 psr:0x4 IR_Exec:0x1402 Instr_dout:0x973f NZP:0x0 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x973f npc_out:0x0014 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x973f npc_out:0x0014 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff9 pcout:0xfff9 dr:0x4 sr1:0x1 sr2:0x1 IR_Exec:0x1879 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff9 pcout:0xfff9 dr:0x4 sr1:0x1 sr2:0x1 IR_Exec:0x1879 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 961.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 962.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 969.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0015 pc:0x0014 instrmem_rd:0x1 ACTUAL: npc:0x0015 pc:0x0014 instrmem_rd:0x1 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 969.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 969.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x973f psr:0x2 IR_Exec:0x1879 Instr_dout:0xb75f NZP:0x0 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xb75f npc_out:0x0015 E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xb75f npc_out:0x0015 E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x973f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x973f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 971.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 972.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 979.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0016 pc:0x0015 instrmem_rd:0x1 ACTUAL: npc:0x0016 pc:0x0015 instrmem_rd:0x1 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 979.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 979.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xb75f psr:0x4 IR_Exec:0x973f Instr_dout:0x943f NZP:0x0 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x943f npc_out:0x0016 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x943f npc_out:0x0016 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0xff96 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0xff96 enable_writeback_status:0x0 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff73 pcout:0xff73 dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0xb75f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff73 pcout:0xff73 dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0xb75f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 981.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 982.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 989.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0017 pc:0x0016 instrmem_rd:0x1 ACTUAL: npc:0x0017 pc:0x0016 instrmem_rd:0x0 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 989.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff73 DMem_rd:0x1 DMem_din:0x0000 memout:0x0b6e ACTUAL: DMem_addr:0xff73 DMem_rd:0x1 DMem_din:0x0000 memout:0x0b6e 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x943f psr:0x1 IR_Exec:0xb75f Instr_dout:0x91bf NZP:0x0 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff73 pcout:0xff73 dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0xb75f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff73 pcout:0xff73 dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0xb75f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 991.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 992.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 999.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0017 pc:0x0016 instrmem_rd:0x0 ACTUAL: npc:0x0017 pc:0x0016 instrmem_rd:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 999.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff73 DMem_rd:0x0 DMem_din:0x0006 memout:0xd3b0 ACTUAL: DMem_addr:0xd3b0 DMem_rd:0x0 DMem_din:0x0006 memout:0xd3b0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x943f psr:0x1 IR_Exec:0xb75f Instr_dout:0x91bf NZP:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff73 pcout:0xff73 dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0xb75f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff73 pcout:0xff73 dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0xb75f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1002.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0017 pc:0x0016 instrmem_rd:0x0 ACTUAL: npc:0x0017 pc:0x0016 instrmem_rd:0x1 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x943f psr:0x1 IR_Exec:0xb75f Instr_dout:0x91bf NZP:0x0 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x91bf npc_out:0x0017 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x91bf npc_out:0x0017 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1011.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1012.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0018 pc:0x0017 instrmem_rd:0x1 ACTUAL: npc:0x0018 pc:0x0017 instrmem_rd:0x1 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x91bf psr:0x1 IR_Exec:0x943f Instr_dout:0x913f NZP:0x0 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x913f npc_out:0x0018 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x913f npc_out:0x0018 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x91bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x91bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1022.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0019 pc:0x0018 instrmem_rd:0x1 ACTUAL: npc:0x0019 pc:0x0018 instrmem_rd:0x0 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x913f psr:0x4 IR_Exec:0x91bf Instr_dout:0xc140 NZP:0x0 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc140 npc_out:0x0019 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc140 npc_out:0x0019 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff9 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff9 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x913f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x913f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1031.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1032.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0019 pc:0x0018 instrmem_rd:0x0 ACTUAL: npc:0x0019 pc:0x0018 instrmem_rd:0x0 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc140 psr:0x1 IR_Exec:0x913f Instr_dout:0xc140 NZP:0x0 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0003 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0003 enable_writeback_status:0x0 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0x0003 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0x0003 enable_execute_out:0x0 
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1042.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0019 pc:0x0018 instrmem_rd:0x0 ACTUAL: npc:0x0019 pc:0x0018 instrmem_rd:0x0 
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc140 psr:0x1 IR_Exec:0xc140 Instr_dout:0xc140 NZP:0x7 
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 
# UVM_INFO @ 1051.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1052.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x0 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x1 
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc140 psr:0x1 IR_Exec:0xc140 Instr_dout:0xc140 NZP:0x0 
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1062.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000e pc:0x000d instrmem_rd:0x1 ACTUAL: npc:0x000e pc:0x000d instrmem_rd:0x1 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc140 psr:0x1 IR_Exec:0xc140 Instr_dout:0x53ab NZP:0x0 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x53ab npc_out:0x000e E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x53ab npc_out:0x000e E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 
# UVM_INFO @ 1071.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1072.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000f pc:0x000e instrmem_rd:0x1 ACTUAL: npc:0x000f pc:0x000e instrmem_rd:0x1 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x53ab psr:0x1 IR_Exec:0xc140 Instr_dout:0x1943 NZP:0x0 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1943 npc_out:0x000f E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1943 npc_out:0x000f E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffc VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffc VSR2:0x0006 enable_writeback_status:0x1 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x1 sr1:0x6 sr2:0x3 IR_Exec:0x53ab NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x1 sr1:0x6 sr2:0x3 IR_Exec:0x53ab NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1082.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0010 pc:0x000f instrmem_rd:0x1 ACTUAL: npc:0x0010 pc:0x000f instrmem_rd:0x1 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1943 psr:0x1 IR_Exec:0x53ab Instr_dout:0x5de8 NZP:0x0 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5de8 npc_out:0x0010 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5de8 npc_out:0x0010 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0006 enable_writeback_status:0x1 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0012 pcout:0x0012 dr:0x4 sr1:0x5 sr2:0x3 IR_Exec:0x1943 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0012 pcout:0x0012 dr:0x4 sr1:0x5 sr2:0x3 IR_Exec:0x1943 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1091.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1092.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x1 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x0 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5de8 psr:0x1 IR_Exec:0x1943 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc180 npc_out:0x0011 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc180 npc_out:0x0011 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x1 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0x5de8 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0x5de8 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1102.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x0 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x0 
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0x5de8 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfffc VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfffc VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1111.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1112.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x0 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x0 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x2 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x7 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1122.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x1 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x2 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1131.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1132.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x2 IR_Exec:0xc180 Instr_dout:0x5caa NZP:0x0 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5caa npc_out:0x0002 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5caa npc_out:0x0002 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1142.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5caa psr:0x2 IR_Exec:0xc180 Instr_dout:0x5ea5 NZP:0x0 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5ea5 npc_out:0x0003 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5ea5 npc_out:0x0003 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000a pcout:0x000a dr:0x6 sr1:0x2 sr2:0x2 IR_Exec:0x5caa NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000a pcout:0x000a dr:0x6 sr1:0x2 sr2:0x2 IR_Exec:0x5caa NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 1151.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1152.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5ea5 psr:0x2 IR_Exec:0x5caa Instr_dout:0x957f NZP:0x0 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x957f npc_out:0x0004 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x957f npc_out:0x0004 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x000c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x000c enable_writeback_status:0x1 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x7 sr1:0x2 sr2:0x5 IR_Exec:0x5ea5 NZP:0x0 M_Data:0x000c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x7 sr1:0x2 sr2:0x5 IR_Exec:0x5ea5 NZP:0x0 M_Data:0x000c enable_execute_out:0x0 
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1162.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x1 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x957f psr:0x1 IR_Exec:0x5ea5 Instr_dout:0x6d2f NZP:0x0 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x6d2f npc_out:0x0005 E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x6d2f npc_out:0x0005 E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x2 sr1:0x5 sr2:0x7 IR_Exec:0x957f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x2 sr1:0x5 sr2:0x7 IR_Exec:0x957f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1171.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1172.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x1 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x1 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x6d2f psr:0x1 IR_Exec:0x957f Instr_dout:0x5244 NZP:0x0 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5244 npc_out:0x0006 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5244 npc_out:0x0006 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0012 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0012 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x6d2f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x6d2f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1182.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0007 pc:0x0006 instrmem_rd:0x1 ACTUAL: npc:0x0007 pc:0x0006 instrmem_rd:0x0 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0001 DMem_rd:0x1 DMem_din:0x0000 memout:0xd3b0 ACTUAL: DMem_addr:0x0001 DMem_rd:0x1 DMem_din:0x0000 memout:0xd3b0 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5244 psr:0x4 IR_Exec:0x6d2f Instr_dout:0x5e6d NZP:0x0 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x0012 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x0012 enable_writeback_status:0x1 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x6 sr1:0x1 sr2:0x4 IR_Exec:0x6d2f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x6 sr1:0x1 sr2:0x4 IR_Exec:0x6d2f NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1191.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1192.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0007 pc:0x0006 instrmem_rd:0x0 ACTUAL: npc:0x0007 pc:0x0006 instrmem_rd:0x1 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5244 psr:0x4 IR_Exec:0x6d2f Instr_dout:0x5e6d NZP:0x0 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e6d npc_out:0x0007 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e6d npc_out:0x0007 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x0012 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x0012 enable_writeback_status:0x1 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x1 sr2:0x4 IR_Exec:0x5244 NZP:0x0 M_Data:0x0012 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x1 sr2:0x4 IR_Exec:0x5244 NZP:0x0 M_Data:0x0012 enable_execute_out:0x0 
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1202.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0008 pc:0x0007 instrmem_rd:0x1 ACTUAL: npc:0x0008 pc:0x0007 instrmem_rd:0x1 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e6d psr:0x4 IR_Exec:0x5244 Instr_dout:0x5882 NZP:0x0 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5882 npc_out:0x0008 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5882 npc_out:0x0008 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0008 VSR2:0x000c enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0008 VSR2:0x000c enable_writeback_status:0x1 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x1 sr2:0x5 IR_Exec:0x5e6d NZP:0x0 M_Data:0x000c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x1 sr2:0x5 IR_Exec:0x5e6d NZP:0x0 M_Data:0x000c enable_execute_out:0x0 
# UVM_INFO @ 1211.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1212.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0009 pc:0x0008 instrmem_rd:0x1 ACTUAL: npc:0x0009 pc:0x0008 instrmem_rd:0x1 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5882 psr:0x2 IR_Exec:0x5e6d Instr_dout:0x1327 NZP:0x0 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1327 npc_out:0x0009 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1327 npc_out:0x0009 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff3 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff3 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x4 sr1:0x2 sr2:0x2 IR_Exec:0x5882 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x4 sr1:0x2 sr2:0x2 IR_Exec:0x5882 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1222.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000a pc:0x0009 instrmem_rd:0x1 ACTUAL: npc:0x000a pc:0x0009 instrmem_rd:0x1 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1327 psr:0x2 IR_Exec:0x5882 Instr_dout:0x5847 NZP:0x0 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5847 npc_out:0x000a E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5847 npc_out:0x000a E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0012 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0012 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x1327 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x1327 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1231.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1232.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000b pc:0x000a instrmem_rd:0x1 ACTUAL: npc:0x000b pc:0x000a instrmem_rd:0x1 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5847 psr:0x4 IR_Exec:0x1327 Instr_dout:0x9b7f NZP:0x0 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9b7f npc_out:0x000b E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9b7f npc_out:0x000b E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x5847 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x5847 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1242.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x1 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x1 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9b7f psr:0x4 IR_Exec:0x5847 Instr_dout:0x983f NZP:0x0 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x983f npc_out:0x000c E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x983f npc_out:0x000c E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x000c VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x5 sr1:0x5 sr2:0x7 IR_Exec:0x9b7f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x5 sr1:0x5 sr2:0x7 IR_Exec:0x9b7f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1251.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1252.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x1 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x0 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x983f psr:0x2 IR_Exec:0x9b7f Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc1c0 npc_out:0x000d E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc1c0 npc_out:0x000d E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0006 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0006 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff9 pcout:0xfff9 dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff9 pcout:0xfff9 dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1262.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x0 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x0 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0x983f Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1271.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1272.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x0 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x0 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0xc1c0 NZP:0x7 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1282.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x1 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1291.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1292.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0x1942 NZP:0x0 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1942 npc_out:0x0002 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1942 npc_out:0x0002 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1302.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1942 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0x98bf NZP:0x0 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x98bf npc_out:0x0003 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x98bf npc_out:0x0003 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff3 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff3 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe6 pcout:0xffe6 dr:0x4 sr1:0x5 sr2:0x2 IR_Exec:0x1942 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffe6 pcout:0xffe6 dr:0x4 sr1:0x5 sr2:0x2 IR_Exec:0x1942 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1311.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1312.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x98bf psr:0x4 IR_Exec:0x1942 Instr_dout:0x53ad NZP:0x0 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x53ad npc_out:0x0004 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x53ad npc_out:0x0004 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1322.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x1 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x53ad psr:0x4 IR_Exec:0x98bf Instr_dout:0x5678 NZP:0x0 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5678 npc_out:0x0005 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5678 npc_out:0x0005 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xdb60 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xdb60 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x6 sr2:0x5 IR_Exec:0x53ad NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x6 sr2:0x5 IR_Exec:0x53ad NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1331.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1332.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x1 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x1 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5678 psr:0x1 IR_Exec:0x53ad Instr_dout:0x5c64 NZP:0x0 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5c64 npc_out:0x0006 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5c64 npc_out:0x0006 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfffa VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfffa VSR2:0x0006 enable_writeback_status:0x1 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0x5678 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0x5678 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1342.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0007 pc:0x0006 instrmem_rd:0x1 ACTUAL: npc:0x0007 pc:0x0006 instrmem_rd:0x1 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5c64 psr:0x2 IR_Exec:0x5678 Instr_dout:0x96ff NZP:0x0 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x96ff npc_out:0x0007 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x96ff npc_out:0x0007 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x000c enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x000c enable_writeback_status:0x1 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x4 IR_Exec:0x5c64 NZP:0x0 M_Data:0x000c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x4 IR_Exec:0x5c64 NZP:0x0 M_Data:0x000c enable_execute_out:0x0 
# UVM_INFO @ 1351.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1352.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0008 pc:0x0007 instrmem_rd:0x1 ACTUAL: npc:0x0008 pc:0x0007 instrmem_rd:0x1 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x96ff psr:0x2 IR_Exec:0x5c64 Instr_dout:0x15c2 NZP:0x0 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x15c2 npc_out:0x0008 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x15c2 npc_out:0x0008 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x7 IR_Exec:0x96ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x7 IR_Exec:0x96ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1362.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0009 pc:0x0008 instrmem_rd:0x1 ACTUAL: npc:0x0009 pc:0x0008 instrmem_rd:0x1 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x15c2 psr:0x2 IR_Exec:0x96ff Instr_dout:0x5c43 NZP:0x0 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5c43 npc_out:0x0009 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5c43 npc_out:0x0009 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x2 sr1:0x7 sr2:0x2 IR_Exec:0x15c2 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x2 sr1:0x7 sr2:0x2 IR_Exec:0x15c2 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1371.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1372.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000a pc:0x0009 instrmem_rd:0x1 ACTUAL: npc:0x000a pc:0x0009 instrmem_rd:0x1 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5c43 psr:0x4 IR_Exec:0x15c2 Instr_dout:0x1807 NZP:0x0 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1807 npc_out:0x000a E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1807 npc_out:0x000a E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x3 IR_Exec:0x5c43 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x3 IR_Exec:0x5c43 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1382.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000b pc:0x000a instrmem_rd:0x1 ACTUAL: npc:0x000b pc:0x000a instrmem_rd:0x1 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1807 psr:0x4 IR_Exec:0x5c43 Instr_dout:0x11bb NZP:0x0 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x11bb npc_out:0x000b E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x11bb npc_out:0x000b E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0006 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0006 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x1807 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x1807 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1391.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1392.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x1 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x1 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x11bb psr:0x2 IR_Exec:0x1807 Instr_dout:0x9fbf NZP:0x0 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9fbf npc_out:0x000c E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9fbf npc_out:0x000c E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x11bb NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x11bb NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1402.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x1 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x1 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9fbf psr:0x1 IR_Exec:0x11bb Instr_dout:0x7899 NZP:0x0 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7899 npc_out:0x000d E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7899 npc_out:0x000d E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x7 sr1:0x6 sr2:0x7 IR_Exec:0x9fbf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x7 sr1:0x6 sr2:0x7 IR_Exec:0x9fbf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1411.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1412.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000e pc:0x000d instrmem_rd:0x1 ACTUAL: npc:0x000e pc:0x000d instrmem_rd:0x1 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7899 psr:0x4 IR_Exec:0x9fbf Instr_dout:0x1937 NZP:0x0 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1937 npc_out:0x000e E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1937 npc_out:0x000e E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff3 VSR2:0x0006 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff3 VSR2:0x0006 enable_writeback_status:0x0 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x2 sr2:0x4 IR_Exec:0x7899 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x2 sr2:0x4 IR_Exec:0x7899 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1422.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000f pc:0x000e instrmem_rd:0x1 ACTUAL: npc:0x000f pc:0x000e instrmem_rd:0x0 
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x000c DMem_rd:0x0 DMem_din:0x0006 memout:0xdb60 ACTUAL: DMem_addr:0x000c DMem_rd:0x0 DMem_din:0x0006 memout:0xdb60 
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1937 psr:0x4 IR_Exec:0x7899 Instr_dout:0x567a NZP:0x0 
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0006 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0006 VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x7899 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x7899 NZP:0x0 M_Data:0x0006 enable_execute_out:0x0 
# UVM_INFO @ 1431.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1432.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000f pc:0x000e instrmem_rd:0x0 ACTUAL: npc:0x000f pc:0x000e instrmem_rd:0x1 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1937 psr:0x4 IR_Exec:0x7899 Instr_dout:0x567a NZP:0x0 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x567a npc_out:0x000f E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x567a npc_out:0x000f E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0006 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0006 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x1937 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x1937 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1442.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0010 pc:0x000f instrmem_rd:0x1 ACTUAL: npc:0x0010 pc:0x000f instrmem_rd:0x1 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x567a psr:0x4 IR_Exec:0x1937 Instr_dout:0x9e3f NZP:0x0 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9e3f npc_out:0x0010 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9e3f npc_out:0x0010 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x1 sr2:0x2 IR_Exec:0x567a NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x1 sr2:0x2 IR_Exec:0x567a NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1451.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1452.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x1 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x0 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9e3f psr:0x4 IR_Exec:0x567a Instr_dout:0xc100 NZP:0x0 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc100 npc_out:0x0011 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc100 npc_out:0x0011 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfffb VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfffb VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x7 sr1:0x0 sr2:0x7 IR_Exec:0x9e3f NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x7 sr1:0x0 sr2:0x7 IR_Exec:0x9e3f NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1462.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x0 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x0 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc100 psr:0x2 IR_Exec:0x9e3f Instr_dout:0xc100 NZP:0x0 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffd VSR2:0xfffb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffd VSR2:0xfffb enable_writeback_status:0x0 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0xfffb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0xfffb enable_execute_out:0x0 
# UVM_INFO @ 1471.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1472.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x0 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x0 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc100 psr:0x1 IR_Exec:0xc100 Instr_dout:0xc100 NZP:0x7 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffd VSR2:0xfffb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffd VSR2:0xfffb enable_writeback_status:0x0 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1482.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfffe pc:0xfffd instrmem_rd:0x0 ACTUAL: npc:0xfffe pc:0xfffd instrmem_rd:0x1 
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc100 psr:0x1 IR_Exec:0xc100 Instr_dout:0xc100 NZP:0x0 
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffd VSR2:0xfffb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffd VSR2:0xfffb enable_writeback_status:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 
# UVM_INFO @ 1491.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1492.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffff pc:0xfffe instrmem_rd:0x1 ACTUAL: npc:0xffff pc:0xfffe instrmem_rd:0x1 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc100 psr:0x1 IR_Exec:0xc100 Instr_dout:0x55bc NZP:0x0 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x55bc npc_out:0xffff E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x55bc npc_out:0xffff E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffd VSR2:0xfffb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffd VSR2:0xfffb enable_writeback_status:0x0 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1502.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0000 pc:0xffff instrmem_rd:0x1 ACTUAL: npc:0x0000 pc:0xffff instrmem_rd:0x1 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x55bc psr:0x1 IR_Exec:0xc100 Instr_dout:0x53fd NZP:0x0 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x53fd npc_out:0x0000 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x53fd npc_out:0x0000 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xfffd enable_writeback_status:0x1 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x6 sr2:0x4 IR_Exec:0x55bc NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x6 sr2:0x4 IR_Exec:0x55bc NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 
# UVM_INFO @ 1511.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1512.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x1 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x53fd psr:0x1 IR_Exec:0x55bc Instr_dout:0x5e80 NZP:0x0 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e80 npc_out:0x0001 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e80 npc_out:0x0001 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0004 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0004 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x1 sr1:0x7 sr2:0x5 IR_Exec:0x53fd NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x1 sr1:0x7 sr2:0x5 IR_Exec:0x53fd NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1522.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e80 psr:0x2 IR_Exec:0x53fd Instr_dout:0x90bf NZP:0x0 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90bf npc_out:0x0002 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90bf npc_out:0x0002 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xfffb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xfffb enable_writeback_status:0x1 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0x5e80 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0x5e80 NZP:0x0 M_Data:0xfffb enable_execute_out:0x0 
# UVM_INFO @ 1531.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1532.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90bf psr:0x1 IR_Exec:0x5e80 Instr_dout:0x512b NZP:0x0 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x512b npc_out:0x0003 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x512b npc_out:0x0003 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0004 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0004 enable_writeback_status:0x1 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x0004 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x0004 enable_execute_out:0x0 
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1542.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x512b psr:0x2 IR_Exec:0x90bf Instr_dout:0x51b3 NZP:0x0 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51b3 npc_out:0x0004 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51b3 npc_out:0x0004 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x0 sr1:0x4 sr2:0x3 IR_Exec:0x512b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x0 sr1:0x4 sr2:0x3 IR_Exec:0x512b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1551.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1552.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x1 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51b3 psr:0x4 IR_Exec:0x512b Instr_dout:0x1332 NZP:0x0 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1332 npc_out:0x0005 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1332 npc_out:0x0005 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x51b3 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x51b3 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1562.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x1 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x0 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1332 psr:0x1 IR_Exec:0x51b3 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc180 npc_out:0x0006 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc180 npc_out:0x0006 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x1 sr1:0x4 sr2:0x2 IR_Exec:0x1332 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x1 sr1:0x4 sr2:0x2 IR_Exec:0x1332 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1571.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1572.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x0 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x0 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x2 IR_Exec:0x1332 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1582.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x0 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x0 
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x4 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x7 
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1591.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1592.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x1 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x4 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1602.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x4 IR_Exec:0xc180 Instr_dout:0x963f NZP:0x0 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x963f npc_out:0x0002 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x963f npc_out:0x0002 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1611.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1612.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x963f psr:0x4 IR_Exec:0xc180 Instr_dout:0x9c7f NZP:0x0 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9c7f npc_out:0x0003 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9c7f npc_out:0x0003 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1622.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9c7f psr:0x4 IR_Exec:0x963f Instr_dout:0x1178 NZP:0x0 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1178 npc_out:0x0004 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1178 npc_out:0x0004 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffef VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffef VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x6 sr1:0x1 sr2:0x7 IR_Exec:0x9c7f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x6 sr1:0x1 sr2:0x7 IR_Exec:0x9c7f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1631.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1632.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x0 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1178 psr:0x4 IR_Exec:0x9c7f Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc1c0 npc_out:0x0005 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc1c0 npc_out:0x0005 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffeb pcout:0xffeb dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x1178 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffeb pcout:0xffeb dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x1178 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1642.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x0 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x0 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x1 IR_Exec:0x1178 Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1651.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1652.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x0 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x0 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0xc1c0 NZP:0x7 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffeb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffeb enable_writeback_status:0x0 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1662.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x1 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffeb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffeb enable_writeback_status:0x0 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1671.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1672.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0x11c4 NZP:0x0 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x11c4 npc_out:0x0002 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x11c4 npc_out:0x0002 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffeb enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffeb enable_writeback_status:0x0 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1682.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x11c4 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0x5773 NZP:0x0 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5773 npc_out:0x0003 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5773 npc_out:0x0003 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xfffd enable_writeback_status:0x1 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x11c4 NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x11c4 NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 
# UVM_INFO @ 1691.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1692.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5773 psr:0x4 IR_Exec:0x11c4 Instr_dout:0x98bf NZP:0x0 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x98bf npc_out:0x0004 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x98bf npc_out:0x0004 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff3 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff3 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x3 sr1:0x5 sr2:0x3 IR_Exec:0x5773 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x3 sr1:0x5 sr2:0x3 IR_Exec:0x5773 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1702.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x0 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x98bf psr:0x4 IR_Exec:0x5773 Instr_dout:0x0b9c NZP:0x0 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0b9c npc_out:0x0005 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0b9c npc_out:0x0005 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1711.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1712.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x0 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x0 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0b9c psr:0x4 IR_Exec:0x98bf Instr_dout:0x0b9c NZP:0x0 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffa0 pcout:0xffa0 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b9c NZP:0x5 M_Data:0xfffd enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffa0 pcout:0xffa0 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b9c NZP:0x5 M_Data:0xfffd enable_execute_out:0x0 
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1722.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x0 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x0 
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0b9c psr:0x4 IR_Exec:0x0b9c Instr_dout:0x0b9c NZP:0x5 
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffa0 pcout:0xffa0 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b9c NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffa0 pcout:0xffa0 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b9c NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 
# UVM_INFO @ 1731.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1732.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa1 pc:0xffa0 instrmem_rd:0x0 ACTUAL: npc:0xffa1 pc:0xffa0 instrmem_rd:0x1 
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0b9c psr:0x4 IR_Exec:0x0b9c Instr_dout:0x0b9c NZP:0x0 
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffa0 pcout:0xffa0 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b9c NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffa0 pcout:0xffa0 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b9c NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1742.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa2 pc:0xffa1 instrmem_rd:0x1 ACTUAL: npc:0xffa2 pc:0xffa1 instrmem_rd:0x1 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0b9c psr:0x4 IR_Exec:0x0b9c Instr_dout:0x5037 NZP:0x0 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5037 npc_out:0xffa2 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5037 npc_out:0xffa2 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffa0 pcout:0xffa0 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b9c NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffa0 pcout:0xffa0 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b9c NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 
# UVM_INFO @ 1751.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1752.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa3 pc:0xffa2 instrmem_rd:0x1 ACTUAL: npc:0xffa3 pc:0xffa2 instrmem_rd:0x1 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5037 psr:0x4 IR_Exec:0x0b9c Instr_dout:0x19b8 NZP:0x0 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x19b8 npc_out:0xffa3 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x19b8 npc_out:0xffa3 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0x5037 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0x5037 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1762.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa4 pc:0xffa3 instrmem_rd:0x1 ACTUAL: npc:0xffa4 pc:0xffa3 instrmem_rd:0x1 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x19b8 psr:0x4 IR_Exec:0x5037 Instr_dout:0x51c6 NZP:0x0 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51c6 npc_out:0xffa4 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51c6 npc_out:0xffa4 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0xfffd enable_writeback_status:0x1 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0x19b8 NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x4 sr1:0x6 sr2:0x0 IR_Exec:0x19b8 NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 
# UVM_INFO @ 1771.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1772.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa5 pc:0xffa4 instrmem_rd:0x1 ACTUAL: npc:0xffa5 pc:0xffa4 instrmem_rd:0x0 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51c6 psr:0x4 IR_Exec:0x19b8 Instr_dout:0x0945 NZP:0x0 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0945 npc_out:0xffa5 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0945 npc_out:0xffa5 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0010 enable_writeback_status:0x1 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x51c6 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x51c6 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1782.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa5 pc:0xffa4 instrmem_rd:0x0 ACTUAL: npc:0xffa5 pc:0xffa4 instrmem_rd:0x0 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0945 psr:0x1 IR_Exec:0x51c6 Instr_dout:0x0945 NZP:0x0 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff3 VSR2:0xfff5 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff3 VSR2:0xfff5 enable_writeback_status:0x0 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfee9 pcout:0xfee9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0945 NZP:0x4 M_Data:0xfff5 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfee9 pcout:0xfee9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0945 NZP:0x4 M_Data:0xfff5 enable_execute_out:0x0 
# UVM_INFO @ 1791.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1792.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa5 pc:0xffa4 instrmem_rd:0x0 ACTUAL: npc:0xffa5 pc:0xffa4 instrmem_rd:0x0 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0945 psr:0x2 IR_Exec:0x0945 Instr_dout:0x0945 NZP:0x4 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfee9 pcout:0xfee9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0945 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfee9 pcout:0xfee9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0945 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1802.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa5 pc:0xffa4 instrmem_rd:0x0 ACTUAL: npc:0xffa5 pc:0xffa4 instrmem_rd:0x1 
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0945 psr:0x2 IR_Exec:0x0945 Instr_dout:0x0945 NZP:0x0 
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfee9 pcout:0xfee9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0945 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfee9 pcout:0xfee9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0945 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 
# UVM_INFO @ 1811.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1812.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa6 pc:0xffa5 instrmem_rd:0x1 ACTUAL: npc:0xffa6 pc:0xffa5 instrmem_rd:0x1 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0945 psr:0x2 IR_Exec:0x0945 Instr_dout:0x987f NZP:0x0 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x987f npc_out:0xffa6 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x987f npc_out:0xffa6 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfee9 pcout:0xfee9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0945 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfee9 pcout:0xfee9 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0945 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1822.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa7 pc:0xffa6 instrmem_rd:0x1 ACTUAL: npc:0xffa7 pc:0xffa6 instrmem_rd:0x1 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x987f psr:0x2 IR_Exec:0x0945 Instr_dout:0x5f02 NZP:0x0 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5f02 npc_out:0xffa7 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5f02 npc_out:0xffa7 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffef VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffef VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x987f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x987f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1831.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1832.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa8 pc:0xffa7 instrmem_rd:0x1 ACTUAL: npc:0xffa8 pc:0xffa7 instrmem_rd:0x1 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5f02 psr:0x2 IR_Exec:0x987f Instr_dout:0x1ac2 NZP:0x0 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1ac2 npc_out:0xffa8 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1ac2 npc_out:0xffa8 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x4 sr2:0x2 IR_Exec:0x5f02 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x4 sr2:0x2 IR_Exec:0x5f02 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1842.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa9 pc:0xffa8 instrmem_rd:0x1 ACTUAL: npc:0xffa9 pc:0xffa8 instrmem_rd:0x0 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1ac2 psr:0x1 IR_Exec:0x5f02 Instr_dout:0x0589 NZP:0x0 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0589 npc_out:0xffa9 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0589 npc_out:0xffa9 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff3 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x5 sr1:0x3 sr2:0x2 IR_Exec:0x1ac2 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff3 pcout:0xfff3 dr:0x5 sr1:0x3 sr2:0x2 IR_Exec:0x1ac2 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1851.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1852.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa9 pc:0xffa8 instrmem_rd:0x0 ACTUAL: npc:0xffa9 pc:0xffa8 instrmem_rd:0x0 
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0589 psr:0x2 IR_Exec:0x1ac2 Instr_dout:0x0589 NZP:0x0 
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff31 pcout:0xff31 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x2 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff31 pcout:0xff31 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x2 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1862.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa9 pc:0xffa8 instrmem_rd:0x0 ACTUAL: npc:0xffa9 pc:0xffa8 instrmem_rd:0x0 
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0589 psr:0x4 IR_Exec:0x0589 Instr_dout:0x0589 NZP:0x2 
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff31 pcout:0xff31 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff31 pcout:0xff31 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1871.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1872.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffa9 pc:0xffa8 instrmem_rd:0x0 ACTUAL: npc:0xffa9 pc:0xffa8 instrmem_rd:0x1 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0589 psr:0x4 IR_Exec:0x0589 Instr_dout:0x0589 NZP:0x0 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff31 pcout:0xff31 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff31 pcout:0xff31 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1882.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffaa pc:0xffa9 instrmem_rd:0x1 ACTUAL: npc:0xffaa pc:0xffa9 instrmem_rd:0x1 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0589 psr:0x4 IR_Exec:0x0589 Instr_dout:0x51bb NZP:0x0 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51bb npc_out:0xffaa E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51bb npc_out:0xffaa E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff31 pcout:0xff31 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff31 pcout:0xff31 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1891.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1892.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffab pc:0xffaa instrmem_rd:0x1 ACTUAL: npc:0xffab pc:0xffaa instrmem_rd:0x1 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51bb psr:0x4 IR_Exec:0x0589 Instr_dout:0x9f3f NZP:0x0 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9f3f npc_out:0xffab E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9f3f npc_out:0xffab E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x51bb NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x0 sr1:0x6 sr2:0x3 IR_Exec:0x51bb NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1902.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffac pc:0xffab instrmem_rd:0x1 ACTUAL: npc:0xffac pc:0xffab instrmem_rd:0x1 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9f3f psr:0x4 IR_Exec:0x51bb Instr_dout:0x5283 NZP:0x0 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5283 npc_out:0xffac E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5283 npc_out:0xffac E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x7 sr1:0x4 sr2:0x7 IR_Exec:0x9f3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x7 sr1:0x4 sr2:0x7 IR_Exec:0x9f3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1911.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1912.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffad pc:0xffac instrmem_rd:0x1 ACTUAL: npc:0xffad pc:0xffac instrmem_rd:0x1 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5283 psr:0x1 IR_Exec:0x9f3f Instr_dout:0xbf55 NZP:0x0 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xbf55 npc_out:0xffad E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xbf55 npc_out:0xffad E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x2 sr2:0x3 IR_Exec:0x5283 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x2 sr2:0x3 IR_Exec:0x5283 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1922.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffae pc:0xffad instrmem_rd:0x1 ACTUAL: npc:0xffae pc:0xffad instrmem_rd:0x1 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xbf55 psr:0x4 IR_Exec:0x5283 Instr_dout:0x5445 NZP:0x0 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5445 npc_out:0xffae E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5445 npc_out:0xffae E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff3 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff3 VSR2:0xffef enable_writeback_status:0x0 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff01 pcout:0xff01 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0xbf55 NZP:0x0 M_Data:0xffef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff01 pcout:0xff01 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0xbf55 NZP:0x0 M_Data:0xffef enable_execute_out:0x0 
# UVM_INFO @ 1931.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1932.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffaf pc:0xffae instrmem_rd:0x1 ACTUAL: npc:0xffaf pc:0xffae instrmem_rd:0x0 
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff01 DMem_rd:0x1 DMem_din:0x0000 memout:0xdb60 ACTUAL: DMem_addr:0xff01 DMem_rd:0x1 DMem_din:0x0000 memout:0xdb60 
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5445 psr:0x2 IR_Exec:0xbf55 Instr_dout:0x95bf NZP:0x0 
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x0 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff01 pcout:0xff01 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xbf55 NZP:0x0 M_Data:0xffef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff01 pcout:0xff01 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xbf55 NZP:0x0 M_Data:0xffef enable_execute_out:0x0 
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1942.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffaf pc:0xffae instrmem_rd:0x0 ACTUAL: npc:0xffaf pc:0xffae instrmem_rd:0x0 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff01 DMem_rd:0x0 DMem_din:0xffef memout:0x2bce ACTUAL: DMem_addr:0x2bce DMem_rd:0x0 DMem_din:0xffef memout:0x2bce 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5445 psr:0x2 IR_Exec:0xbf55 Instr_dout:0x95bf NZP:0x0 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x0 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff01 pcout:0xff01 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xbf55 NZP:0x0 M_Data:0xffef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xff01 pcout:0xff01 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xbf55 NZP:0x0 M_Data:0xffef enable_execute_out:0x0 
# UVM_INFO @ 1951.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1952.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffaf pc:0xffae instrmem_rd:0x0 ACTUAL: npc:0xffaf pc:0xffae instrmem_rd:0x1 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5445 psr:0x2 IR_Exec:0xbf55 Instr_dout:0x95bf NZP:0x0 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x95bf npc_out:0xffaf E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x95bf npc_out:0xffaf E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xfff3 enable_writeback_status:0x1 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x1 sr2:0x5 IR_Exec:0x5445 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x1 sr2:0x5 IR_Exec:0x5445 NZP:0x0 M_Data:0xfff3 enable_execute_out:0x0 
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1962.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb0 pc:0xffaf instrmem_rd:0x1 ACTUAL: npc:0xffb0 pc:0xffaf instrmem_rd:0x1 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x95bf psr:0x2 IR_Exec:0x5445 Instr_dout:0x94bf NZP:0x0 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x94bf npc_out:0xffb0 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x94bf npc_out:0xffb0 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0010 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0010 VSR2:0xffef enable_writeback_status:0x1 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0xffef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0xffef enable_execute_out:0x0 
# UVM_INFO @ 1971.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1972.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb1 pc:0xffb0 instrmem_rd:0x1 ACTUAL: npc:0xffb1 pc:0xffb0 instrmem_rd:0x1 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x94bf psr:0x2 IR_Exec:0x95bf Instr_dout:0x1ec6 NZP:0x0 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1ec6 npc_out:0xffb1 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1ec6 npc_out:0xffb1 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x1 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x2 sr1:0x2 sr2:0x7 IR_Exec:0x94bf NZP:0x0 M_Data:0xffef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x2 sr1:0x2 sr2:0x7 IR_Exec:0x94bf NZP:0x0 M_Data:0xffef enable_execute_out:0x0 
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1982.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb2 pc:0xffb1 instrmem_rd:0x1 ACTUAL: npc:0xffb2 pc:0xffb1 instrmem_rd:0x1 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1ec6 psr:0x4 IR_Exec:0x94bf Instr_dout:0x1a86 NZP:0x0 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1a86 npc_out:0xffb2 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1a86 npc_out:0xffb2 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff3 VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff3 VSR2:0x0010 enable_writeback_status:0x1 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x7 sr1:0x3 sr2:0x6 IR_Exec:0x1ec6 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x7 sr1:0x3 sr2:0x6 IR_Exec:0x1ec6 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 1991.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1992.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb3 pc:0xffb2 instrmem_rd:0x1 ACTUAL: npc:0xffb3 pc:0xffb2 instrmem_rd:0x1 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1a86 psr:0x1 IR_Exec:0x1ec6 Instr_dout:0x9cbf NZP:0x0 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9cbf npc_out:0xffb3 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9cbf npc_out:0xffb3 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0010 VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0010 VSR2:0x0010 enable_writeback_status:0x1 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0020 pcout:0x0020 dr:0x5 sr1:0x2 sr2:0x6 IR_Exec:0x1a86 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0020 pcout:0x0020 dr:0x5 sr1:0x2 sr2:0x6 IR_Exec:0x1a86 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2002.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb4 pc:0xffb3 instrmem_rd:0x1 ACTUAL: npc:0xffb4 pc:0xffb3 instrmem_rd:0x1 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9cbf psr:0x1 IR_Exec:0x1a86 Instr_dout:0x1a87 NZP:0x0 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1a87 npc_out:0xffb4 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1a87 npc_out:0xffb4 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0010 VSR2:0x0003 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0010 VSR2:0x0003 enable_writeback_status:0x1 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x9cbf NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x9cbf NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 
# UVM_INFO @ 2011.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2012.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb5 pc:0xffb4 instrmem_rd:0x1 ACTUAL: npc:0xffb5 pc:0xffb4 instrmem_rd:0x1 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1a87 psr:0x1 IR_Exec:0x9cbf Instr_dout:0x7020 NZP:0x0 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7020 npc_out:0xffb5 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7020 npc_out:0xffb5 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0x0003 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0x0003 enable_writeback_status:0x1 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0013 pcout:0x0013 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x1a87 NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0013 pcout:0x0013 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x1a87 NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2022.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb6 pc:0xffb5 instrmem_rd:0x1 ACTUAL: npc:0xffb6 pc:0xffb5 instrmem_rd:0x1 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7020 psr:0x4 IR_Exec:0x1a87 Instr_dout:0x5029 NZP:0x0 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5029 npc_out:0xffb6 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5029 npc_out:0xffb6 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0010 VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0010 VSR2:0x0010 enable_writeback_status:0x0 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff0 pcout:0xfff0 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x7020 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff0 pcout:0xfff0 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x7020 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 2031.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2032.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb7 pc:0xffb6 instrmem_rd:0x1 ACTUAL: npc:0xffb7 pc:0xffb6 instrmem_rd:0x0 
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xfff0 DMem_rd:0x0 DMem_din:0x0010 memout:0x2bce ACTUAL: DMem_addr:0xfff0 DMem_rd:0x0 DMem_din:0x0010 memout:0x2bce 
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5029 psr:0x1 IR_Exec:0x7020 Instr_dout:0x5a85 NZP:0x0 
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff0 pcout:0xfff0 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0x7020 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff0 pcout:0xfff0 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0x7020 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2042.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb7 pc:0xffb6 instrmem_rd:0x0 ACTUAL: npc:0xffb7 pc:0xffb6 instrmem_rd:0x1 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5029 psr:0x1 IR_Exec:0x7020 Instr_dout:0x5a85 NZP:0x0 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5a85 npc_out:0xffb7 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5a85 npc_out:0xffb7 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0x5029 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x1 IR_Exec:0x5029 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2051.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2052.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb8 pc:0xffb7 instrmem_rd:0x1 ACTUAL: npc:0xffb8 pc:0xffb7 instrmem_rd:0x1 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5a85 psr:0x1 IR_Exec:0x5029 Instr_dout:0x967f NZP:0x0 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x967f npc_out:0xffb8 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x967f npc_out:0xffb8 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0010 VSR2:0x0013 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0010 VSR2:0x0013 enable_writeback_status:0x1 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x5 sr1:0x2 sr2:0x5 IR_Exec:0x5a85 NZP:0x0 M_Data:0x0013 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x5 sr1:0x2 sr2:0x5 IR_Exec:0x5a85 NZP:0x0 M_Data:0x0013 enable_execute_out:0x0 
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2062.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffb9 pc:0xffb8 instrmem_rd:0x1 ACTUAL: npc:0xffb9 pc:0xffb8 instrmem_rd:0x1 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x967f psr:0x2 IR_Exec:0x5a85 Instr_dout:0x6377 NZP:0x0 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x6377 npc_out:0xffb9 E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x6377 npc_out:0xffb9 E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0003 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0003 enable_writeback_status:0x1 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 
# UVM_INFO @ 2071.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2072.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffba pc:0xffb9 instrmem_rd:0x1 ACTUAL: npc:0xffba pc:0xffb9 instrmem_rd:0x1 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x6377 psr:0x1 IR_Exec:0x967f Instr_dout:0x5e04 NZP:0x0 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e04 npc_out:0xffba E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e04 npc_out:0xffba E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x6377 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x1 sr1:0x5 sr2:0x0 IR_Exec:0x6377 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2082.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffbb pc:0xffba instrmem_rd:0x1 ACTUAL: npc:0xffbb pc:0xffba instrmem_rd:0x0 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0007 DMem_rd:0x1 DMem_din:0x0000 memout:0x2bce ACTUAL: DMem_addr:0x0007 DMem_rd:0x1 DMem_din:0x0000 memout:0x2bce 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e04 psr:0x4 IR_Exec:0x6377 Instr_dout:0x997f NZP:0x0 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0010 enable_writeback_status:0x1 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x1 sr1:0x0 sr2:0x4 IR_Exec:0x6377 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x1 sr1:0x0 sr2:0x4 IR_Exec:0x6377 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2091.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2092.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffbb pc:0xffba instrmem_rd:0x0 ACTUAL: npc:0xffbb pc:0xffba instrmem_rd:0x1 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5e04 psr:0x4 IR_Exec:0x6377 Instr_dout:0x997f NZP:0x0 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x997f npc_out:0xffbb E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x997f npc_out:0xffbb E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0010 enable_writeback_status:0x1 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x0 sr2:0x4 IR_Exec:0x5e04 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x0 sr2:0x4 IR_Exec:0x5e04 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2102.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffbc pc:0xffbb instrmem_rd:0x1 ACTUAL: npc:0xffbc pc:0xffbb instrmem_rd:0x1 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x997f psr:0x1 IR_Exec:0x5e04 Instr_dout:0x5727 NZP:0x0 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5727 npc_out:0xffbc E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5727 npc_out:0xffbc E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0010 VSR2:0x0003 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0010 VSR2:0x0003 enable_writeback_status:0x1 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0x0003 enable_execute_out:0x0 
# UVM_INFO @ 2111.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2112.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffbd pc:0xffbc instrmem_rd:0x1 ACTUAL: npc:0xffbd pc:0xffbc instrmem_rd:0x1 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5727 psr:0x2 IR_Exec:0x997f Instr_dout:0x963f NZP:0x0 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x963f npc_out:0xffbd E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x963f npc_out:0xffbd E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x5727 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x5727 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2122.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffbe pc:0xffbd instrmem_rd:0x1 ACTUAL: npc:0xffbe pc:0xffbd instrmem_rd:0x1 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x963f psr:0x4 IR_Exec:0x5727 Instr_dout:0x90ff NZP:0x0 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90ff npc_out:0xffbe E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90ff npc_out:0xffbe E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2131.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2132.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffbf pc:0xffbe instrmem_rd:0x1 ACTUAL: npc:0xffbf pc:0xffbe instrmem_rd:0x1 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90ff psr:0x1 IR_Exec:0x963f Instr_dout:0x5a03 NZP:0x0 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5a03 npc_out:0xffbf E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5a03 npc_out:0xffbf E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0007 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0007 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2142.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc0 pc:0xffbf instrmem_rd:0x1 ACTUAL: npc:0xffc0 pc:0xffbf instrmem_rd:0x1 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5a03 psr:0x4 IR_Exec:0x90ff Instr_dout:0x5ec0 NZP:0x0 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5ec0 npc_out:0xffc0 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5ec0 npc_out:0xffc0 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x0 sr2:0x3 IR_Exec:0x5a03 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x0 sr2:0x3 IR_Exec:0x5a03 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 2151.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2152.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc1 pc:0xffc0 instrmem_rd:0x1 ACTUAL: npc:0xffc1 pc:0xffc0 instrmem_rd:0x1 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5ec0 psr:0x2 IR_Exec:0x5a03 Instr_dout:0x3551 NZP:0x0 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x3551 npc_out:0xffc1 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x3551 npc_out:0xffc1 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0x5ec0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0x5ec0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2162.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc2 pc:0xffc1 instrmem_rd:0x1 ACTUAL: npc:0xffc2 pc:0xffc1 instrmem_rd:0x1 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x3551 psr:0x2 IR_Exec:0x5ec0 Instr_dout:0x1346 NZP:0x0 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1346 npc_out:0xffc2 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1346 npc_out:0xffc2 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0010 enable_writeback_status:0x0 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff11 pcout:0xff11 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x3551 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff11 pcout:0xff11 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x3551 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 2171.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2172.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc3 pc:0xffc2 instrmem_rd:0x1 ACTUAL: npc:0xffc3 pc:0xffc2 instrmem_rd:0x0 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff11 DMem_rd:0x0 DMem_din:0x0010 memout:0x48bf ACTUAL: DMem_addr:0xff11 DMem_rd:0x0 DMem_din:0x0010 memout:0x48bf 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1346 psr:0x2 IR_Exec:0x3551 Instr_dout:0x9fbf NZP:0x0 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x0 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff11 pcout:0xff11 dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x3551 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff11 pcout:0xff11 dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x3551 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2182.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc3 pc:0xffc2 instrmem_rd:0x0 ACTUAL: npc:0xffc3 pc:0xffc2 instrmem_rd:0x1 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1346 psr:0x2 IR_Exec:0x3551 Instr_dout:0x9fbf NZP:0x0 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9fbf npc_out:0xffc3 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9fbf npc_out:0xffc3 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x1 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x1 sr1:0x5 sr2:0x6 IR_Exec:0x1346 NZP:0x0 M_Data:0xffef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffef pcout:0xffef dr:0x1 sr1:0x5 sr2:0x6 IR_Exec:0x1346 NZP:0x0 M_Data:0xffef enable_execute_out:0x0 
# UVM_INFO @ 2191.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2192.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc4 pc:0xffc3 instrmem_rd:0x1 ACTUAL: npc:0xffc4 pc:0xffc3 instrmem_rd:0x1 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9fbf psr:0x2 IR_Exec:0x1346 Instr_dout:0x19a7 NZP:0x0 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x19a7 npc_out:0xffc4 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x19a7 npc_out:0xffc4 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffef VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffef VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x7 sr1:0x6 sr2:0x7 IR_Exec:0x9fbf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x7 sr1:0x6 sr2:0x7 IR_Exec:0x9fbf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2202.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc5 pc:0xffc4 instrmem_rd:0x1 ACTUAL: npc:0xffc5 pc:0xffc4 instrmem_rd:0x1 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x19a7 psr:0x4 IR_Exec:0x9fbf Instr_dout:0x22bb NZP:0x0 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x22bb npc_out:0xffc5 E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x22bb npc_out:0xffc5 E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffef VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffef VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x19a7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x19a7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2211.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2212.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc6 pc:0xffc5 instrmem_rd:0x1 ACTUAL: npc:0xffc6 pc:0xffc5 instrmem_rd:0x1 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x22bb psr:0x1 IR_Exec:0x19a7 Instr_dout:0x5987 NZP:0x0 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5987 npc_out:0xffc6 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5987 npc_out:0xffc6 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0010 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x007f pcout:0x007f dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0x22bb NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x007f pcout:0x007f dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0x22bb NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2222.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc7 pc:0xffc6 instrmem_rd:0x1 ACTUAL: npc:0xffc7 pc:0xffc6 instrmem_rd:0x0 
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x007f DMem_rd:0x1 DMem_din:0x0000 memout:0x48bf ACTUAL: DMem_addr:0x007f DMem_rd:0x1 DMem_din:0x0000 memout:0x48bf 
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5987 psr:0x4 IR_Exec:0x22bb Instr_dout:0x5f3e NZP:0x0 
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffef VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffef VSR2:0x0010 enable_writeback_status:0x1 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x007f pcout:0x007f dr:0x1 sr1:0x6 sr2:0x7 IR_Exec:0x22bb NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x007f pcout:0x007f dr:0x1 sr1:0x6 sr2:0x7 IR_Exec:0x22bb NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2231.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2232.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc7 pc:0xffc6 instrmem_rd:0x0 ACTUAL: npc:0xffc7 pc:0xffc6 instrmem_rd:0x1 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8830 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8830 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5987 psr:0x4 IR_Exec:0x22bb Instr_dout:0x5f3e NZP:0x0 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5f3e npc_out:0xffc7 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5f3e npc_out:0xffc7 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffef VSR2:0x0010 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffef VSR2:0x0010 enable_writeback_status:0x1 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x5987 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x5987 NZP:0x0 M_Data:0x0010 enable_execute_out:0x0 
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2242.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc8 pc:0xffc7 instrmem_rd:0x1 ACTUAL: npc:0xffc8 pc:0xffc7 instrmem_rd:0x1 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8830 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8830 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5f3e psr:0x4 IR_Exec:0x5987 Instr_dout:0x15c3 NZP:0x0 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x15c3 npc_out:0xffc8 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x15c3 npc_out:0xffc8 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff6 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff6 VSR2:0xffef enable_writeback_status:0x1 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x4 sr2:0x6 IR_Exec:0x5f3e NZP:0x0 M_Data:0xffef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x4 sr2:0x6 IR_Exec:0x5f3e NZP:0x0 M_Data:0xffef enable_execute_out:0x0 
# UVM_INFO @ 2251.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2252.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc9 pc:0xffc8 instrmem_rd:0x1 ACTUAL: npc:0xffc9 pc:0xffc8 instrmem_rd:0x1 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8830 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8830 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x15c3 psr:0x2 IR_Exec:0x5f3e Instr_dout:0x66ce NZP:0x0 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x66ce npc_out:0xffc9 E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x66ce npc_out:0xffc9 E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0010 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0010 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x7 sr2:0x3 IR_Exec:0x15c3 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x7 sr2:0x3 IR_Exec:0x15c3 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2262.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffca pc:0xffc9 instrmem_rd:0x1 ACTUAL: npc:0xffca pc:0xffc9 instrmem_rd:0x1 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8830 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8830 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x66ce psr:0x2 IR_Exec:0x15c3 Instr_dout:0x1c2e NZP:0x0 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1c2e npc_out:0xffca E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1c2e npc_out:0xffca E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x66ce NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x66ce NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2271.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2272.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffcb pc:0xffca instrmem_rd:0x1 ACTUAL: npc:0xffcb pc:0xffca instrmem_rd:0x0 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x000d DMem_rd:0x1 DMem_din:0x0000 memout:0x8830 ACTUAL: DMem_addr:0x000d DMem_rd:0x1 DMem_din:0x0000 memout:0x8830 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1c2e psr:0x4 IR_Exec:0x66ce Instr_dout:0x5c47 NZP:0x0 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x1 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x66ce NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x66ce NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2282.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffcb pc:0xffca instrmem_rd:0x0 ACTUAL: npc:0xffcb pc:0xffca instrmem_rd:0x1 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1c2e psr:0x4 IR_Exec:0x66ce Instr_dout:0x5c47 NZP:0x0 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5c47 npc_out:0xffcb E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5c47 npc_out:0xffcb E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x1 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000e pcout:0x000e dr:0x6 sr1:0x0 sr2:0x6 IR_Exec:0x1c2e NZP:0x0 M_Data:0xffef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000e pcout:0x000e dr:0x6 sr1:0x0 sr2:0x6 IR_Exec:0x1c2e NZP:0x0 M_Data:0xffef enable_execute_out:0x0 
# UVM_INFO @ 2291.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2292.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffcc pc:0xffcb instrmem_rd:0x1 ACTUAL: npc:0xffcc pc:0xffcb instrmem_rd:0x1 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5c47 psr:0x1 IR_Exec:0x1c2e Instr_dout:0x1407 NZP:0x0 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1407 npc_out:0xffcc E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1407 npc_out:0xffcc E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x7 IR_Exec:0x5c47 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x1 sr2:0x7 IR_Exec:0x5c47 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2302.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffcd pc:0xffcc instrmem_rd:0x1 ACTUAL: npc:0xffcd pc:0xffcc instrmem_rd:0x1 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1407 psr:0x1 IR_Exec:0x5c47 Instr_dout:0x1c46 NZP:0x0 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1c46 npc_out:0xffcd E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1c46 npc_out:0xffcd E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x1407 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x1407 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2311.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2312.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffce pc:0xffcd instrmem_rd:0x1 ACTUAL: npc:0xffce pc:0xffcd instrmem_rd:0x1 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1c46 psr:0x2 IR_Exec:0x1407 Instr_dout:0x9a3f NZP:0x0 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9a3f npc_out:0xffce E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9a3f npc_out:0xffce E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x6 sr1:0x1 sr2:0x6 IR_Exec:0x1c46 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x6 sr1:0x1 sr2:0x6 IR_Exec:0x1c46 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2322.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffcf pc:0xffce instrmem_rd:0x1 ACTUAL: npc:0xffcf pc:0xffce instrmem_rd:0x1 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9a3f psr:0x2 IR_Exec:0x1c46 Instr_dout:0x5905 NZP:0x0 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5905 npc_out:0xffcf E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5905 npc_out:0xffcf E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0x9a3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0x9a3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2331.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2332.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd0 pc:0xffcf instrmem_rd:0x1 ACTUAL: npc:0xffd0 pc:0xffcf instrmem_rd:0x1 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5905 psr:0x4 IR_Exec:0x9a3f Instr_dout:0x5004 NZP:0x0 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5004 npc_out:0xffd0 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5004 npc_out:0xffd0 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x4 sr2:0x5 IR_Exec:0x5905 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x4 sr2:0x5 IR_Exec:0x5905 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2342.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd1 pc:0xffd0 instrmem_rd:0x1 ACTUAL: npc:0xffd1 pc:0xffd0 instrmem_rd:0x1 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5004 psr:0x4 IR_Exec:0x5905 Instr_dout:0x746b NZP:0x0 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x746b npc_out:0xffd1 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x746b npc_out:0xffd1 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0x5004 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0x5004 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2351.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2352.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd2 pc:0xffd1 instrmem_rd:0x1 ACTUAL: npc:0xffd2 pc:0xffd1 instrmem_rd:0x1 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x746b psr:0x2 IR_Exec:0x5004 Instr_dout:0x917f NZP:0x0 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x917f npc_out:0xffd2 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x917f npc_out:0xffd2 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x881b pcout:0x881b dr:0x0 sr1:0x1 sr2:0x2 IR_Exec:0x746b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x881b pcout:0x881b dr:0x0 sr1:0x1 sr2:0x2 IR_Exec:0x746b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2362.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd3 pc:0xffd2 instrmem_rd:0x1 ACTUAL: npc:0xffd3 pc:0xffd2 instrmem_rd:0x0 
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x881b DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x881b DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x917f psr:0x2 IR_Exec:0x746b Instr_dout:0x1821 NZP:0x0 
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x881b pcout:0x881b dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x746b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x881b pcout:0x881b dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x746b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2371.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2372.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd3 pc:0xffd2 instrmem_rd:0x0 ACTUAL: npc:0xffd3 pc:0xffd2 instrmem_rd:0x1 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x917f psr:0x2 IR_Exec:0x746b Instr_dout:0x1821 NZP:0x0 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1821 npc_out:0xffd3 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1821 npc_out:0xffd3 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2382.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd4 pc:0xffd3 instrmem_rd:0x1 ACTUAL: npc:0xffd4 pc:0xffd3 instrmem_rd:0x1 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1821 psr:0x2 IR_Exec:0x917f Instr_dout:0x50c3 NZP:0x0 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x50c3 npc_out:0xffd4 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x50c3 npc_out:0xffd4 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x8830 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x8830 enable_writeback_status:0x1 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x4 sr1:0x0 sr2:0x1 IR_Exec:0x1821 NZP:0x0 M_Data:0x8830 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x4 sr1:0x0 sr2:0x1 IR_Exec:0x1821 NZP:0x0 M_Data:0x8830 enable_execute_out:0x0 
# UVM_INFO @ 2391.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2392.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd5 pc:0xffd4 instrmem_rd:0x1 ACTUAL: npc:0xffd5 pc:0xffd4 instrmem_rd:0x0 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x50c3 psr:0x2 IR_Exec:0x1821 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc180 npc_out:0xffd5 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc180 npc_out:0xffd5 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x61ae VSR2:0x61ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x61ae VSR2:0x61ae enable_writeback_status:0x1 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x61ae pcout:0x61ae dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x50c3 NZP:0x0 M_Data:0x61ae enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x61ae pcout:0x61ae dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x50c3 NZP:0x0 M_Data:0x61ae enable_execute_out:0x0 
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2402.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd5 pc:0xffd4 instrmem_rd:0x0 ACTUAL: npc:0xffd5 pc:0xffd4 instrmem_rd:0x0 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0x50c3 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2411.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2412.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffd5 pc:0xffd4 instrmem_rd:0x0 ACTUAL: npc:0xffd5 pc:0xffd4 instrmem_rd:0x0 
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x7 
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x61ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x61ae enable_writeback_status:0x0 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2422.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8831 pc:0x8830 instrmem_rd:0x0 ACTUAL: npc:0x8831 pc:0x8830 instrmem_rd:0x1 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x61ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x61ae enable_writeback_status:0x0 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2431.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2432.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8832 pc:0x8831 instrmem_rd:0x1 ACTUAL: npc:0x8832 pc:0x8831 instrmem_rd:0x1 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0x90ff NZP:0x0 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90ff npc_out:0x8832 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90ff npc_out:0x8832 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x61ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x61ae enable_writeback_status:0x0 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2442.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8833 pc:0x8832 instrmem_rd:0x1 ACTUAL: npc:0x8833 pc:0x8832 instrmem_rd:0x1 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90ff psr:0x1 IR_Exec:0xc180 Instr_dout:0x166f NZP:0x0 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x166f npc_out:0x8833 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x166f npc_out:0x8833 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x61ae VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x61ae VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9e51 pcout:0x9e51 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9e51 pcout:0x9e51 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2451.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2452.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8834 pc:0x8833 instrmem_rd:0x1 ACTUAL: npc:0x8834 pc:0x8833 instrmem_rd:0x1 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x166f psr:0x1 IR_Exec:0x90ff Instr_dout:0x5004 NZP:0x0 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5004 npc_out:0x8834 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5004 npc_out:0x8834 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x883f pcout:0x883f dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x166f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x883f pcout:0x883f dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x166f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2462.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8835 pc:0x8834 instrmem_rd:0x1 ACTUAL: npc:0x8835 pc:0x8834 instrmem_rd:0x0 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5004 psr:0x4 IR_Exec:0x166f Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc180 npc_out:0x8835 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc180 npc_out:0x8835 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9e51 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9e51 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0x5004 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0x5004 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2471.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2472.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8835 pc:0x8834 instrmem_rd:0x0 ACTUAL: npc:0x8835 pc:0x8834 instrmem_rd:0x0 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x4 IR_Exec:0x5004 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x9e51 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x9e51 enable_writeback_status:0x0 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x9e51 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x9e51 enable_execute_out:0x0 
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2482.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8835 pc:0x8834 instrmem_rd:0x0 ACTUAL: npc:0x8835 pc:0x8834 instrmem_rd:0x0 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x7 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x9e51 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x9e51 enable_execute_out:0x0 
# UVM_INFO @ 2491.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2492.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8831 pc:0x8830 instrmem_rd:0x0 ACTUAL: npc:0x8831 pc:0x8830 instrmem_rd:0x1 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x9e51 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x9e51 enable_execute_out:0x0 
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2502.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8832 pc:0x8831 instrmem_rd:0x1 ACTUAL: npc:0x8832 pc:0x8831 instrmem_rd:0x1 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0x5738 NZP:0x0 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5738 npc_out:0x8832 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5738 npc_out:0x8832 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x9e51 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8830 pcout:0x8830 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x9e51 enable_execute_out:0x0 
# UVM_INFO @ 2511.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2512.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8833 pc:0x8832 instrmem_rd:0x1 ACTUAL: npc:0x8833 pc:0x8832 instrmem_rd:0x1 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5738 psr:0x1 IR_Exec:0xc180 Instr_dout:0x997f NZP:0x0 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x997f npc_out:0x8833 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x997f npc_out:0x8833 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0x5738 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0x5738 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2522.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8834 pc:0x8833 instrmem_rd:0x1 ACTUAL: npc:0x8834 pc:0x8833 instrmem_rd:0x1 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x997f psr:0x1 IR_Exec:0x5738 Instr_dout:0x94ff NZP:0x0 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x94ff npc_out:0x8834 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x94ff npc_out:0x8834 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2531.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2532.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8835 pc:0x8834 instrmem_rd:0x1 ACTUAL: npc:0x8835 pc:0x8834 instrmem_rd:0x1 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x94ff psr:0x2 IR_Exec:0x997f Instr_dout:0x2b5f NZP:0x0 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x2b5f npc_out:0x8835 E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x2b5f npc_out:0x8835 E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2542.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8836 pc:0x8835 instrmem_rd:0x1 ACTUAL: npc:0x8836 pc:0x8835 instrmem_rd:0x1 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x2b5f psr:0x2 IR_Exec:0x94ff Instr_dout:0x55f2 NZP:0x0 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x55f2 npc_out:0x8836 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x55f2 npc_out:0x8836 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x8793 pcout:0x8793 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x2b5f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x8793 pcout:0x8793 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x2b5f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2551.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2552.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8837 pc:0x8836 instrmem_rd:0x1 ACTUAL: npc:0x8837 pc:0x8836 instrmem_rd:0x0 
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x8793 DMem_rd:0x1 DMem_din:0x0000 memout:0x61ae ACTUAL: DMem_addr:0x8793 DMem_rd:0x1 DMem_din:0x0000 memout:0x61ae 
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x55f2 psr:0x4 IR_Exec:0x2b5f Instr_dout:0x166c NZP:0x0 
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x8793 pcout:0x8793 dr:0x5 sr1:0x7 sr2:0x2 IR_Exec:0x2b5f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x8793 pcout:0x8793 dr:0x5 sr1:0x7 sr2:0x2 IR_Exec:0x2b5f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2562.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8837 pc:0x8836 instrmem_rd:0x0 ACTUAL: npc:0x8837 pc:0x8836 instrmem_rd:0x1 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x55f2 psr:0x4 IR_Exec:0x2b5f Instr_dout:0x166c NZP:0x0 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x166c npc_out:0x8837 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x166c npc_out:0x8837 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x7 sr2:0x2 IR_Exec:0x55f2 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x7 sr2:0x2 IR_Exec:0x55f2 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 2571.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2572.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8838 pc:0x8837 instrmem_rd:0x1 ACTUAL: npc:0x8838 pc:0x8837 instrmem_rd:0x1 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x166c psr:0x4 IR_Exec:0x55f2 Instr_dout:0x987f NZP:0x0 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x987f npc_out:0x8838 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x987f npc_out:0x8838 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x883c pcout:0x883c dr:0x3 sr1:0x1 sr2:0x4 IR_Exec:0x166c NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x883c pcout:0x883c dr:0x3 sr1:0x1 sr2:0x4 IR_Exec:0x166c NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2582.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8839 pc:0x8838 instrmem_rd:0x1 ACTUAL: npc:0x8839 pc:0x8838 instrmem_rd:0x0 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x987f psr:0x2 IR_Exec:0x166c Instr_dout:0xc100 NZP:0x0 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc100 npc_out:0x8839 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc100 npc_out:0x8839 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x987f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x987f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2591.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2592.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8839 pc:0x8838 instrmem_rd:0x0 ACTUAL: npc:0x8839 pc:0x8838 instrmem_rd:0x0 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc100 psr:0x4 IR_Exec:0x987f Instr_dout:0xc100 NZP:0x0 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x7 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2602.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x8839 pc:0x8838 instrmem_rd:0x0 ACTUAL: npc:0x8839 pc:0x8838 instrmem_rd:0x0 
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc100 psr:0x1 IR_Exec:0xc100 Instr_dout:0xc100 NZP:0x7 
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x77cf VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x77cf VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2611.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2612.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d0 pc:0x77cf instrmem_rd:0x0 ACTUAL: npc:0x77d0 pc:0x77cf instrmem_rd:0x1 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc100 psr:0x1 IR_Exec:0xc100 Instr_dout:0xc100 NZP:0x0 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x77cf VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x77cf VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2622.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d1 pc:0x77d0 instrmem_rd:0x1 ACTUAL: npc:0x77d1 pc:0x77d0 instrmem_rd:0x1 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc100 psr:0x1 IR_Exec:0xc100 Instr_dout:0x97bf NZP:0x0 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x97bf npc_out:0x77d1 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x97bf npc_out:0x77d1 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x77cf VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x77cf VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0xc100 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2631.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2632.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d2 pc:0x77d1 instrmem_rd:0x1 ACTUAL: npc:0x77d2 pc:0x77d1 instrmem_rd:0x1 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x97bf psr:0x1 IR_Exec:0xc100 Instr_dout:0x16c1 NZP:0x0 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x16c1 npc_out:0x77d2 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x16c1 npc_out:0x77d2 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8830 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x77cf pcout:0x77cf dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2642.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d3 pc:0x77d2 instrmem_rd:0x1 ACTUAL: npc:0x77d3 pc:0x77d2 instrmem_rd:0x1 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x16c1 psr:0x1 IR_Exec:0x97bf Instr_dout:0x90bf NZP:0x0 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90bf npc_out:0x77d3 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90bf npc_out:0x77d3 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x883c VSR2:0x8830 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x883c VSR2:0x8830 enable_writeback_status:0x1 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x1 IR_Exec:0x16c1 NZP:0x0 M_Data:0x8830 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x1 IR_Exec:0x16c1 NZP:0x0 M_Data:0x8830 enable_execute_out:0x0 
# UVM_INFO @ 2651.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2652.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d4 pc:0x77d3 instrmem_rd:0x1 ACTUAL: npc:0x77d4 pc:0x77d3 instrmem_rd:0x1 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90bf psr:0x1 IR_Exec:0x16c1 Instr_dout:0xe45d NZP:0x0 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xe45d npc_out:0x77d4 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xe45d npc_out:0x77d4 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2662.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d5 pc:0x77d4 instrmem_rd:0x1 ACTUAL: npc:0x77d5 pc:0x77d4 instrmem_rd:0x1 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xe45d psr:0x4 IR_Exec:0x90bf Instr_dout:0x923f NZP:0x0 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x923f npc_out:0x77d5 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x923f npc_out:0x77d5 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8830 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8830 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x7830 pcout:0x7830 dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe45d NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x7830 pcout:0x7830 dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0xe45d NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2671.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2672.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d6 pc:0x77d5 instrmem_rd:0x1 ACTUAL: npc:0x77d6 pc:0x77d5 instrmem_rd:0x1 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x923f psr:0x4 IR_Exec:0xe45d Instr_dout:0x1f44 NZP:0x0 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1f44 npc_out:0x77d6 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1f44 npc_out:0x77d6 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2682.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d7 pc:0x77d6 instrmem_rd:0x1 ACTUAL: npc:0x77d7 pc:0x77d6 instrmem_rd:0x1 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1f44 psr:0x1 IR_Exec:0x923f Instr_dout:0x90ff NZP:0x0 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90ff npc_out:0x77d7 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90ff npc_out:0x77d7 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xe070 VSR2:0x77cf enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xe070 VSR2:0x77cf enable_writeback_status:0x1 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x583f pcout:0x583f dr:0x7 sr1:0x5 sr2:0x4 IR_Exec:0x1f44 NZP:0x0 M_Data:0x77cf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x583f pcout:0x583f dr:0x7 sr1:0x5 sr2:0x4 IR_Exec:0x1f44 NZP:0x0 M_Data:0x77cf enable_execute_out:0x0 
# UVM_INFO @ 2691.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2692.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d8 pc:0x77d7 instrmem_rd:0x1 ACTUAL: npc:0x77d8 pc:0x77d7 instrmem_rd:0x1 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90ff psr:0x2 IR_Exec:0x1f44 Instr_dout:0x2852 NZP:0x0 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x2852 npc_out:0x77d8 E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x2852 npc_out:0x77d8 E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2702.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77d9 pc:0x77d8 instrmem_rd:0x1 ACTUAL: npc:0x77d9 pc:0x77d8 instrmem_rd:0x1 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x2852 psr:0x1 IR_Exec:0x90ff Instr_dout:0x1600 NZP:0x0 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1600 npc_out:0x77d9 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1600 npc_out:0x77d9 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x7829 pcout:0x7829 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0x2852 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x7829 pcout:0x7829 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0x2852 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 2711.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2712.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77da pc:0x77d9 instrmem_rd:0x1 ACTUAL: npc:0x77da pc:0x77d9 instrmem_rd:0x0 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7829 DMem_rd:0x1 DMem_din:0x0000 memout:0xe070 ACTUAL: DMem_addr:0x7829 DMem_rd:0x1 DMem_din:0x0000 memout:0xe070 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1600 psr:0x2 IR_Exec:0x2852 Instr_dout:0x1e43 NZP:0x0 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x7829 pcout:0x7829 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x2852 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x7829 pcout:0x7829 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x2852 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2722.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77da pc:0x77d9 instrmem_rd:0x0 ACTUAL: npc:0x77da pc:0x77d9 instrmem_rd:0x1 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9023 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9023 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1600 psr:0x2 IR_Exec:0x2852 Instr_dout:0x1e43 NZP:0x0 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1e43 npc_out:0x77da E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1e43 npc_out:0x77da E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0x1600 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x0 sr2:0x0 IR_Exec:0x1600 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2731.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2732.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77db pc:0x77da instrmem_rd:0x1 ACTUAL: npc:0x77db pc:0x77da instrmem_rd:0x1 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9023 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9023 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1e43 psr:0x4 IR_Exec:0x1600 Instr_dout:0x1c01 NZP:0x0 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1c01 npc_out:0x77db E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1c01 npc_out:0x77db E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x1 sr2:0x3 IR_Exec:0x1e43 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x1 sr2:0x3 IR_Exec:0x1e43 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2742.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77dc pc:0x77db instrmem_rd:0x1 ACTUAL: npc:0x77dc pc:0x77db instrmem_rd:0x1 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9023 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9023 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1c01 psr:0x2 IR_Exec:0x1e43 Instr_dout:0xbb19 NZP:0x0 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xbb19 npc_out:0x77dc E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xbb19 npc_out:0x77dc E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x0 sr2:0x1 IR_Exec:0x1c01 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x0 sr2:0x1 IR_Exec:0x1c01 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2751.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2752.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77dd pc:0x77dc instrmem_rd:0x1 ACTUAL: npc:0x77dd pc:0x77dc instrmem_rd:0x1 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9023 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9023 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xbb19 psr:0x2 IR_Exec:0x1c01 Instr_dout:0x13b1 NZP:0x0 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x13b1 npc_out:0x77dd E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x13b1 npc_out:0x77dd E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x9023 VSR2:0xe070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x9023 VSR2:0xe070 enable_writeback_status:0x0 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x76f4 pcout:0x76f4 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbb19 NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x76f4 pcout:0x76f4 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbb19 NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2762.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77de pc:0x77dd instrmem_rd:0x1 ACTUAL: npc:0x77de pc:0x77dd instrmem_rd:0x0 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x76f4 DMem_rd:0x1 DMem_din:0x0000 memout:0x9023 ACTUAL: DMem_addr:0x76f4 DMem_rd:0x1 DMem_din:0x0000 memout:0x9023 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x13b1 psr:0x2 IR_Exec:0xbb19 Instr_dout:0x983f NZP:0x0 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x76f4 pcout:0x76f4 dr:0x0 sr1:0x6 sr2:0x1 IR_Exec:0xbb19 NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x76f4 pcout:0x76f4 dr:0x0 sr1:0x6 sr2:0x1 IR_Exec:0xbb19 NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 
# UVM_INFO @ 2771.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2772.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77de pc:0x77dd instrmem_rd:0x0 ACTUAL: npc:0x77de pc:0x77dd instrmem_rd:0x0 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x76f4 DMem_rd:0x0 DMem_din:0xe070 memout:0x7c74 ACTUAL: DMem_addr:0x7c74 DMem_rd:0x0 DMem_din:0xe070 memout:0x7c74 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x13b1 psr:0x2 IR_Exec:0xbb19 Instr_dout:0x983f NZP:0x0 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x76f4 pcout:0x76f4 dr:0x0 sr1:0x6 sr2:0x1 IR_Exec:0xbb19 NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x76f4 pcout:0x76f4 dr:0x0 sr1:0x6 sr2:0x1 IR_Exec:0xbb19 NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2782.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77de pc:0x77dd instrmem_rd:0x0 ACTUAL: npc:0x77de pc:0x77dd instrmem_rd:0x1 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7c74 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7c74 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x13b1 psr:0x2 IR_Exec:0xbb19 Instr_dout:0x983f NZP:0x0 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x983f npc_out:0x77de E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x983f npc_out:0x77de E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff1 pcout:0xfff1 dr:0x1 sr1:0x6 sr2:0x1 IR_Exec:0x13b1 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff1 pcout:0xfff1 dr:0x1 sr1:0x6 sr2:0x1 IR_Exec:0x13b1 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2791.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2792.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77df pc:0x77de instrmem_rd:0x1 ACTUAL: npc:0x77df pc:0x77de instrmem_rd:0x1 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7c74 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7c74 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x983f psr:0x2 IR_Exec:0x13b1 Instr_dout:0x117b NZP:0x0 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x117b npc_out:0x77df E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x117b npc_out:0x77df E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2802.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77e0 pc:0x77df instrmem_rd:0x1 ACTUAL: npc:0x77e0 pc:0x77df instrmem_rd:0x1 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7c74 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7c74 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x117b psr:0x4 IR_Exec:0x983f Instr_dout:0x6446 NZP:0x0 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x6446 npc_out:0x77e0 E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x6446 npc_out:0x77e0 E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe070 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe070 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe06b pcout:0xe06b dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x117b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe06b pcout:0xe06b dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x117b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2811.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2812.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77e1 pc:0x77e0 instrmem_rd:0x1 ACTUAL: npc:0x77e1 pc:0x77e0 instrmem_rd:0x1 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7c74 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7c74 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x6446 psr:0x4 IR_Exec:0x117b Instr_dout:0x9d3f NZP:0x0 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9d3f npc_out:0x77e1 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9d3f npc_out:0x77e1 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff1 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff1 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0x6446 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x2 sr1:0x1 sr2:0x0 IR_Exec:0x6446 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2822.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77e2 pc:0x77e1 instrmem_rd:0x1 ACTUAL: npc:0x77e2 pc:0x77e1 instrmem_rd:0x0 
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xfff7 DMem_rd:0x1 DMem_din:0x0000 memout:0x7c74 ACTUAL: DMem_addr:0xfff7 DMem_rd:0x1 DMem_din:0x0000 memout:0x7c74 
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9d3f psr:0x4 IR_Exec:0x6446 Instr_dout:0x5d83 NZP:0x0 
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x6446 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x6446 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2831.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2832.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77e2 pc:0x77e1 instrmem_rd:0x0 ACTUAL: npc:0x77e2 pc:0x77e1 instrmem_rd:0x1 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9d3f psr:0x4 IR_Exec:0x6446 Instr_dout:0x5d83 NZP:0x0 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5d83 npc_out:0x77e2 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5d83 npc_out:0x77e2 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x4 sr2:0x7 IR_Exec:0x9d3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x4 sr2:0x7 IR_Exec:0x9d3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2842.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77e3 pc:0x77e2 instrmem_rd:0x1 ACTUAL: npc:0x77e3 pc:0x77e2 instrmem_rd:0x1 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5d83 psr:0x1 IR_Exec:0x9d3f Instr_dout:0x1880 NZP:0x0 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1880 npc_out:0x77e3 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1880 npc_out:0x77e3 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x6 sr2:0x3 IR_Exec:0x5d83 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x6 sr2:0x3 IR_Exec:0x5d83 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2851.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2852.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77e4 pc:0x77e3 instrmem_rd:0x1 ACTUAL: npc:0x77e4 pc:0x77e3 instrmem_rd:0x0 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1880 psr:0x2 IR_Exec:0x5d83 Instr_dout:0x06ea NZP:0x0 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x06ea npc_out:0x77e4 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x06ea npc_out:0x77e4 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x31cf VSR2:0xe06b enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x31cf VSR2:0xe06b enable_writeback_status:0x1 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x123a pcout:0x123a dr:0x4 sr1:0x2 sr2:0x0 IR_Exec:0x1880 NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x123a pcout:0x123a dr:0x4 sr1:0x2 sr2:0x0 IR_Exec:0x1880 NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2862.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77e4 pc:0x77e3 instrmem_rd:0x0 ACTUAL: npc:0x77e4 pc:0x77e3 instrmem_rd:0x0 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x06ea psr:0x2 IR_Exec:0x1880 Instr_dout:0x06ea NZP:0x0 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xe06b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xe06b enable_writeback_status:0x0 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78cd pcout:0x78cd dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06ea NZP:0x3 M_Data:0xe06b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78cd pcout:0x78cd dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06ea NZP:0x3 M_Data:0xe06b enable_execute_out:0x0 
# UVM_INFO @ 2871.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2872.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x77e4 pc:0x77e3 instrmem_rd:0x0 ACTUAL: npc:0x77e4 pc:0x77e3 instrmem_rd:0x0 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x06ea psr:0x1 IR_Exec:0x06ea Instr_dout:0x06ea NZP:0x3 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xe06b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xe06b enable_writeback_status:0x0 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78cd pcout:0x78cd dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06ea NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78cd pcout:0x78cd dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06ea NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2882.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78ce pc:0x78cd instrmem_rd:0x0 ACTUAL: npc:0x78ce pc:0x78cd instrmem_rd:0x1 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x06ea psr:0x1 IR_Exec:0x06ea Instr_dout:0x06ea NZP:0x0 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xe06b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xe06b enable_writeback_status:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78cd pcout:0x78cd dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06ea NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78cd pcout:0x78cd dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06ea NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 
# UVM_INFO @ 2891.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2892.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78cf pc:0x78ce instrmem_rd:0x1 ACTUAL: npc:0x78cf pc:0x78ce instrmem_rd:0x1 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x06ea psr:0x1 IR_Exec:0x06ea Instr_dout:0x5747 NZP:0x0 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5747 npc_out:0x78cf E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5747 npc_out:0x78cf E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xe06b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xe06b enable_writeback_status:0x0 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78cd pcout:0x78cd dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06ea NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78cd pcout:0x78cd dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06ea NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2902.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d0 pc:0x78cf instrmem_rd:0x1 ACTUAL: npc:0x78d0 pc:0x78cf instrmem_rd:0x1 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5747 psr:0x1 IR_Exec:0x06ea Instr_dout:0x923f NZP:0x0 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x923f npc_out:0x78d0 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x923f npc_out:0x78d0 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xe070 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xe070 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0x5747 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0x5747 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2911.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2912.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d1 pc:0x78d0 instrmem_rd:0x1 ACTUAL: npc:0x78d1 pc:0x78d0 instrmem_rd:0x1 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x923f psr:0x1 IR_Exec:0x5747 Instr_dout:0x16a3 NZP:0x0 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x16a3 npc_out:0x78d1 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x16a3 npc_out:0x78d1 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xe06b VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xe06b VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f94 pcout:0x1f94 dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f94 pcout:0x1f94 dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2922.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d2 pc:0x78d1 instrmem_rd:0x1 ACTUAL: npc:0x78d2 pc:0x78d1 instrmem_rd:0x1 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x16a3 psr:0x2 IR_Exec:0x923f Instr_dout:0x2822 NZP:0x0 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x2822 npc_out:0x78d2 E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x2822 npc_out:0x78d2 E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31cf VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31cf VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31d2 pcout:0x31d2 dr:0x3 sr1:0x2 sr2:0x3 IR_Exec:0x16a3 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31d2 pcout:0x31d2 dr:0x3 sr1:0x2 sr2:0x3 IR_Exec:0x16a3 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2931.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2932.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d3 pc:0x78d2 instrmem_rd:0x1 ACTUAL: npc:0x78d3 pc:0x78d2 instrmem_rd:0x1 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x2822 psr:0x1 IR_Exec:0x16a3 Instr_dout:0x57b2 NZP:0x0 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x57b2 npc_out:0x78d3 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x57b2 npc_out:0x78d3 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xe06b VSR2:0xe06b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xe06b VSR2:0xe06b enable_writeback_status:0x0 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x78f3 pcout:0x78f3 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x2822 NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x78f3 pcout:0x78f3 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x2822 NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2942.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d4 pc:0x78d3 instrmem_rd:0x1 ACTUAL: npc:0x78d4 pc:0x78d3 instrmem_rd:0x0 
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x78f3 DMem_rd:0x1 DMem_din:0x0000 memout:0x31cf ACTUAL: DMem_addr:0x78f3 DMem_rd:0x1 DMem_din:0x0000 memout:0x31cf 
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x57b2 psr:0x1 IR_Exec:0x2822 Instr_dout:0x94bf NZP:0x0 
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x31cf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x31cf enable_writeback_status:0x1 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x78f3 pcout:0x78f3 dr:0x4 sr1:0x6 sr2:0x2 IR_Exec:0x2822 NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x78f3 pcout:0x78f3 dr:0x4 sr1:0x6 sr2:0x2 IR_Exec:0x2822 NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 
# UVM_INFO @ 2951.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2952.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d4 pc:0x78d3 instrmem_rd:0x0 ACTUAL: npc:0x78d4 pc:0x78d3 instrmem_rd:0x1 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x57b2 psr:0x1 IR_Exec:0x2822 Instr_dout:0x94bf NZP:0x0 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x94bf npc_out:0x78d4 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x94bf npc_out:0x78d4 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x31cf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x31cf enable_writeback_status:0x1 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x6 sr2:0x2 IR_Exec:0x57b2 NZP:0x0 M_Data:0x31cf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x6 sr2:0x2 IR_Exec:0x57b2 NZP:0x0 M_Data:0x31cf enable_execute_out:0x0 
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2962.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d5 pc:0x78d4 instrmem_rd:0x1 ACTUAL: npc:0x78d5 pc:0x78d4 instrmem_rd:0x1 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x94bf psr:0x1 IR_Exec:0x57b2 Instr_dout:0x5984 NZP:0x0 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5984 npc_out:0x78d5 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5984 npc_out:0x78d5 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x31cf VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x31cf VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xce30 pcout:0xce30 dr:0x2 sr1:0x2 sr2:0x7 IR_Exec:0x94bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xce30 pcout:0xce30 dr:0x2 sr1:0x2 sr2:0x7 IR_Exec:0x94bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2971.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2972.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d6 pc:0x78d5 instrmem_rd:0x1 ACTUAL: npc:0x78d6 pc:0x78d5 instrmem_rd:0x1 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5984 psr:0x2 IR_Exec:0x94bf Instr_dout:0x5d38 NZP:0x0 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5d38 npc_out:0x78d6 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5d38 npc_out:0x78d6 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x4ba4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x4ba4 enable_writeback_status:0x1 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x6 sr2:0x4 IR_Exec:0x5984 NZP:0x0 M_Data:0x4ba4 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x6 sr2:0x4 IR_Exec:0x5984 NZP:0x0 M_Data:0x4ba4 enable_execute_out:0x0 
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2982.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d7 pc:0x78d6 instrmem_rd:0x1 ACTUAL: npc:0x78d7 pc:0x78d6 instrmem_rd:0x1 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5d38 psr:0x4 IR_Exec:0x5984 Instr_dout:0x90ff NZP:0x0 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90ff npc_out:0x78d7 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90ff npc_out:0x78d7 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x4ba4 VSR2:0xe06b enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x4ba4 VSR2:0xe06b enable_writeback_status:0x1 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x5d38 NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x5d38 NZP:0x0 M_Data:0xe06b enable_execute_out:0x0 
# UVM_INFO @ 2991.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2992.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d8 pc:0x78d7 instrmem_rd:0x1 ACTUAL: npc:0x78d8 pc:0x78d7 instrmem_rd:0x1 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90ff psr:0x2 IR_Exec:0x5d38 Instr_dout:0x9d3f NZP:0x0 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9d3f npc_out:0x78d8 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9d3f npc_out:0x78d8 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3002.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78d9 pc:0x78d8 instrmem_rd:0x1 ACTUAL: npc:0x78d9 pc:0x78d8 instrmem_rd:0x1 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9d3f psr:0x2 IR_Exec:0x90ff Instr_dout:0x1181 NZP:0x0 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1181 npc_out:0x78d9 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1181 npc_out:0x78d9 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x6 sr1:0x4 sr2:0x7 IR_Exec:0x9d3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x6 sr1:0x4 sr2:0x7 IR_Exec:0x9d3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3011.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3012.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78da pc:0x78d9 instrmem_rd:0x1 ACTUAL: npc:0x78da pc:0x78d9 instrmem_rd:0x1 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1181 psr:0x4 IR_Exec:0x9d3f Instr_dout:0x27a2 NZP:0x0 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x27a2 npc_out:0x78da E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x27a2 npc_out:0x78da E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x1f94 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x1f94 enable_writeback_status:0x1 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f93 pcout:0x1f93 dr:0x0 sr1:0x6 sr2:0x1 IR_Exec:0x1181 NZP:0x0 M_Data:0x1f94 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f93 pcout:0x1f93 dr:0x0 sr1:0x6 sr2:0x1 IR_Exec:0x1181 NZP:0x0 M_Data:0x1f94 enable_execute_out:0x0 
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3022.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78db pc:0x78da instrmem_rd:0x1 ACTUAL: npc:0x78db pc:0x78da instrmem_rd:0x1 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x27a2 psr:0x4 IR_Exec:0x1181 Instr_dout:0x5ec3 NZP:0x0 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5ec3 npc_out:0x78db E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5ec3 npc_out:0x78db E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x787b pcout:0x787b dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0x27a2 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x787b pcout:0x787b dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0x27a2 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3031.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3032.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78dc pc:0x78db instrmem_rd:0x1 ACTUAL: npc:0x78dc pc:0x78db instrmem_rd:0x0 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x787b DMem_rd:0x1 DMem_din:0x0000 memout:0x4ba4 ACTUAL: DMem_addr:0x787b DMem_rd:0x1 DMem_din:0x0000 memout:0x4ba4 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5ec3 psr:0x1 IR_Exec:0x27a2 Instr_dout:0x98bf NZP:0x0 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x787b pcout:0x787b dr:0x3 sr1:0x3 sr2:0x3 IR_Exec:0x27a2 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x787b pcout:0x787b dr:0x3 sr1:0x3 sr2:0x3 IR_Exec:0x27a2 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3042.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78dc pc:0x78db instrmem_rd:0x0 ACTUAL: npc:0x78dc pc:0x78db instrmem_rd:0x1 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5ec3 psr:0x1 IR_Exec:0x27a2 Instr_dout:0x98bf NZP:0x0 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x98bf npc_out:0x78dc E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x98bf npc_out:0x78dc E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ed2 pcout:0x9ed2 dr:0x7 sr1:0x3 sr2:0x3 IR_Exec:0x5ec3 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ed2 pcout:0x9ed2 dr:0x7 sr1:0x3 sr2:0x3 IR_Exec:0x5ec3 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3051.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3052.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78dd pc:0x78dc instrmem_rd:0x1 ACTUAL: npc:0x78dd pc:0x78dc instrmem_rd:0x1 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x98bf psr:0x4 IR_Exec:0x5ec3 Instr_dout:0x937f NZP:0x0 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x937f npc_out:0x78dd E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x937f npc_out:0x78dd E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xce30 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xce30 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31cf pcout:0x31cf dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31cf pcout:0x31cf dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3062.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78de pc:0x78dd instrmem_rd:0x1 ACTUAL: npc:0x78de pc:0x78dd instrmem_rd:0x1 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x937f psr:0x4 IR_Exec:0x98bf Instr_dout:0x7b8c NZP:0x0 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7b8c npc_out:0x78de E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7b8c npc_out:0x78de E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xe070 VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xe070 VSR2:0x9ed2 enable_writeback_status:0x1 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f8f pcout:0x1f8f dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x937f NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f8f pcout:0x1f8f dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x937f NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3071.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3072.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78df pc:0x78de instrmem_rd:0x1 ACTUAL: npc:0x78df pc:0x78de instrmem_rd:0x1 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7b8c psr:0x1 IR_Exec:0x937f Instr_dout:0x9c7f NZP:0x0 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9c7f npc_out:0x78df E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9c7f npc_out:0x78df E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0xe070 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0xe070 enable_writeback_status:0x0 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000b pcout:0x000b dr:0x0 sr1:0x6 sr2:0x5 IR_Exec:0x7b8c NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000b pcout:0x000b dr:0x0 sr1:0x6 sr2:0x5 IR_Exec:0x7b8c NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3082.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e0 pc:0x78df instrmem_rd:0x1 ACTUAL: npc:0x78e0 pc:0x78df instrmem_rd:0x0 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x000b DMem_rd:0x0 DMem_din:0xe070 memout:0x9ed2 ACTUAL: DMem_addr:0x000b DMem_rd:0x0 DMem_din:0xe070 memout:0x9ed2 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9c7f psr:0x1 IR_Exec:0x7b8c Instr_dout:0x51c4 NZP:0x0 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x0 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000b pcout:0x000b dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x7b8c NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000b pcout:0x000b dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x7b8c NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 
# UVM_INFO @ 3091.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3092.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e0 pc:0x78df instrmem_rd:0x0 ACTUAL: npc:0x78e0 pc:0x78df instrmem_rd:0x1 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9c7f psr:0x1 IR_Exec:0x7b8c Instr_dout:0x51c4 NZP:0x0 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51c4 npc_out:0x78e0 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51c4 npc_out:0x78e0 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x1 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe070 pcout:0xe070 dr:0x6 sr1:0x1 sr2:0x7 IR_Exec:0x9c7f NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe070 pcout:0xe070 dr:0x6 sr1:0x1 sr2:0x7 IR_Exec:0x9c7f NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3102.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e1 pc:0x78e0 instrmem_rd:0x1 ACTUAL: npc:0x78e1 pc:0x78e0 instrmem_rd:0x1 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51c4 psr:0x1 IR_Exec:0x9c7f Instr_dout:0x1806 NZP:0x0 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1806 npc_out:0x78e1 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1806 npc_out:0x78e1 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9ed2 VSR2:0x31cf enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9ed2 VSR2:0x31cf enable_writeback_status:0x1 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x10c2 pcout:0x10c2 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x51c4 NZP:0x0 M_Data:0x31cf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x10c2 pcout:0x10c2 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x51c4 NZP:0x0 M_Data:0x31cf enable_execute_out:0x0 
# UVM_INFO @ 3111.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3112.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e2 pc:0x78e1 instrmem_rd:0x1 ACTUAL: npc:0x78e2 pc:0x78e1 instrmem_rd:0x1 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1806 psr:0x4 IR_Exec:0x51c4 Instr_dout:0x3630 NZP:0x0 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x3630 npc_out:0x78e2 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x3630 npc_out:0x78e2 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x1f93 VSR2:0xe070 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x1f93 VSR2:0xe070 enable_writeback_status:0x1 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf132 pcout:0xf132 dr:0x4 sr1:0x0 sr2:0x6 IR_Exec:0x1806 NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf132 pcout:0xf132 dr:0x4 sr1:0x0 sr2:0x6 IR_Exec:0x1806 NZP:0x0 M_Data:0xe070 enable_execute_out:0x0 
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3122.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e3 pc:0x78e2 instrmem_rd:0x1 ACTUAL: npc:0x78e3 pc:0x78e2 instrmem_rd:0x1 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x3630 psr:0x1 IR_Exec:0x1806 Instr_dout:0x917f NZP:0x0 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x917f npc_out:0x78e3 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x917f npc_out:0x78e3 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x10c2 VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x10c2 VSR2:0x9ed2 enable_writeback_status:0x0 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7911 pcout:0x7911 dr:0x0 sr1:0x0 sr2:0x3 IR_Exec:0x3630 NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7911 pcout:0x7911 dr:0x0 sr1:0x0 sr2:0x3 IR_Exec:0x3630 NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3131.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3132.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e4 pc:0x78e3 instrmem_rd:0x1 ACTUAL: npc:0x78e4 pc:0x78e3 instrmem_rd:0x0 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7911 DMem_rd:0x0 DMem_din:0x9ed2 memout:0x9ed2 ACTUAL: DMem_addr:0x7911 DMem_rd:0x0 DMem_din:0x9ed2 memout:0x9ed2 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x917f psr:0x4 IR_Exec:0x3630 Instr_dout:0x54c7 NZP:0x0 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe070 VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe070 VSR2:0x9ed2 enable_writeback_status:0x0 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7911 pcout:0x7911 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x3630 NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7911 pcout:0x7911 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x3630 NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3142.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e4 pc:0x78e3 instrmem_rd:0x0 ACTUAL: npc:0x78e4 pc:0x78e3 instrmem_rd:0x1 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x917f psr:0x4 IR_Exec:0x3630 Instr_dout:0x54c7 NZP:0x0 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x54c7 npc_out:0x78e4 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x54c7 npc_out:0x78e4 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe070 VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe070 VSR2:0x9ed2 enable_writeback_status:0x1 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f8f pcout:0x1f8f dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f8f pcout:0x1f8f dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3151.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3152.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e5 pc:0x78e4 instrmem_rd:0x1 ACTUAL: npc:0x78e5 pc:0x78e4 instrmem_rd:0x1 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x54c7 psr:0x4 IR_Exec:0x917f Instr_dout:0x9cff NZP:0x0 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9cff npc_out:0x78e5 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9cff npc_out:0x78e5 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x9ed2 VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x9ed2 VSR2:0x9ed2 enable_writeback_status:0x1 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ed2 pcout:0x9ed2 dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x54c7 NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ed2 pcout:0x9ed2 dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x54c7 NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3162.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e6 pc:0x78e5 instrmem_rd:0x1 ACTUAL: npc:0x78e6 pc:0x78e5 instrmem_rd:0x1 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9cff psr:0x1 IR_Exec:0x54c7 Instr_dout:0xb004 NZP:0x0 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xb004 npc_out:0x78e6 E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xb004 npc_out:0x78e6 E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9ed2 VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9ed2 VSR2:0x9ed2 enable_writeback_status:0x1 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x612d pcout:0x612d dr:0x6 sr1:0x3 sr2:0x7 IR_Exec:0x9cff NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x612d pcout:0x612d dr:0x6 sr1:0x3 sr2:0x7 IR_Exec:0x9cff NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3171.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3172.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e7 pc:0x78e6 instrmem_rd:0x1 ACTUAL: npc:0x78e7 pc:0x78e6 instrmem_rd:0x1 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xb004 psr:0x4 IR_Exec:0x9cff Instr_dout:0x907f NZP:0x0 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x907f npc_out:0x78e7 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x907f npc_out:0x78e7 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x1f8f VSR2:0x1f8f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x1f8f VSR2:0x1f8f enable_writeback_status:0x0 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x78e9 pcout:0x78e9 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb004 NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x78e9 pcout:0x78e9 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0xb004 NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3182.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e8 pc:0x78e7 instrmem_rd:0x1 ACTUAL: npc:0x78e8 pc:0x78e7 instrmem_rd:0x0 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x78e9 DMem_rd:0x1 DMem_din:0x0000 memout:0x9ed2 ACTUAL: DMem_addr:0x78e9 DMem_rd:0x1 DMem_din:0x0000 memout:0x9ed2 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x907f psr:0x1 IR_Exec:0xb004 Instr_dout:0x5f47 NZP:0x0 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x0 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x78e9 pcout:0x78e9 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb004 NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x78e9 pcout:0x78e9 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb004 NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 
# UVM_INFO @ 3191.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3192.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e8 pc:0x78e7 instrmem_rd:0x0 ACTUAL: npc:0x78e8 pc:0x78e7 instrmem_rd:0x0 
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x78e9 DMem_rd:0x0 DMem_din:0x1f8f memout:0x3c85 ACTUAL: DMem_addr:0x3c85 DMem_rd:0x0 DMem_din:0x1f8f memout:0x3c85 
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x907f psr:0x1 IR_Exec:0xb004 Instr_dout:0x5f47 NZP:0x0 
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x0 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x78e9 pcout:0x78e9 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb004 NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x78e9 pcout:0x78e9 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb004 NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3202.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e8 pc:0x78e7 instrmem_rd:0x0 ACTUAL: npc:0x78e8 pc:0x78e7 instrmem_rd:0x1 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x907f psr:0x1 IR_Exec:0xb004 Instr_dout:0x5f47 NZP:0x0 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5f47 npc_out:0x78e8 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5f47 npc_out:0x78e8 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x1f8f VSR2:0x9ed2 enable_writeback_status:0x1 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe070 pcout:0xe070 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x907f NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe070 pcout:0xe070 dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x907f NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3211.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3212.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78e9 pc:0x78e8 instrmem_rd:0x1 ACTUAL: npc:0x78e9 pc:0x78e8 instrmem_rd:0x1 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5f47 psr:0x1 IR_Exec:0x907f Instr_dout:0x5281 NZP:0x0 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5281 npc_out:0x78e9 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5281 npc_out:0x78e9 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe070 VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe070 VSR2:0x9ed2 enable_writeback_status:0x1 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8050 pcout:0x8050 dr:0x7 sr1:0x5 sr2:0x7 IR_Exec:0x5f47 NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8050 pcout:0x8050 dr:0x7 sr1:0x5 sr2:0x7 IR_Exec:0x5f47 NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3222.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78ea pc:0x78e9 instrmem_rd:0x1 ACTUAL: npc:0x78ea pc:0x78e9 instrmem_rd:0x1 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5281 psr:0x4 IR_Exec:0x5f47 Instr_dout:0x997f NZP:0x0 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x997f npc_out:0x78ea E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x997f npc_out:0x78ea E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9ed2 VSR2:0x1f8f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9ed2 VSR2:0x1f8f enable_writeback_status:0x1 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1e82 pcout:0x1e82 dr:0x1 sr1:0x2 sr2:0x1 IR_Exec:0x5281 NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1e82 pcout:0x1e82 dr:0x1 sr1:0x2 sr2:0x1 IR_Exec:0x5281 NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 
# UVM_INFO @ 3231.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3232.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78eb pc:0x78ea instrmem_rd:0x1 ACTUAL: npc:0x78eb pc:0x78ea instrmem_rd:0x1 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x997f psr:0x4 IR_Exec:0x5281 Instr_dout:0x53ba NZP:0x0 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x53ba npc_out:0x78eb E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x53ba npc_out:0x78eb E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xe070 VSR2:0x8050 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xe070 VSR2:0x8050 enable_writeback_status:0x1 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f8f pcout:0x1f8f dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0x8050 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x1f8f pcout:0x1f8f dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0x8050 enable_execute_out:0x0 
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3242.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78ec pc:0x78eb instrmem_rd:0x1 ACTUAL: npc:0x78ec pc:0x78eb instrmem_rd:0x1 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x53ba psr:0x1 IR_Exec:0x997f Instr_dout:0x1086 NZP:0x0 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1086 npc_out:0x78ec E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1086 npc_out:0x78ec E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x612d VSR2:0x9ed2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x612d VSR2:0x9ed2 enable_writeback_status:0x1 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6128 pcout:0x6128 dr:0x1 sr1:0x6 sr2:0x2 IR_Exec:0x53ba NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6128 pcout:0x6128 dr:0x1 sr1:0x6 sr2:0x2 IR_Exec:0x53ba NZP:0x0 M_Data:0x9ed2 enable_execute_out:0x0 
# UVM_INFO @ 3251.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3252.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78ed pc:0x78ec instrmem_rd:0x1 ACTUAL: npc:0x78ed pc:0x78ec instrmem_rd:0x1 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1086 psr:0x1 IR_Exec:0x53ba Instr_dout:0x1ffc NZP:0x0 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1ffc npc_out:0x78ed E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1ffc npc_out:0x78ed E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x9ed2 VSR2:0x612d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x9ed2 VSR2:0x612d enable_writeback_status:0x1 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x2 sr2:0x6 IR_Exec:0x1086 NZP:0x0 M_Data:0x612d enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x2 sr2:0x6 IR_Exec:0x1086 NZP:0x0 M_Data:0x612d enable_execute_out:0x0 
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3262.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78ee pc:0x78ed instrmem_rd:0x1 ACTUAL: npc:0x78ee pc:0x78ed instrmem_rd:0x1 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1ffc psr:0x1 IR_Exec:0x1086 Instr_dout:0x9a3f NZP:0x0 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9a3f npc_out:0x78ee E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9a3f npc_out:0x78ee E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8050 VSR2:0x1f8f enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8050 VSR2:0x1f8f enable_writeback_status:0x1 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x804c pcout:0x804c dr:0x7 sr1:0x7 sr2:0x4 IR_Exec:0x1ffc NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x804c pcout:0x804c dr:0x7 sr1:0x7 sr2:0x4 IR_Exec:0x1ffc NZP:0x0 M_Data:0x1f8f enable_execute_out:0x0 
# UVM_INFO @ 3271.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3272.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78ef pc:0x78ee instrmem_rd:0x1 ACTUAL: npc:0x78ef pc:0x78ee instrmem_rd:0x1 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9a3f psr:0x4 IR_Exec:0x1ffc Instr_dout:0x98bf NZP:0x0 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x98bf npc_out:0x78ef E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x98bf npc_out:0x78ef E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x8050 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x8050 enable_writeback_status:0x1 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0x9a3f NZP:0x0 M_Data:0x8050 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0x9a3f NZP:0x0 M_Data:0x8050 enable_execute_out:0x0 
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3282.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f0 pc:0x78ef instrmem_rd:0x1 ACTUAL: npc:0x78f0 pc:0x78ef instrmem_rd:0x1 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x98bf psr:0x4 IR_Exec:0x9a3f Instr_dout:0x9dbf NZP:0x0 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9dbf npc_out:0x78f0 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9dbf npc_out:0x78f0 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x9ed2 VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x9ed2 VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x612d pcout:0x612d dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x612d pcout:0x612d dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3291.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3292.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f1 pc:0x78f0 instrmem_rd:0x1 ACTUAL: npc:0x78f1 pc:0x78f0 instrmem_rd:0x1 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9dbf psr:0x2 IR_Exec:0x98bf Instr_dout:0x5937 NZP:0x0 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5937 npc_out:0x78f1 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5937 npc_out:0x78f1 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x612d VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x612d VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ed2 pcout:0x9ed2 dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0x9dbf NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9ed2 pcout:0x9ed2 dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0x9dbf NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3302.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f2 pc:0x78f1 instrmem_rd:0x1 ACTUAL: npc:0x78f2 pc:0x78f1 instrmem_rd:0x1 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5937 psr:0x1 IR_Exec:0x9dbf Instr_dout:0xa6aa NZP:0x0 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xa6aa npc_out:0x78f2 E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xa6aa npc_out:0x78f2 E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x612d VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x612d VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6125 pcout:0x6125 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x5937 NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6125 pcout:0x6125 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x5937 NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3311.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3312.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f3 pc:0x78f2 instrmem_rd:0x1 ACTUAL: npc:0x78f3 pc:0x78f2 instrmem_rd:0x1 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xa6aa psr:0x4 IR_Exec:0x5937 Instr_dout:0x9b7f NZP:0x0 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9b7f npc_out:0x78f3 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9b7f npc_out:0x78f3 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x9ed2 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x9ed2 VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x799b pcout:0x799b dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0xa6aa NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x799b pcout:0x799b dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0xa6aa NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3322.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f4 pc:0x78f3 instrmem_rd:0x1 ACTUAL: npc:0x78f4 pc:0x78f3 instrmem_rd:0x0 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x799b DMem_rd:0x1 DMem_din:0x0000 memout:0x3c85 ACTUAL: DMem_addr:0x799b DMem_rd:0x1 DMem_din:0x0000 memout:0x3c85 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9b7f psr:0x1 IR_Exec:0xa6aa Instr_dout:0x9aff NZP:0x0 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x804c enable_writeback_status:0x0 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x799b pcout:0x799b dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0xa6aa NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x799b pcout:0x799b dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0xa6aa NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3331.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3332.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f4 pc:0x78f3 instrmem_rd:0x0 ACTUAL: npc:0x78f4 pc:0x78f3 instrmem_rd:0x0 
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x799b DMem_rd:0x1 DMem_din:0x0000 memout:0x7e07 ACTUAL: DMem_addr:0x7e07 DMem_rd:0x1 DMem_din:0x0000 memout:0x7e07 
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9b7f psr:0x1 IR_Exec:0xa6aa Instr_dout:0x9aff NZP:0x0 
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x799b pcout:0x799b dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0xa6aa NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x799b pcout:0x799b dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0xa6aa NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3342.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f4 pc:0x78f3 instrmem_rd:0x0 ACTUAL: npc:0x78f4 pc:0x78f3 instrmem_rd:0x1 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9b7f psr:0x1 IR_Exec:0xa6aa Instr_dout:0x9aff NZP:0x0 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9aff npc_out:0x78f4 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9aff npc_out:0x78f4 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x5 sr2:0x7 IR_Exec:0x9b7f NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x5 sr2:0x7 IR_Exec:0x9b7f NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3351.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3352.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f5 pc:0x78f4 instrmem_rd:0x1 ACTUAL: npc:0x78f5 pc:0x78f4 instrmem_rd:0x1 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9aff psr:0x1 IR_Exec:0x9b7f Instr_dout:0x12fd NZP:0x0 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x12fd npc_out:0x78f5 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x12fd npc_out:0x78f5 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x73aa VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x73aa VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c55 pcout:0x8c55 dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x9aff NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c55 pcout:0x8c55 dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x9aff NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3362.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f6 pc:0x78f5 instrmem_rd:0x1 ACTUAL: npc:0x78f6 pc:0x78f5 instrmem_rd:0x1 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x12fd psr:0x4 IR_Exec:0x9aff Instr_dout:0x957f NZP:0x0 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x957f npc_out:0x78f6 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x957f npc_out:0x78f6 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x73aa VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x73aa VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x73a7 pcout:0x73a7 dr:0x1 sr1:0x3 sr2:0x5 IR_Exec:0x12fd NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x73a7 pcout:0x73a7 dr:0x1 sr1:0x3 sr2:0x5 IR_Exec:0x12fd NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3371.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3372.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f7 pc:0x78f6 instrmem_rd:0x1 ACTUAL: npc:0x78f7 pc:0x78f6 instrmem_rd:0x1 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x957f psr:0x4 IR_Exec:0x12fd Instr_dout:0x5529 NZP:0x0 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5529 npc_out:0x78f7 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5529 npc_out:0x78f7 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8c55 VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8c55 VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x73aa pcout:0x73aa dr:0x2 sr1:0x5 sr2:0x7 IR_Exec:0x957f NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x73aa pcout:0x73aa dr:0x2 sr1:0x5 sr2:0x7 IR_Exec:0x957f NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3382.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f8 pc:0x78f7 instrmem_rd:0x1 ACTUAL: npc:0x78f8 pc:0x78f7 instrmem_rd:0x1 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5529 psr:0x1 IR_Exec:0x957f Instr_dout:0x1aa7 NZP:0x0 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1aa7 npc_out:0x78f8 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1aa7 npc_out:0x78f8 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6125 VSR2:0x73a7 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6125 VSR2:0x73a7 enable_writeback_status:0x1 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x2 sr1:0x4 sr2:0x1 IR_Exec:0x5529 NZP:0x0 M_Data:0x73a7 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x2 sr1:0x4 sr2:0x1 IR_Exec:0x5529 NZP:0x0 M_Data:0x73a7 enable_execute_out:0x0 
# UVM_INFO @ 3391.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3392.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78f9 pc:0x78f8 instrmem_rd:0x1 ACTUAL: npc:0x78f9 pc:0x78f8 instrmem_rd:0x1 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1aa7 psr:0x1 IR_Exec:0x5529 Instr_dout:0x1c04 NZP:0x0 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1c04 npc_out:0x78f9 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1c04 npc_out:0x78f9 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x73aa VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x73aa VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x1aa7 NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x1aa7 NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3402.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78fa pc:0x78f9 instrmem_rd:0x1 ACTUAL: npc:0x78fa pc:0x78f9 instrmem_rd:0x1 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1c04 psr:0x1 IR_Exec:0x1aa7 Instr_dout:0xab8d NZP:0x0 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xab8d npc_out:0x78fa E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xab8d npc_out:0x78fa E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x6125 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x6125 enable_writeback_status:0x1 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6124 pcout:0x6124 dr:0x6 sr1:0x0 sr2:0x4 IR_Exec:0x1c04 NZP:0x0 M_Data:0x6125 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6124 pcout:0x6124 dr:0x6 sr1:0x0 sr2:0x4 IR_Exec:0x1c04 NZP:0x0 M_Data:0x6125 enable_execute_out:0x0 
# UVM_INFO @ 3411.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3412.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78fb pc:0x78fa instrmem_rd:0x1 ACTUAL: npc:0x78fb pc:0x78fa instrmem_rd:0x1 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xab8d psr:0x1 IR_Exec:0x1c04 Instr_dout:0x963f NZP:0x0 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x963f npc_out:0x78fb E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x963f npc_out:0x78fb E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x9ed2 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x9ed2 VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7886 pcout:0x7886 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0xab8d NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7886 pcout:0x7886 dr:0x5 sr1:0x6 sr2:0x0 IR_Exec:0xab8d NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3422.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78fc pc:0x78fb instrmem_rd:0x1 ACTUAL: npc:0x78fc pc:0x78fb instrmem_rd:0x0 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7886 DMem_rd:0x1 DMem_din:0x0000 memout:0x73aa ACTUAL: DMem_addr:0x7886 DMem_rd:0x1 DMem_din:0x0000 memout:0x73aa 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x963f psr:0x1 IR_Exec:0xab8d Instr_dout:0x9a7f NZP:0x0 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x804c enable_writeback_status:0x0 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7886 pcout:0x7886 dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0xab8d NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7886 pcout:0x7886 dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0xab8d NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3431.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3432.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78fc pc:0x78fb instrmem_rd:0x0 ACTUAL: npc:0x78fc pc:0x78fb instrmem_rd:0x0 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7886 DMem_rd:0x1 DMem_din:0x0000 memout:0x1a5a ACTUAL: DMem_addr:0x1a5a DMem_rd:0x1 DMem_din:0x0000 memout:0x1a5a 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x963f psr:0x1 IR_Exec:0xab8d Instr_dout:0x9a7f NZP:0x0 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7886 pcout:0x7886 dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0xab8d NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7886 pcout:0x7886 dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0xab8d NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3442.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78fc pc:0x78fb instrmem_rd:0x0 ACTUAL: npc:0x78fc pc:0x78fb instrmem_rd:0x1 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x963f psr:0x1 IR_Exec:0xab8d Instr_dout:0x9a7f NZP:0x0 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9a7f npc_out:0x78fc E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9a7f npc_out:0x78fc E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3451.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3452.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78fd pc:0x78fc instrmem_rd:0x1 ACTUAL: npc:0x78fd pc:0x78fc instrmem_rd:0x1 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9a7f psr:0x1 IR_Exec:0x963f Instr_dout:0x5745 NZP:0x0 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5745 npc_out:0x78fd E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5745 npc_out:0x78fd E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x73a7 VSR2:0x804c enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x73a7 VSR2:0x804c enable_writeback_status:0x1 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c58 pcout:0x8c58 dr:0x5 sr1:0x1 sr2:0x7 IR_Exec:0x9a7f NZP:0x0 M_Data:0x804c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c58 pcout:0x8c58 dr:0x5 sr1:0x1 sr2:0x7 IR_Exec:0x9a7f NZP:0x0 M_Data:0x804c enable_execute_out:0x0 
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3462.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78fe pc:0x78fd instrmem_rd:0x1 ACTUAL: npc:0x78fe pc:0x78fd instrmem_rd:0x1 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5745 psr:0x2 IR_Exec:0x9a7f Instr_dout:0x1fc6 NZP:0x0 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1fc6 npc_out:0x78fe E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1fc6 npc_out:0x78fe E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x2af3 VSR2:0x2af3 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x2af3 VSR2:0x2af3 enable_writeback_status:0x1 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c58 pcout:0x8c58 dr:0x3 sr1:0x5 sr2:0x5 IR_Exec:0x5745 NZP:0x0 M_Data:0x8c58 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c58 pcout:0x8c58 dr:0x3 sr1:0x5 sr2:0x5 IR_Exec:0x5745 NZP:0x0 M_Data:0x8c58 enable_execute_out:0x0 
# UVM_INFO @ 3471.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3472.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x78ff pc:0x78fe instrmem_rd:0x1 ACTUAL: npc:0x78ff pc:0x78fe instrmem_rd:0x1 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1fc6 psr:0x4 IR_Exec:0x5745 Instr_dout:0x13e6 NZP:0x0 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x13e6 npc_out:0x78ff E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x13e6 npc_out:0x78ff E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x804c VSR2:0x6124 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x804c VSR2:0x6124 enable_writeback_status:0x1 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe170 pcout:0xe170 dr:0x7 sr1:0x7 sr2:0x6 IR_Exec:0x1fc6 NZP:0x0 M_Data:0x6124 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe170 pcout:0xe170 dr:0x7 sr1:0x7 sr2:0x6 IR_Exec:0x1fc6 NZP:0x0 M_Data:0x6124 enable_execute_out:0x0 
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3482.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7900 pc:0x78ff instrmem_rd:0x1 ACTUAL: npc:0x7900 pc:0x78ff instrmem_rd:0x1 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x13e6 psr:0x4 IR_Exec:0x1fc6 Instr_dout:0x1d70 NZP:0x0 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1d70 npc_out:0x7900 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1d70 npc_out:0x7900 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x804c VSR2:0x6124 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x804c VSR2:0x6124 enable_writeback_status:0x1 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe176 pcout:0xe176 dr:0x1 sr1:0x7 sr2:0x6 IR_Exec:0x13e6 NZP:0x0 M_Data:0x6124 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe176 pcout:0xe176 dr:0x1 sr1:0x7 sr2:0x6 IR_Exec:0x13e6 NZP:0x0 M_Data:0x6124 enable_execute_out:0x0 
# UVM_INFO @ 3491.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3492.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7901 pc:0x7900 instrmem_rd:0x1 ACTUAL: npc:0x7901 pc:0x7900 instrmem_rd:0x1 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1d70 psr:0x4 IR_Exec:0x13e6 Instr_dout:0x9cbf NZP:0x0 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9cbf npc_out:0x7901 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9cbf npc_out:0x7901 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8c58 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8c58 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c48 pcout:0x8c48 dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0x1d70 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c48 pcout:0x8c48 dr:0x6 sr1:0x5 sr2:0x0 IR_Exec:0x1d70 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3502.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7902 pc:0x7901 instrmem_rd:0x1 ACTUAL: npc:0x7902 pc:0x7901 instrmem_rd:0x1 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9cbf psr:0x4 IR_Exec:0x1d70 Instr_dout:0x72eb NZP:0x0 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x72eb npc_out:0x7902 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x72eb npc_out:0x7902 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0xe170 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0xe170 enable_writeback_status:0x1 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x9cbf NZP:0x0 M_Data:0xe170 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x9cbf NZP:0x0 M_Data:0xe170 enable_execute_out:0x0 
# UVM_INFO @ 3511.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3512.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7903 pc:0x7902 instrmem_rd:0x1 ACTUAL: npc:0x7903 pc:0x7902 instrmem_rd:0x1 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x72eb psr:0x4 IR_Exec:0x9cbf Instr_dout:0x1ac7 NZP:0x0 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1ac7 npc_out:0x7903 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1ac7 npc_out:0x7903 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8c58 VSR2:0xe176 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8c58 VSR2:0xe176 enable_writeback_status:0x0 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c43 pcout:0x8c43 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0x72eb NZP:0x0 M_Data:0xe176 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c43 pcout:0x8c43 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0x72eb NZP:0x0 M_Data:0xe176 enable_execute_out:0x0 
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3522.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7904 pc:0x7903 instrmem_rd:0x1 ACTUAL: npc:0x7904 pc:0x7903 instrmem_rd:0x0 
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x8c43 DMem_rd:0x0 DMem_din:0xe176 memout:0x2af3 ACTUAL: DMem_addr:0x8c43 DMem_rd:0x0 DMem_din:0xe176 memout:0x2af3 
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1ac7 psr:0x4 IR_Exec:0x72eb Instr_dout:0x5786 NZP:0x0 
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8c58 VSR2:0xe170 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8c58 VSR2:0xe170 enable_writeback_status:0x0 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c43 pcout:0x8c43 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x72eb NZP:0x0 M_Data:0xe176 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8c43 pcout:0x8c43 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x72eb NZP:0x0 M_Data:0xe176 enable_execute_out:0x0 
# UVM_INFO @ 3531.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3532.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7904 pc:0x7903 instrmem_rd:0x0 ACTUAL: npc:0x7904 pc:0x7903 instrmem_rd:0x1 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1ac7 psr:0x4 IR_Exec:0x72eb Instr_dout:0x5786 NZP:0x0 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5786 npc_out:0x7904 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5786 npc_out:0x7904 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x8c58 VSR2:0xe170 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x8c58 VSR2:0xe170 enable_writeback_status:0x1 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6dc8 pcout:0x6dc8 dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x1ac7 NZP:0x0 M_Data:0xe170 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6dc8 pcout:0x6dc8 dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x1ac7 NZP:0x0 M_Data:0xe170 enable_execute_out:0x0 
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3542.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7905 pc:0x7904 instrmem_rd:0x1 ACTUAL: npc:0x7905 pc:0x7904 instrmem_rd:0x1 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5786 psr:0x4 IR_Exec:0x1ac7 Instr_dout:0x55c5 NZP:0x0 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x55c5 npc_out:0x7905 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x55c5 npc_out:0x7905 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffe VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffe VSR2:0xfffe enable_writeback_status:0x1 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x3 sr1:0x6 sr2:0x6 IR_Exec:0x5786 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x3 sr1:0x6 sr2:0x6 IR_Exec:0x5786 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 3551.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3552.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7906 pc:0x7905 instrmem_rd:0x1 ACTUAL: npc:0x7906 pc:0x7905 instrmem_rd:0x1 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x55c5 psr:0x1 IR_Exec:0x5786 Instr_dout:0xedb4 NZP:0x0 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xedb4 npc_out:0x7906 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xedb4 npc_out:0x7906 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xe170 VSR2:0x6dc8 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xe170 VSR2:0x6dc8 enable_writeback_status:0x1 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6140 pcout:0x6140 dr:0x2 sr1:0x7 sr2:0x5 IR_Exec:0x55c5 NZP:0x0 M_Data:0x6dc8 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6140 pcout:0x6140 dr:0x2 sr1:0x7 sr2:0x5 IR_Exec:0x55c5 NZP:0x0 M_Data:0x6dc8 enable_execute_out:0x0 
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3562.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7907 pc:0x7906 instrmem_rd:0x1 ACTUAL: npc:0x7907 pc:0x7906 instrmem_rd:0x1 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xedb4 psr:0x4 IR_Exec:0x55c5 Instr_dout:0x93bf NZP:0x0 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x93bf npc_out:0x7907 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x93bf npc_out:0x7907 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffe VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffe VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x78b9 pcout:0x78b9 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xedb4 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x78b9 pcout:0x78b9 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0xedb4 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3571.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3572.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7908 pc:0x7907 instrmem_rd:0x1 ACTUAL: npc:0x7908 pc:0x7907 instrmem_rd:0x1 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x93bf psr:0x1 IR_Exec:0xedb4 Instr_dout:0x58f1 NZP:0x0 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x58f1 npc_out:0x7908 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x58f1 npc_out:0x7908 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffe VSR2:0xe170 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffe VSR2:0xe170 enable_writeback_status:0x1 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8746 pcout:0x8746 dr:0x1 sr1:0x6 sr2:0x7 IR_Exec:0x93bf NZP:0x0 M_Data:0xe170 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8746 pcout:0x8746 dr:0x1 sr1:0x6 sr2:0x7 IR_Exec:0x93bf NZP:0x0 M_Data:0xe170 enable_execute_out:0x0 
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3582.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7909 pc:0x7908 instrmem_rd:0x1 ACTUAL: npc:0x7909 pc:0x7908 instrmem_rd:0x1 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x58f1 psr:0x1 IR_Exec:0x93bf Instr_dout:0x5b41 NZP:0x0 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5b41 npc_out:0x7909 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5b41 npc_out:0x7909 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0xe176 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0xe176 enable_writeback_status:0x1 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff0 pcout:0xfff0 dr:0x4 sr1:0x3 sr2:0x1 IR_Exec:0x58f1 NZP:0x0 M_Data:0xe176 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff0 pcout:0xfff0 dr:0x4 sr1:0x3 sr2:0x1 IR_Exec:0x58f1 NZP:0x0 M_Data:0xe176 enable_execute_out:0x0 
# UVM_INFO @ 3591.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3592.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x790a pc:0x7909 instrmem_rd:0x1 ACTUAL: npc:0x790a pc:0x7909 instrmem_rd:0x1 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5b41 psr:0x4 IR_Exec:0x58f1 Instr_dout:0xae9c NZP:0x0 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xae9c npc_out:0x790a E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xae9c npc_out:0x790a E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6dc8 VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6dc8 VSR2:0x8746 enable_writeback_status:0x1 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0540 pcout:0x0540 dr:0x5 sr1:0x5 sr2:0x1 IR_Exec:0x5b41 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0540 pcout:0x0540 dr:0x5 sr1:0x5 sr2:0x1 IR_Exec:0x5b41 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3602.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x790b pc:0x790a instrmem_rd:0x1 ACTUAL: npc:0x790b pc:0x790a instrmem_rd:0x1 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xae9c psr:0x4 IR_Exec:0x5b41 Instr_dout:0x1f81 NZP:0x0 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1f81 npc_out:0x790b E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1f81 npc_out:0x790b E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6140 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6140 VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79a5 pcout:0x79a5 dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0xae9c NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79a5 pcout:0x79a5 dr:0x7 sr1:0x2 sr2:0x0 IR_Exec:0xae9c NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3611.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3612.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x790c pc:0x790b instrmem_rd:0x1 ACTUAL: npc:0x790c pc:0x790b instrmem_rd:0x0 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x79a5 DMem_rd:0x1 DMem_din:0x0000 memout:0x2af3 ACTUAL: DMem_addr:0x79a5 DMem_rd:0x1 DMem_din:0x0000 memout:0x2af3 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1f81 psr:0x1 IR_Exec:0xae9c Instr_dout:0x1621 NZP:0x0 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x78b9 VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x78b9 VSR2:0x8746 enable_writeback_status:0x0 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79a5 pcout:0x79a5 dr:0x7 sr1:0x6 sr2:0x1 IR_Exec:0xae9c NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79a5 pcout:0x79a5 dr:0x7 sr1:0x6 sr2:0x1 IR_Exec:0xae9c NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3622.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x790c pc:0x790b instrmem_rd:0x0 ACTUAL: npc:0x790c pc:0x790b instrmem_rd:0x0 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x79a5 DMem_rd:0x1 DMem_din:0x0000 memout:0x9c11 ACTUAL: DMem_addr:0x9c11 DMem_rd:0x1 DMem_din:0x0000 memout:0x9c11 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1f81 psr:0x1 IR_Exec:0xae9c Instr_dout:0x1621 NZP:0x0 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x78b9 VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x78b9 VSR2:0x8746 enable_writeback_status:0x1 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79a5 pcout:0x79a5 dr:0x7 sr1:0x6 sr2:0x1 IR_Exec:0xae9c NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79a5 pcout:0x79a5 dr:0x7 sr1:0x6 sr2:0x1 IR_Exec:0xae9c NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3631.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3632.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x790c pc:0x790b instrmem_rd:0x0 ACTUAL: npc:0x790c pc:0x790b instrmem_rd:0x1 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1f81 psr:0x1 IR_Exec:0xae9c Instr_dout:0x1621 NZP:0x0 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1621 npc_out:0x790c E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1621 npc_out:0x790c E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x78b9 VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x78b9 VSR2:0x8746 enable_writeback_status:0x1 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x7 sr1:0x6 sr2:0x1 IR_Exec:0x1f81 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x7 sr1:0x6 sr2:0x1 IR_Exec:0x1f81 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3642.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x790d pc:0x790c instrmem_rd:0x1 ACTUAL: npc:0x790d pc:0x790c instrmem_rd:0x1 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1621 psr:0x1 IR_Exec:0x1f81 Instr_dout:0x947f NZP:0x0 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x947f npc_out:0x790d E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x947f npc_out:0x790d E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x8746 enable_writeback_status:0x1 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x0 sr2:0x1 IR_Exec:0x1621 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x0 sr2:0x1 IR_Exec:0x1621 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 
# UVM_INFO @ 3651.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3652.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x790e pc:0x790d instrmem_rd:0x1 ACTUAL: npc:0x790e pc:0x790d instrmem_rd:0x1 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x947f psr:0x4 IR_Exec:0x1621 Instr_dout:0x7a06 NZP:0x0 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7a06 npc_out:0x790e E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7a06 npc_out:0x790e E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x8746 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x8746 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78b9 pcout:0x78b9 dr:0x2 sr1:0x1 sr2:0x7 IR_Exec:0x947f NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78b9 pcout:0x78b9 dr:0x2 sr1:0x1 sr2:0x7 IR_Exec:0x947f NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3662.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x790f pc:0x790e instrmem_rd:0x1 ACTUAL: npc:0x790f pc:0x790e instrmem_rd:0x1 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7a06 psr:0x2 IR_Exec:0x947f Instr_dout:0x5906 NZP:0x0 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5906 npc_out:0x790f E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5906 npc_out:0x790f E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0540 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0540 enable_writeback_status:0x0 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x7a06 NZP:0x0 M_Data:0x0540 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x7a06 NZP:0x0 M_Data:0x0540 enable_execute_out:0x0 
# UVM_INFO @ 3671.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3672.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7910 pc:0x790f instrmem_rd:0x1 ACTUAL: npc:0x7910 pc:0x790f instrmem_rd:0x0 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0005 DMem_rd:0x0 DMem_din:0x0540 memout:0x32f6 ACTUAL: DMem_addr:0x0005 DMem_rd:0x0 DMem_din:0x0540 memout:0x32f6 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5906 psr:0x1 IR_Exec:0x7a06 Instr_dout:0x9dbf NZP:0x0 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff0 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff0 VSR2:0x78b9 enable_writeback_status:0x0 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0x7a06 NZP:0x0 M_Data:0x0540 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x0 sr1:0x4 sr2:0x6 IR_Exec:0x7a06 NZP:0x0 M_Data:0x0540 enable_execute_out:0x0 
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3682.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7910 pc:0x790f instrmem_rd:0x0 ACTUAL: npc:0x7910 pc:0x790f instrmem_rd:0x1 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5906 psr:0x1 IR_Exec:0x7a06 Instr_dout:0x9dbf NZP:0x0 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9dbf npc_out:0x7910 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9dbf npc_out:0x7910 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff0 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff0 VSR2:0x78b9 enable_writeback_status:0x1 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78b0 pcout:0x78b0 dr:0x4 sr1:0x4 sr2:0x6 IR_Exec:0x5906 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78b0 pcout:0x78b0 dr:0x4 sr1:0x4 sr2:0x6 IR_Exec:0x5906 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_INFO @ 3691.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3692.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7911 pc:0x7910 instrmem_rd:0x1 ACTUAL: npc:0x7911 pc:0x7910 instrmem_rd:0x1 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9dbf psr:0x1 IR_Exec:0x5906 Instr_dout:0x59c2 NZP:0x0 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x59c2 npc_out:0x7911 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x59c2 npc_out:0x7911 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x78b9 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x78b9 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8746 pcout:0x8746 dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0x9dbf NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8746 pcout:0x8746 dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0x9dbf NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3702.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7912 pc:0x7911 instrmem_rd:0x1 ACTUAL: npc:0x7912 pc:0x7911 instrmem_rd:0x1 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x59c2 psr:0x1 IR_Exec:0x9dbf Instr_dout:0xbfef NZP:0x0 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xbfef npc_out:0x7912 E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xbfef npc_out:0x7912 E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x78b9 enable_writeback_status:0x1 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78b9 pcout:0x78b9 dr:0x4 sr1:0x7 sr2:0x2 IR_Exec:0x59c2 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78b9 pcout:0x78b9 dr:0x4 sr1:0x7 sr2:0x2 IR_Exec:0x59c2 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_INFO @ 3711.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3712.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7913 pc:0x7912 instrmem_rd:0x1 ACTUAL: npc:0x7913 pc:0x7912 instrmem_rd:0x1 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xbfef psr:0x4 IR_Exec:0x59c2 Instr_dout:0x1fe1 NZP:0x0 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1fe1 npc_out:0x7913 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1fe1 npc_out:0x7913 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x7900 pcout:0x7900 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xbfef NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x7900 pcout:0x7900 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xbfef NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3722.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7914 pc:0x7913 instrmem_rd:0x1 ACTUAL: npc:0x7914 pc:0x7913 instrmem_rd:0x0 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7900 DMem_rd:0x1 DMem_din:0x0000 memout:0x32f6 ACTUAL: DMem_addr:0x7900 DMem_rd:0x1 DMem_din:0x0000 memout:0x32f6 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1fe1 psr:0x1 IR_Exec:0xbfef Instr_dout:0x5984 NZP:0x0 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x8746 enable_writeback_status:0x0 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x7900 pcout:0x7900 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0xbfef NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x7900 pcout:0x7900 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0xbfef NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3731.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3732.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7914 pc:0x7913 instrmem_rd:0x0 ACTUAL: npc:0x7914 pc:0x7913 instrmem_rd:0x0 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7900 DMem_rd:0x0 DMem_din:0xffff memout:0x0da0 ACTUAL: DMem_addr:0x0da0 DMem_rd:0x0 DMem_din:0xffff memout:0x0da0 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1fe1 psr:0x1 IR_Exec:0xbfef Instr_dout:0x5984 NZP:0x0 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x8746 enable_writeback_status:0x0 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x7900 pcout:0x7900 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0xbfef NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x7900 pcout:0x7900 dr:0x0 sr1:0x7 sr2:0x1 IR_Exec:0xbfef NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3742.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7914 pc:0x7913 instrmem_rd:0x0 ACTUAL: npc:0x7914 pc:0x7913 instrmem_rd:0x1 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1fe1 psr:0x1 IR_Exec:0xbfef Instr_dout:0x5984 NZP:0x0 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5984 npc_out:0x7914 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5984 npc_out:0x7914 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x8746 enable_writeback_status:0x1 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x7 sr2:0x1 IR_Exec:0x1fe1 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x7 sr2:0x1 IR_Exec:0x1fe1 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 
# UVM_INFO @ 3751.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3752.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7915 pc:0x7914 instrmem_rd:0x1 ACTUAL: npc:0x7915 pc:0x7914 instrmem_rd:0x1 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5984 psr:0x1 IR_Exec:0x1fe1 Instr_dout:0x5085 NZP:0x0 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5085 npc_out:0x7915 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5085 npc_out:0x7915 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x8746 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x8746 VSR2:0x78b9 enable_writeback_status:0x1 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x6 sr2:0x4 IR_Exec:0x5984 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x6 sr2:0x4 IR_Exec:0x5984 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3762.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7916 pc:0x7915 instrmem_rd:0x1 ACTUAL: npc:0x7916 pc:0x7915 instrmem_rd:0x1 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5085 psr:0x2 IR_Exec:0x5984 Instr_dout:0x74f5 NZP:0x0 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x74f5 npc_out:0x7916 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x74f5 npc_out:0x7916 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x78b9 VSR2:0x0540 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x78b9 VSR2:0x0540 enable_writeback_status:0x1 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x5085 NZP:0x0 M_Data:0x0540 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x5085 NZP:0x0 M_Data:0x0540 enable_execute_out:0x0 
# UVM_INFO @ 3771.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3772.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7917 pc:0x7916 instrmem_rd:0x1 ACTUAL: npc:0x7917 pc:0x7916 instrmem_rd:0x1 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x74f5 psr:0x2 IR_Exec:0x5085 Instr_dout:0x1a41 NZP:0x0 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1a41 npc_out:0x7917 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1a41 npc_out:0x7917 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x78b9 enable_writeback_status:0x0 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0x74f5 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0x74f5 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3782.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7918 pc:0x7917 instrmem_rd:0x1 ACTUAL: npc:0x7918 pc:0x7917 instrmem_rd:0x0 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xfff5 DMem_rd:0x0 DMem_din:0x78b9 memout:0x0da0 ACTUAL: DMem_addr:0xfff5 DMem_rd:0x0 DMem_din:0x78b9 memout:0x0da0 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1a41 psr:0x2 IR_Exec:0x74f5 Instr_dout:0x5b47 NZP:0x0 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x8746 VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x8746 VSR2:0x8746 enable_writeback_status:0x0 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x74f5 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x74f5 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_INFO @ 3791.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3792.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7918 pc:0x7917 instrmem_rd:0x0 ACTUAL: npc:0x7918 pc:0x7917 instrmem_rd:0x1 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1a41 psr:0x2 IR_Exec:0x74f5 Instr_dout:0x5b47 NZP:0x0 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5b47 npc_out:0x7918 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5b47 npc_out:0x7918 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x8746 VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x8746 VSR2:0x8746 enable_writeback_status:0x1 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0e8c pcout:0x0e8c dr:0x5 sr1:0x1 sr2:0x1 IR_Exec:0x1a41 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0e8c pcout:0x0e8c dr:0x5 sr1:0x1 sr2:0x1 IR_Exec:0x1a41 NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3802.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7919 pc:0x7918 instrmem_rd:0x1 ACTUAL: npc:0x7919 pc:0x7918 instrmem_rd:0x1 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5b47 psr:0x2 IR_Exec:0x1a41 Instr_dout:0x9b3f NZP:0x0 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9b3f npc_out:0x7919 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9b3f npc_out:0x7919 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0540 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0540 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x5 sr2:0x7 IR_Exec:0x5b47 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x5 sr2:0x7 IR_Exec:0x5b47 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3811.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3812.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x791a pc:0x7919 instrmem_rd:0x1 ACTUAL: npc:0x791a pc:0x7919 instrmem_rd:0x1 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9b3f psr:0x1 IR_Exec:0x5b47 Instr_dout:0x7d4e NZP:0x0 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7d4e npc_out:0x791a E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7d4e npc_out:0x791a E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3822.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x791b pc:0x791a instrmem_rd:0x1 ACTUAL: npc:0x791b pc:0x791a instrmem_rd:0x1 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7d4e psr:0x2 IR_Exec:0x9b3f Instr_dout:0x1a00 NZP:0x0 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1a00 npc_out:0x791b E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1a00 npc_out:0x791b E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x8746 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x8746 enable_writeback_status:0x0 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x7d4e NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x0 sr1:0x5 sr2:0x6 IR_Exec:0x7d4e NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 
# UVM_INFO @ 3831.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3832.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x791c pc:0x791b instrmem_rd:0x1 ACTUAL: npc:0x791c pc:0x791b instrmem_rd:0x0 
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x000d DMem_rd:0x0 DMem_din:0x8746 memout:0x0da0 ACTUAL: DMem_addr:0x000d DMem_rd:0x0 DMem_din:0x8746 memout:0x0da0 
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1a00 psr:0x4 IR_Exec:0x7d4e Instr_dout:0x5304 NZP:0x0 
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x7d4e NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x7d4e NZP:0x0 M_Data:0x8746 enable_execute_out:0x0 
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3842.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x791c pc:0x791b instrmem_rd:0x0 ACTUAL: npc:0x791c pc:0x791b instrmem_rd:0x1 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1a00 psr:0x4 IR_Exec:0x7d4e Instr_dout:0x5304 NZP:0x0 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5304 npc_out:0x791c E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5304 npc_out:0x791c E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x1a00 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0x1a00 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3851.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3852.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x791d pc:0x791c instrmem_rd:0x1 ACTUAL: npc:0x791d pc:0x791c instrmem_rd:0x1 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5304 psr:0x4 IR_Exec:0x1a00 Instr_dout:0x5ce2 NZP:0x0 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5ce2 npc_out:0x791d E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5ce2 npc_out:0x791d E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x4 sr2:0x4 IR_Exec:0x5304 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x4 sr2:0x4 IR_Exec:0x5304 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3862.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x791e pc:0x791d instrmem_rd:0x1 ACTUAL: npc:0x791e pc:0x791d instrmem_rd:0x1 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5ce2 psr:0x2 IR_Exec:0x5304 Instr_dout:0x79f6 NZP:0x0 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x79f6 npc_out:0x791e E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x79f6 npc_out:0x791e E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x78b9 enable_writeback_status:0x1 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x3 sr2:0x2 IR_Exec:0x5ce2 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x3 sr2:0x2 IR_Exec:0x5ce2 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_INFO @ 3871.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3872.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x791f pc:0x791e instrmem_rd:0x1 ACTUAL: npc:0x791f pc:0x791e instrmem_rd:0x1 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x79f6 psr:0x2 IR_Exec:0x5ce2 Instr_dout:0x96ff NZP:0x0 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x96ff npc_out:0x791f E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x96ff npc_out:0x791f E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x79f6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x79f6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3882.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7920 pc:0x791f instrmem_rd:0x1 ACTUAL: npc:0x7920 pc:0x791f instrmem_rd:0x0 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xfff6 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0xfff6 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x96ff psr:0x2 IR_Exec:0x79f6 Instr_dout:0x1b28 NZP:0x0 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x79f6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x79f6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3891.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3892.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7920 pc:0x791f instrmem_rd:0x0 ACTUAL: npc:0x7920 pc:0x791f instrmem_rd:0x1 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x96ff psr:0x2 IR_Exec:0x79f6 Instr_dout:0x1b28 NZP:0x0 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1b28 npc_out:0x7920 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1b28 npc_out:0x7920 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x7 IR_Exec:0x96ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x7 IR_Exec:0x96ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3902.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7921 pc:0x7920 instrmem_rd:0x1 ACTUAL: npc:0x7921 pc:0x7920 instrmem_rd:0x1 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1b28 psr:0x2 IR_Exec:0x96ff Instr_dout:0x1e01 NZP:0x0 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1e01 npc_out:0x7921 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1e01 npc_out:0x7921 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x1b28 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x5 sr1:0x4 sr2:0x0 IR_Exec:0x1b28 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3911.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3912.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7922 pc:0x7921 instrmem_rd:0x1 ACTUAL: npc:0x7922 pc:0x7921 instrmem_rd:0x1 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1e01 psr:0x4 IR_Exec:0x1b28 Instr_dout:0xa08b NZP:0x0 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xa08b npc_out:0x7922 E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xa08b npc_out:0x7922 E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x0 sr2:0x1 IR_Exec:0x1e01 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x0 sr2:0x1 IR_Exec:0x1e01 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3922.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7923 pc:0x7922 instrmem_rd:0x1 ACTUAL: npc:0x7923 pc:0x7922 instrmem_rd:0x1 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xa08b psr:0x1 IR_Exec:0x1e01 Instr_dout:0x99ff NZP:0x0 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x99ff npc_out:0x7923 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x99ff npc_out:0x7923 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x78b9 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x78b9 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79ac pcout:0x79ac dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xa08b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79ac pcout:0x79ac dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xa08b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3931.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3932.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7924 pc:0x7923 instrmem_rd:0x1 ACTUAL: npc:0x7924 pc:0x7923 instrmem_rd:0x0 
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x79ac DMem_rd:0x1 DMem_din:0x0000 memout:0x0da0 ACTUAL: DMem_addr:0x79ac DMem_rd:0x1 DMem_din:0x0000 memout:0x0da0 
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x99ff psr:0x2 IR_Exec:0xa08b Instr_dout:0x97ff NZP:0x0 
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79ac pcout:0x79ac dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xa08b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79ac pcout:0x79ac dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xa08b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3942.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7924 pc:0x7923 instrmem_rd:0x0 ACTUAL: npc:0x7924 pc:0x7923 instrmem_rd:0x0 
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x79ac DMem_rd:0x1 DMem_din:0x0000 memout:0x07bc ACTUAL: DMem_addr:0x07bc DMem_rd:0x1 DMem_din:0x0000 memout:0x07bc 
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x99ff psr:0x2 IR_Exec:0xa08b Instr_dout:0x97ff NZP:0x0 
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79ac pcout:0x79ac dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xa08b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x79ac pcout:0x79ac dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xa08b NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3951.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3952.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7924 pc:0x7923 instrmem_rd:0x0 ACTUAL: npc:0x7924 pc:0x7923 instrmem_rd:0x1 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x99ff psr:0x2 IR_Exec:0xa08b Instr_dout:0x97ff NZP:0x0 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x97ff npc_out:0x7924 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x97ff npc_out:0x7924 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3962.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7925 pc:0x7924 instrmem_rd:0x1 ACTUAL: npc:0x7925 pc:0x7924 instrmem_rd:0x1 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x97ff psr:0x1 IR_Exec:0x99ff Instr_dout:0x51c4 NZP:0x0 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51c4 npc_out:0x7925 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51c4 npc_out:0x7925 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3971.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3972.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7926 pc:0x7925 instrmem_rd:0x1 ACTUAL: npc:0x7926 pc:0x7925 instrmem_rd:0x0 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51c4 psr:0x4 IR_Exec:0x97ff Instr_dout:0x0ac1 NZP:0x0 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0ac1 npc_out:0x7926 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0ac1 npc_out:0x7926 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x51c4 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x51c4 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3982.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7926 pc:0x7925 instrmem_rd:0x0 ACTUAL: npc:0x7926 pc:0x7925 instrmem_rd:0x0 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0ac1 psr:0x4 IR_Exec:0x51c4 Instr_dout:0x0ac1 NZP:0x0 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x4fdb enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x4fdb enable_writeback_status:0x0 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x79e6 pcout:0x79e6 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ac1 NZP:0x5 M_Data:0x4fdb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x79e6 pcout:0x79e6 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ac1 NZP:0x5 M_Data:0x4fdb enable_execute_out:0x0 
# UVM_INFO @ 3991.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3992.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7926 pc:0x7925 instrmem_rd:0x0 ACTUAL: npc:0x7926 pc:0x7925 instrmem_rd:0x0 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0ac1 psr:0x2 IR_Exec:0x0ac1 Instr_dout:0x0ac1 NZP:0x5 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x79e6 pcout:0x79e6 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ac1 NZP:0x0 M_Data:0x4fdb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x79e6 pcout:0x79e6 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ac1 NZP:0x0 M_Data:0x4fdb enable_execute_out:0x0 
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4002.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7926 pc:0x7925 instrmem_rd:0x0 ACTUAL: npc:0x7926 pc:0x7925 instrmem_rd:0x1 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0ac1 psr:0x2 IR_Exec:0x0ac1 Instr_dout:0x0ac1 NZP:0x0 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x79e6 pcout:0x79e6 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ac1 NZP:0x0 M_Data:0x4fdb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x79e6 pcout:0x79e6 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ac1 NZP:0x0 M_Data:0x4fdb enable_execute_out:0x0 
# UVM_INFO @ 4011.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4012.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7927 pc:0x7926 instrmem_rd:0x1 ACTUAL: npc:0x7927 pc:0x7926 instrmem_rd:0x1 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0ac1 psr:0x2 IR_Exec:0x0ac1 Instr_dout:0x90bf NZP:0x0 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90bf npc_out:0x7927 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90bf npc_out:0x7927 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x79e6 pcout:0x79e6 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ac1 NZP:0x0 M_Data:0x4fdb enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x79e6 pcout:0x79e6 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ac1 NZP:0x0 M_Data:0x4fdb enable_execute_out:0x0 
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4022.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7928 pc:0x7927 instrmem_rd:0x1 ACTUAL: npc:0x7928 pc:0x7927 instrmem_rd:0x1 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90bf psr:0x2 IR_Exec:0x0ac1 Instr_dout:0x1fa8 NZP:0x0 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1fa8 npc_out:0x7928 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1fa8 npc_out:0x7928 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x78b9 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x78b9 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8746 pcout:0x8746 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8746 pcout:0x8746 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4031.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4032.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7929 pc:0x7928 instrmem_rd:0x1 ACTUAL: npc:0x7929 pc:0x7928 instrmem_rd:0x1 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1fa8 psr:0x2 IR_Exec:0x90bf Instr_dout:0x9d7f NZP:0x0 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9d7f npc_out:0x7929 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9d7f npc_out:0x7929 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0x1fa8 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0x1fa8 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4042.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x792a pc:0x7929 instrmem_rd:0x1 ACTUAL: npc:0x792a pc:0x7929 instrmem_rd:0x1 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9d7f psr:0x4 IR_Exec:0x1fa8 Instr_dout:0x50c3 NZP:0x0 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x50c3 npc_out:0x792a E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x50c3 npc_out:0x792a E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x9d7f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x6 sr1:0x5 sr2:0x7 IR_Exec:0x9d7f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4051.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4052.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x792b pc:0x792a instrmem_rd:0x1 ACTUAL: npc:0x792b pc:0x792a instrmem_rd:0x1 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x50c3 psr:0x1 IR_Exec:0x9d7f Instr_dout:0x97ff NZP:0x0 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x97ff npc_out:0x792b E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x97ff npc_out:0x792b E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x50c3 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x50c3 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4062.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x792c pc:0x792b instrmem_rd:0x1 ACTUAL: npc:0x792c pc:0x792b instrmem_rd:0x1 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x97ff psr:0x4 IR_Exec:0x50c3 Instr_dout:0x973f NZP:0x0 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x973f npc_out:0x792c E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x973f npc_out:0x792c E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 4071.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4072.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x792d pc:0x792c instrmem_rd:0x1 ACTUAL: npc:0x792d pc:0x792c instrmem_rd:0x1 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x973f psr:0x4 IR_Exec:0x97ff Instr_dout:0x5a3d NZP:0x0 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5a3d npc_out:0x792d E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5a3d npc_out:0x792d E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x973f NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x973f NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4082.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x792e pc:0x792d instrmem_rd:0x1 ACTUAL: npc:0x792e pc:0x792d instrmem_rd:0x1 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5a3d psr:0x4 IR_Exec:0x973f Instr_dout:0xae55 NZP:0x0 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xae55 npc_out:0x792e E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xae55 npc_out:0x792e E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffff VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xffff VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x5 sr1:0x0 sr2:0x5 IR_Exec:0x5a3d NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x5 sr1:0x0 sr2:0x5 IR_Exec:0x5a3d NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 4091.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4092.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x792f pc:0x792e instrmem_rd:0x1 ACTUAL: npc:0x792f pc:0x792e instrmem_rd:0x1 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xae55 psr:0x2 IR_Exec:0x5a3d Instr_dout:0x1bc2 NZP:0x0 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1bc2 npc_out:0x792f E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1bc2 npc_out:0x792f E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xffff enable_writeback_status:0x0 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7982 pcout:0x7982 dr:0x7 sr1:0x1 sr2:0x0 IR_Exec:0xae55 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7982 pcout:0x7982 dr:0x7 sr1:0x1 sr2:0x0 IR_Exec:0xae55 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4102.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7930 pc:0x792f instrmem_rd:0x1 ACTUAL: npc:0x7930 pc:0x792f instrmem_rd:0x0 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7982 DMem_rd:0x1 DMem_din:0x0000 memout:0x4fdb ACTUAL: DMem_addr:0x7982 DMem_rd:0x1 DMem_din:0x0000 memout:0x4fdb 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1bc2 psr:0x4 IR_Exec:0xae55 Instr_dout:0x51c2 NZP:0x0 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x78b9 enable_writeback_status:0x0 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7982 pcout:0x7982 dr:0x7 sr1:0x7 sr2:0x2 IR_Exec:0xae55 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7982 pcout:0x7982 dr:0x7 sr1:0x7 sr2:0x2 IR_Exec:0xae55 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 4111.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4112.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7930 pc:0x792f instrmem_rd:0x0 ACTUAL: npc:0x7930 pc:0x792f instrmem_rd:0x0 
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7982 DMem_rd:0x1 DMem_din:0x0000 memout:0x3298 ACTUAL: DMem_addr:0x3298 DMem_rd:0x1 DMem_din:0x0000 memout:0x3298 
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1bc2 psr:0x4 IR_Exec:0xae55 Instr_dout:0x51c2 NZP:0x0 
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x78b9 enable_writeback_status:0x1 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7982 pcout:0x7982 dr:0x7 sr1:0x7 sr2:0x2 IR_Exec:0xae55 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x7982 pcout:0x7982 dr:0x7 sr1:0x7 sr2:0x2 IR_Exec:0xae55 NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4122.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7930 pc:0x792f instrmem_rd:0x0 ACTUAL: npc:0x7930 pc:0x792f instrmem_rd:0x1 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6de6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6de6 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1bc2 psr:0x4 IR_Exec:0xae55 Instr_dout:0x51c2 NZP:0x0 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51c2 npc_out:0x7930 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51c2 npc_out:0x7930 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x78b9 enable_writeback_status:0x1 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe69f pcout:0xe69f dr:0x5 sr1:0x7 sr2:0x2 IR_Exec:0x1bc2 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xe69f pcout:0xe69f dr:0x5 sr1:0x7 sr2:0x2 IR_Exec:0x1bc2 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_INFO @ 4131.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4132.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7931 pc:0x7930 instrmem_rd:0x1 ACTUAL: npc:0x7931 pc:0x7930 instrmem_rd:0x1 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6de6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6de6 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51c2 psr:0x1 IR_Exec:0x1bc2 Instr_dout:0x1327 NZP:0x0 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1327 npc_out:0x7931 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1327 npc_out:0x7931 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6de6 VSR2:0x78b9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6de6 VSR2:0x78b9 enable_writeback_status:0x1 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x68a0 pcout:0x68a0 dr:0x0 sr1:0x7 sr2:0x2 IR_Exec:0x51c2 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x68a0 pcout:0x68a0 dr:0x0 sr1:0x7 sr2:0x2 IR_Exec:0x51c2 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4142.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7932 pc:0x7931 instrmem_rd:0x1 ACTUAL: npc:0x7932 pc:0x7931 instrmem_rd:0x1 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6de6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6de6 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1327 psr:0x4 IR_Exec:0x51c2 Instr_dout:0x68cd NZP:0x0 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x68cd npc_out:0x7932 E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x68cd npc_out:0x7932 E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x6de6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x6de6 enable_writeback_status:0x1 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x1327 NZP:0x0 M_Data:0x6de6 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x1327 NZP:0x0 M_Data:0x6de6 enable_execute_out:0x0 
# UVM_INFO @ 4151.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4152.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7933 pc:0x7932 instrmem_rd:0x1 ACTUAL: npc:0x7933 pc:0x7932 instrmem_rd:0x1 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6de6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6de6 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x68cd psr:0x1 IR_Exec:0x1327 Instr_dout:0x17c7 NZP:0x0 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x17c7 npc_out:0x7933 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x17c7 npc_out:0x7933 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x68a0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x68a0 enable_writeback_status:0x0 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x68cd NZP:0x0 M_Data:0x68a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x4 sr1:0x3 sr2:0x0 IR_Exec:0x68cd NZP:0x0 M_Data:0x68a0 enable_execute_out:0x0 
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4162.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7934 pc:0x7933 instrmem_rd:0x1 ACTUAL: npc:0x7934 pc:0x7933 instrmem_rd:0x0 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x000d DMem_rd:0x1 DMem_din:0x0000 memout:0x6de6 ACTUAL: DMem_addr:0x000d DMem_rd:0x1 DMem_din:0x0000 memout:0x6de6 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x17c7 psr:0x1 IR_Exec:0x68cd Instr_dout:0x56b0 NZP:0x0 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6de6 VSR2:0x6de6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6de6 VSR2:0x6de6 enable_writeback_status:0x1 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x68cd NZP:0x0 M_Data:0x68a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x68cd NZP:0x0 M_Data:0x68a0 enable_execute_out:0x0 
# UVM_INFO @ 4171.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4172.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7934 pc:0x7933 instrmem_rd:0x0 ACTUAL: npc:0x7934 pc:0x7933 instrmem_rd:0x1 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xcd57 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xcd57 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x17c7 psr:0x1 IR_Exec:0x68cd Instr_dout:0x56b0 NZP:0x0 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x56b0 npc_out:0x7934 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x56b0 npc_out:0x7934 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6de6 VSR2:0x6de6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6de6 VSR2:0x6de6 enable_writeback_status:0x1 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdbcc pcout:0xdbcc dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x17c7 NZP:0x0 M_Data:0x6de6 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdbcc pcout:0xdbcc dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x17c7 NZP:0x0 M_Data:0x6de6 enable_execute_out:0x0 
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4182.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7935 pc:0x7934 instrmem_rd:0x1 ACTUAL: npc:0x7935 pc:0x7934 instrmem_rd:0x1 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xcd57 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xcd57 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x56b0 psr:0x4 IR_Exec:0x17c7 Instr_dout:0x59be NZP:0x0 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x59be npc_out:0x7935 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x59be npc_out:0x7935 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x78b9 VSR2:0x68a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x78b9 VSR2:0x68a0 enable_writeback_status:0x1 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78b0 pcout:0x78b0 dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0x56b0 NZP:0x0 M_Data:0x68a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x78b0 pcout:0x78b0 dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0x56b0 NZP:0x0 M_Data:0x68a0 enable_execute_out:0x0 
# UVM_INFO @ 4191.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4192.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7936 pc:0x7935 instrmem_rd:0x1 ACTUAL: npc:0x7936 pc:0x7935 instrmem_rd:0x1 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xcd57 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xcd57 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x59be psr:0x4 IR_Exec:0x56b0 Instr_dout:0x3520 NZP:0x0 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x3520 npc_out:0x7936 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x3520 npc_out:0x7936 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff7 VSR2:0xfff7 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff7 VSR2:0xfff7 enable_writeback_status:0x1 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x4 sr1:0x6 sr2:0x6 IR_Exec:0x59be NZP:0x0 M_Data:0xfff7 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x4 sr1:0x6 sr2:0x6 IR_Exec:0x59be NZP:0x0 M_Data:0xfff7 enable_execute_out:0x0 
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4202.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x7937 pc:0x7936 instrmem_rd:0x1 ACTUAL: npc:0x7937 pc:0x7936 instrmem_rd:0x1 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xcd57 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xcd57 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x3520 psr:0x1 IR_Exec:0x59be Instr_dout:0x55b1 NZP:0x0 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4209.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x55b1 npc_out:0x7937 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x55b1 npc_out:0x7937 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] Entry           0:W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7855 pcout:0x7855 dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x3520 NZP:0x0 M_Data:0x78b9 enable_execute_out:0x0 
# UVM_ERROR @ 4209.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] SCOREBOARD NOT EMPTY
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] Entry           0:npc:0x7938 pc:0x7937 instrmem_rd:0x1 
# UVM_ERROR @ 4209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] SCOREBOARD NOT EMPTY
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] Entry           0:psr:0x4 VSR1:0xcd57 VSR2:0x78b9 enable_writeback_status:0x0 
# UVM_ERROR @ 4209.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] SCOREBOARD NOT EMPTY
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.control.control_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=396 MATCHES=396 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=301 MATCHES=301 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=399 MATCHES=398 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=400 MATCHES=399 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=421 MATCHES=421 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=400 MATCHES=399 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 4640
# UVM_WARNING :    0
# UVM_ERROR :    3
# UVM_FATAL :    0
# ** Report counts by id
# [PRED]  1913
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  2326
# [TEST_DONE]     1
# [WRITE_BACK PRED]   400
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2022.2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4209 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2022.2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2022.2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  coverage attribute -name TESTNAME -value test_top.211
#  coverage save test_top.211.ucdb
#  quit -f
# Memory Statistics                         
#     mem: size after elab (VSZ)                 151.52 Mb
#     mem: size during sim (VSZ)                 160.88 Mb
# Elaboration Time                          
#    elab: wall time                               3.44 s
#    elab: cpu time                                2.67 s
# Simulation Time                           
#     sim: wall time                               1.54 s
#     sim: cpu time                                1.07 s
# Coverage Save Time                        
#    save: wall time                               2.69 s
#    save: cpu time                                2.46 s
# Total Time                                
#   total: wall time                               7.67 s
#   total: cpu time                                6.20 s
# 
# End time: 15:18:34 on Dec 04,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
