
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /data/opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'iavendano' on host 'fabricant' (Linux_x86_64 version 4.4.0-127-generic) on Mon Aug 27 12:09:07 PDT 2018
INFO: [HLS 200-10] On os Linux Mint 18 Sarah
INFO: [HLS 200-10] In directory '/home/iavendano/pynq-copter/pynqcopter/ip/bmeDriver'
INFO: [HLS 200-10] Opening project '/home/iavendano/pynq-copter/pynqcopter/ip/bmeDriver/bmeDriver'.
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'bmeDriver.cpp' to the project
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'bmeDriver.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/iavendano/pynq-copter/pynqcopter/ip/bmeDriver/bmeDriver/bmeDriver'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make[1]: Entering directory '/home/iavendano/pynq-copter/pynqcopter/ip/bmeDriver/bmeDriver/bmeDriver/csim/build'
make[1]: 'csim.exe' is up to date.
make[1]: Leaving directory '/home/iavendano/pynq-copter/pynqcopter/ip/bmeDriver/bmeDriver/bmeDriver/csim/build'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'bmeDriver.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 359.945 ; gain = 13.379 ; free physical = 97515 ; free virtual = 493800
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 359.945 ; gain = 13.379 ; free physical = 97510 ; free virtual = 493795
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 50000000ull>' into 'bmeDriver' (bmeDriver.cpp:115).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 50000000ull>' into 'bmeDriver' (bmeDriver.cpp:146).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 50000000ull>' into 'bmeDriver' (bmeDriver.cpp:133).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 490.895 ; gain = 144.328 ; free physical = 97406 ; free virtual = 493691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:350) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'bmeDriver' (bmeDriver.cpp:201) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 490.895 ; gain = 144.328 ; free physical = 97406 ; free virtual = 493691
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'bmeDriver' (bmeDriver.cpp:201) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 554.363 ; gain = 207.797 ; free physical = 97362 ; free virtual = 493647
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 554.363 ; gain = 207.797 ; free physical = 97358 ; free virtual = 493643
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bmeDriver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bmeDriver'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.97ns) of 'mul' operation ('tmp_54', bmeDriver.cpp:195) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.973ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('pressure') with incoming values : ('pressure', bmeDriver.cpp:193) ('pressure', bmeDriver.cpp:189) (0 ns)
	'mul' operation ('tmp_54', bmeDriver.cpp:195) (6.97 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.62 seconds; current allocated memory: 173.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 176.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bmeDriver'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bmeDriver/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmeDriver/pressure_diff' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bmeDriver' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bmeDriver_basepointData' to 'bmeDriver_basepoibkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'basepointSum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'basepoint' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'bmeDriver_sensorData' to 'bmeDriver_sensorDcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_ddiv_64ns_64ns_64_59_1' to 'bmeDriver_ddiv_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_uitodp_32ns_64_8_1' to 'bmeDriver_uitodp_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_29s_29s_57_7_1' to 'bmeDriver_mul_29sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_7ns_45s_51_12_1' to 'bmeDriver_mul_7nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_16ns_29ns_44_7_1' to 'bmeDriver_mul_16nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_52s_52s_64_6_1' to 'bmeDriver_mul_52sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_18ns_45s_64_12_1' to 'bmeDriver_mul_18njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_17ns_45s_64_12_1' to 'bmeDriver_mul_17nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_17ns_53s_64_6_1' to 'bmeDriver_mul_17nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_13ns_51s_63_6_1' to 'bmeDriver_mul_13nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_add_64ns_64ns_64_2_1' to 'bmeDriver_add_64nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_17ns_46s_62_12_1' to 'bmeDriver_mul_17nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_13ns_52s_63_6_1' to 'bmeDriver_mul_13npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_52s_14ns_64_6_1' to 'bmeDriver_mul_52sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_udiv_63ns_47s_63_67_1' to 'bmeDriver_udiv_63rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_udiv_64ns_47s_64_68_1' to 'bmeDriver_udiv_64sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_61s_61s_61_7_1' to 'bmeDriver_mul_61stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_17ns_49s_49_12_1' to 'bmeDriver_mul_17nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_14ns_48s_48_12_1' to 'bmeDriver_mul_14nvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_lshr_54ns_32ns_54_7_1' to 'bmeDriver_lshr_54wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_shl_137ns_32ns_137_7_1' to 'bmeDriver_shl_137xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bmeDriver_mul_32ns_34ns_65_7_1' to 'bmeDriver_mul_32nyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_add_64nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_ddiv_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_lshr_54wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_13nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_13npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_14nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_16nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_17nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_17nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_17nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_17nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_18njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_29sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_32nyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_52sibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_52sqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_61stde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_mul_7nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_shl_137xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_udiv_63rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_udiv_64sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bmeDriver_uitodp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bmeDriver'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 182.375 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_29sfYi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_7nsg8j_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_16nhbi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_52sibs_Mul6S_0'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_18njbC_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_17nkbM_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_17nlbW_Mul6S_1'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_13nmb6_Mul6S_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bmeDriver_add_64nncg_AddSubnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_17nocq_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_13npcA_Mul6S_3'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_52sqcK_Mul6S_4'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_udiv_63rcU_div'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_udiv_64sc4_div'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_61stde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_17nudo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_14nvdy_MulnS_8'
INFO: [RTMG 210-286] Generating pipelined shifter : 'bmeDriver_lshr_54wdI'
INFO: [RTMG 210-286] Generating pipelined shifter : 'bmeDriver_shl_137xdS'
INFO: [RTMG 210-282] Generating pipelined core: 'bmeDriver_mul_32nyd2_MulnS_9'
INFO: [RTMG 210-278] Implementing memory 'bmeDriver_basepoibkb_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'bmeDriver_sensorDcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 554.363 ; gain = 207.797 ; free physical = 97390 ; free virtual = 493629
INFO: [SYSC 207-301] Generating SystemC RTL for bmeDriver.
INFO: [VHDL 208-304] Generating VHDL RTL for bmeDriver.
INFO: [VLOG 209-307] Generating Verilog RTL for bmeDriver.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'bmeDriver_ap_ddiv_57_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmeDriver_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmeDriver_ap_ddiv_57_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'bmeDriver_ap_uitodp_6_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmeDriver_ap_uitodp_6_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmeDriver_ap_uitodp_6_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 27 12:10:29 2018...
INFO: [HLS 200-112] Total elapsed time: 132.13 seconds; peak allocated memory: 182.375 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Aug 27 12:11:19 2018...
