Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Systolic_Matrix_tb_behav xil_defaultlib.Systolic_Matrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'A' [C:/Users/angel/OneDrive/Documents/College/ECE 460M/lab_6/Matrix.v:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pass_A' [C:/Users/angel/OneDrive/Documents/College/ECE 460M/lab_6/Matrix.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B' [C:/Users/angel/OneDrive/Documents/College/ECE 460M/lab_6/Matrix.v:68]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/angel/OneDrive/Documents/College/ECE 460M/lab_6/MACUnit.v:17]
WARNING: [VRFC 10-3705] select index 7 into 'frac1' is out of bounds [C:/Users/angel/OneDrive/Documents/College/ECE 460M/lab_6/Multiplier.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.MACUnit
Compiling module xil_defaultlib.Matrix
Compiling module xil_defaultlib.Systolic_Matrix_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Systolic_Matrix_tb_behav
