#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 13 16:35:02 2023
# Process ID: 24216
# Current directory: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30108 D:\three_verilog\MIPI_DDR3_HDMI\sim\MIPI_trans\MIPI_trans.xpr
# Log file: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/vivado.log
# Journal file: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.xpr
update_compile_order -fileset sources_1
launch_simulation
add_files -norecurse {D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Bayer_2_RGB.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_raw10_depacker.v}
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name Sfifo_Raw2RGB_w32x1024_r32x1024
set_property -dict [list \
  CONFIG.Component_Name {Sfifo_Raw2RGB_w32x1024_r32x1024} \
  CONFIG.Input_Data_Width {32} \
] [get_ips Sfifo_Raw2RGB_w32x1024_r32x1024]
generate_target {instantiation_template} [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci]
update_compile_order -fileset sources_1
set_property CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} [get_ips Sfifo_Raw2RGB_w32x1024_r32x1024]
generate_target all [get_files  d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci]
catch { config_ip_cache -export [get_ips -all Sfifo_Raw2RGB_w32x1024_r32x1024] }
export_ip_user_files -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci]
launch_runs Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1 -jobs 20
wait_on_run Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1
export_simulation -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci] -directory D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files -ipstatic_source_dir D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/modelsim} {questa=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/questa} {riviera=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/three_verilog/MIPI_DDR3_HDMI/rtl/tb/tb_padding.v
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -fileset sim_1 -before D:/three_verilog/MIPI_DDR3_HDMI/rtl/tb/tb_padding.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/tb/tb_padding.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Mipi_Bayer_2_RGB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property CONFIG.Performance_Options {First_Word_Fall_Through} [get_ips Sfifo_Raw2RGB_w32x1024_r32x1024]
generate_target all [get_files  d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci]
catch { config_ip_cache -export [get_ips -all Sfifo_Raw2RGB_w32x1024_r32x1024] }
export_ip_user_files -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci] -no_script -sync -force -quiet
reset_run Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1
launch_runs Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1 -jobs 20
wait_on_run Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1
export_simulation -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci] -directory D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files -ipstatic_source_dir D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/modelsim} {questa=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/questa} {riviera=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
