/* bench 17817.2.0 369cbf3407da */
/* bench 17817.2.1 13553942b1c9 */
/* bench 17817.2.2 2655c77c9f35 */
/* bench 17817.2.3 354a30342d2f */
/* bench 17817.2.4 c2c080447cf4 */
/* bench 17817.2.5 9d85a2a35b69 */
/* bench 17817.2.6 09bad687ee21 */
/* bench 24699.0.0 726b34692854 */
/* bench 24699.0.1 9e04509863d0 */
/* bench 24699.0.2 a4b4dda7490c */
/* bench 24699.0.3 5e3fe56712fb */
/* bench 24699.0.4 7ae018e180a7 */
 * Copyright (c) 2016 Yang Ling <gnaygnil@gmail.com>
 *
 * Loongson 1 RTC timer Register Definitions.
 */

#ifndef __ASM_MACH_LOONGSON32_REGS_RTC_H
#define __ASM_MACH_LOONGSON32_REGS_RTC_H

#define LS1X_RTC_REG(x) \
		((void __iomem *)KSEG1ADDR(LS1X_RTC_BASE + (x)))

#define LS1X_RTC_CTRL	LS1X_RTC_REG(0x40)

#define RTC_EXTCLK_OK	(BIT(5) | BIT(8))
#define RTC_EXTCLK_EN	BIT(8)

#endif /* __ASM_MACH_LOONGSON32_REGS_RTC_H */
