@W: MT530 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":221:0:221:1|Found inferred clock M1Proc|TCK which controls 1 sequential elements including CortexM1Top_0.RS.Dbg_uj\.UJ. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":70:8:70:9|Found inferred clock M1Proc|SYSCLK which controls 689 sequential elements including CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":103:0:103:1|Found inferred clock ResetSyNC|UDRCK_inferred_clock which controls 25 sequential elements including CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
