
State Machine - |uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst|state
Name state.RX_STOP_BIT state.RX_DATA_BIT7 state.RX_DATA_BIT6 state.RX_DATA_BIT5 state.RX_DATA_BIT4 state.RX_DATA_BIT3 state.RX_DATA_BIT2 state.RX_DATA_BIT1 state.RX_DATA_BIT0 state.RX_START_BIT state.RX_IDLE 
state.RX_IDLE 0 0 0 0 0 0 0 0 0 0 0 
state.RX_START_BIT 0 0 0 0 0 0 0 0 0 1 1 
state.RX_DATA_BIT0 0 0 0 0 0 0 0 0 1 0 1 
state.RX_DATA_BIT1 0 0 0 0 0 0 0 1 0 0 1 
state.RX_DATA_BIT2 0 0 0 0 0 0 1 0 0 0 1 
state.RX_DATA_BIT3 0 0 0 0 0 1 0 0 0 0 1 
state.RX_DATA_BIT4 0 0 0 0 1 0 0 0 0 0 1 
state.RX_DATA_BIT5 0 0 0 1 0 0 0 0 0 0 1 
state.RX_DATA_BIT6 0 0 1 0 0 0 0 0 0 0 1 
state.RX_DATA_BIT7 0 1 0 0 0 0 0 0 0 0 1 
state.RX_STOP_BIT 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |uart_control_system|uart_top:uart_top_inst|uart_tx:uart_tx_inst|state
Name state.TX_STOP_BIT state.TX_DATA_BIT state.TX_START_BIT state.TX_IDLE state.TX_CLEANUP 
state.TX_IDLE 0 0 0 0 0 
state.TX_START_BIT 0 0 1 1 0 
state.TX_DATA_BIT 0 1 0 1 0 
state.TX_STOP_BIT 1 0 0 1 0 
state.TX_CLEANUP 0 0 0 1 1 

State Machine - |uart_control_system|uart_rx_control:rx_control_fsm|state
Name state.IDLE state.WRITE state.WAIT 
state.IDLE 0 0 0 
state.WAIT 1 0 1 
state.WRITE 1 1 0 

State Machine - |uart_control_system|uart_tx_control:tx_control_fsm|state
Name state.TRANSMIT state.DELAY state.READ state.IDLE state.WAIT 
state.IDLE 0 0 0 0 0 
state.READ 0 0 1 1 0 
state.DELAY 0 1 0 1 0 
state.TRANSMIT 1 0 0 1 0 
state.WAIT 0 0 0 1 1 
