
bin/kernel.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000040000000 <__text_start>:
.section .text.boot
.global _start

_start:
    nop
    40000000:	d503201f 	nop
    //  disable DAIF exceptions
    msr daifset, #0xf
    40000004:	d5034fdf 	msr	daifset, #0xf

#ifdef TEST
    mrs x0, CurrentEL
    40000008:	d5384240 	mrs	x0, currentel
    lsr x0, x0, #2 // x0 = x0 >> 2
    4000000c:	d342fc00 	lsr	x0, x0, #2
    cmp x0, #2
    40000010:	f100081f 	cmp	x0, #0x2
    b.ne hang
    40000014:	540000e1 	b.ne	40000030 <hang>  // b.any
#endif

    //  Init EL2 stack
    ldr x0, =__stack_el2_top
    40000018:	58000100 	ldr	x0, 40000038 <hang+0x8>
    mov sp, x0
    4000001c:	9100001f 	mov	sp, x0

    //  Set EL2 vector table
    bl _el2_init_vector
    40000020:	940001f8 	bl	40000800 <_el2_init_vector>
    bl _clean_bss
    40000024:	94000ccb 	bl	40003350 <_clean_bss>
    bl init_panic
    40000028:	94001488 	bl	40005248 <init_panic>
    
    bl _switch_to_el1
    4000002c:	94000ce1 	bl	400033b0 <_switch_to_el1>

0000000040000030 <hang>:

hang:
    wfe
    40000030:	d503205f 	wfe
    b hang
    40000034:	17ffffff 	b	40000030 <hang>
    40000038:	4110c000 	.inst	0x4110c000 ; undefined
    4000003c:	00000000 	udf	#0

0000000040000040 <_cache_flush_range>:
.section .text

// x0 = void* start, x1 = void* end
.global _cache_flush_range
_cache_flush_range: 
    tst x0, #63
    40000040:	f240141f 	tst	x0, #0x3f
    b.ne hang
    40000044:	540001a1 	b.ne	40000078 <hang>  // b.any
    tst x1, #63
    40000048:	f240143f 	tst	x1, #0x3f
    b.ne hang
    4000004c:	54000161 	b.ne	40000078 <hang>  // b.any

1:
    cmp x1, x0
    40000050:	eb00003f 	cmp	x1, x0
    b.lt 2f
    40000054:	540000ab 	b.lt	40000068 <_cache_flush_range+0x28>  // b.tstop

    ic ivau, x0
    40000058:	d50b7520 	ic	ivau, x0
    dc cvau, x0
    4000005c:	d50b7b20 	dc	cvau, x0

    add x0, x0, #64
    40000060:	91010000 	add	x0, x0, #0x40
    b 1b
    40000064:	17fffffb 	b	40000050 <_cache_flush_range+0x10>

2:
    ic iallu
    40000068:	d508751f 	ic	iallu
    dsb ish
    4000006c:	d5033b9f 	dsb	ish
    isb
    40000070:	d5033fdf 	isb
    
    ret
    40000074:	d65f03c0 	ret

0000000040000078 <hang>:

hang:
    wfe
    40000078:	d503205f 	wfe
    b hang
    4000007c:	17ffffff 	b	40000078 <hang>

0000000040000080 <_icache_flush_range>:
.section .text

// x0 = void* start, x1 = void* end
.global _icache_flush_range
_icache_flush_range: 
    tst x0, #63
    40000080:	f240141f 	tst	x0, #0x3f
    b.ne hang
    40000084:	54000181 	b.ne	400000b4 <hang>  // b.any
    tst x1, #63
    40000088:	f240143f 	tst	x1, #0x3f
    b.ne hang
    4000008c:	54000141 	b.ne	400000b4 <hang>  // b.any

1:
    cmp x1, x0
    40000090:	eb00003f 	cmp	x1, x0
    b.lt 2f
    40000094:	5400008b 	b.lt	400000a4 <_icache_flush_range+0x24>  // b.tstop

    ic ivau, x0
    40000098:	d50b7520 	ic	ivau, x0

    add x0, x0, #64
    4000009c:	91010000 	add	x0, x0, #0x40
    b 1b
    400000a0:	17fffffc 	b	40000090 <_icache_flush_range+0x10>

2:
    ic iallu
    400000a4:	d508751f 	ic	iallu
    dsb ish
    400000a8:	d5033b9f 	dsb	ish
    isb
    400000ac:	d5033fdf 	isb
    
    ret
    400000b0:	d65f03c0 	ret

00000000400000b4 <hang>:

hang:
    wfe
    400000b4:	d503205f 	wfe
    b hang
    400000b8:	17ffffff 	b	400000b4 <hang>

00000000400000bc <_dcache_flush_range>:
.section .text

// x0 = void* start, x1 = void* end
.global _dcache_flush_range
_dcache_flush_range: 
    tst x0, #63
    400000bc:	f240141f 	tst	x0, #0x3f
    b.ne hang
    400000c0:	54000181 	b.ne	400000f0 <hang>  // b.any
    tst x1, #63
    400000c4:	f240143f 	tst	x1, #0x3f
    b.ne hang
    400000c8:	54000141 	b.ne	400000f0 <hang>  // b.any

1:
    cmp x1, x0
    400000cc:	eb00003f 	cmp	x1, x0
    b.lt 2f
    400000d0:	5400008b 	b.lt	400000e0 <_dcache_flush_range+0x24>  // b.tstop

    dc cvau, x0
    400000d4:	d50b7b20 	dc	cvau, x0

    add x0, x0, #64
    400000d8:	91010000 	add	x0, x0, #0x40
    b 1b
    400000dc:	17fffffc 	b	400000cc <_dcache_flush_range+0x10>

2:
    ic iallu
    400000e0:	d508751f 	ic	iallu
    dsb ish
    400000e4:	d5033b9f 	dsb	ish
    isb
    400000e8:	d5033fdf 	isb
    
    ret
    400000ec:	d65f03c0 	ret

00000000400000f0 <hang>:

hang:
    wfe
    400000f0:	d503205f 	wfe
    b hang
    400000f4:	17ffffff 	b	400000f0 <hang>

00000000400000f8 <_ARM_currentEL>:
.section .text
.align 2

.global _ARM_currentEL
_ARM_currentEL:
    mrs x0, CurrentEL
    400000f8:	d5384240 	mrs	x0, currentel
    lsr x0, x0, #2
    400000fc:	d342fc00 	lsr	x0, x0, #2
    ret
    40000100:	d65f03c0 	ret

0000000040000104 <_ARM_MPIDR_EL1>:

.global _ARM_MPIDR_EL1
_ARM_MPIDR_EL1:
    mrs x0, MPIDR_EL1
    40000104:	d53800a0 	mrs	x0, mpidr_el1
    ret
    40000108:	d65f03c0 	ret

000000004000010c <_ARM_ICC_SRE_EL2>:

.global _ARM_ICC_SRE_EL2
_ARM_ICC_SRE_EL2:
    mrs x0, ICC_SRE_EL2
    4000010c:	d53cc9a0 	mrs	x0, icc_sre_el2
    ret
    40000110:	d65f03c0 	ret

0000000040000114 <_ARM_HCR_EL2>:

.global _ARM_HCR_EL2
_ARM_HCR_EL2:
    mrs x0, HCR_EL2
    40000114:	d53c1100 	mrs	x0, hcr_el2
    ret
    40000118:	d65f03c0 	ret

000000004000011c <_ARM_ESR_EL2>:

.global _ARM_ESR_EL2
_ARM_ESR_EL2:
    mrs x0, ESR_EL2
    4000011c:	d53c5200 	mrs	x0, esr_el2
    ret
    40000120:	d65f03c0 	ret

0000000040000124 <_ARM_ELR_EL2>:

.global _ARM_ELR_EL2
_ARM_ELR_EL2:
    mrs x0, ELR_EL2
    40000124:	d53c4020 	mrs	x0, elr_el2
    ret
    40000128:	d65f03c0 	ret

000000004000012c <_ARM_FAR_EL2>:

.global _ARM_FAR_EL2
_ARM_FAR_EL2:
    mrs x0, FAR_EL2
    4000012c:	d53c6000 	mrs	x0, far_el2
    ret
    40000130:	d65f03c0 	ret

0000000040000134 <_ARM_SPSR_EL2>:

.global _ARM_SPSR_EL2
_ARM_SPSR_EL2:
    mrs x0, SPSR_EL2
    40000134:	d53c4000 	mrs	x0, spsr_el2
    ret
    40000138:	d65f03c0 	ret

000000004000013c <_ARM_ESR_EL1>:

.global _ARM_ESR_EL1
_ARM_ESR_EL1:
    mrs x0, ESR_EL1
    4000013c:	d5385200 	mrs	x0, esr_el1
    ret
    40000140:	d65f03c0 	ret

0000000040000144 <_ARM_ELR_EL1>:

.global _ARM_ELR_EL1
_ARM_ELR_EL1:
    mrs x0, ELR_EL1
    40000144:	d5384020 	mrs	x0, elr_el1
    ret
    40000148:	d65f03c0 	ret

000000004000014c <_ARM_FAR_EL1>:

.global _ARM_FAR_EL1
_ARM_FAR_EL1:
    mrs x0, FAR_EL1
    4000014c:	d5386000 	mrs	x0, far_el1
    ret
    40000150:	d65f03c0 	ret

0000000040000154 <_ARM_SPSR_EL1>:

.global _ARM_SPSR_EL1
_ARM_SPSR_EL1:
    mrs x0, SPSR_EL1
    40000154:	d5384000 	mrs	x0, spsr_el1
    ret
    40000158:	d65f03c0 	ret

000000004000015c <_ARM_SCTLR_EL1>:

.global _ARM_SCTLR_EL1
_ARM_SCTLR_EL1:
    mrs x0, SCTLR_EL1
    4000015c:	d5381000 	mrs	x0, sctlr_el1
    ret
    40000160:	d65f03c0 	ret

0000000040000164 <_ARM_SCTLR_EL2>:

.global _ARM_SCTLR_EL2
_ARM_SCTLR_EL2:
    mrs x0, SCTLR_EL2
    40000164:	d53c1000 	mrs	x0, sctlr_el2
    ret
    40000168:	d65f03c0 	ret
	...

0000000040000800 <_el2_init_vector>:
.section .text
.global _el2_init_vector
.align 4
_el2_init_vector:
    adr     x0, _el2_vector_table
    40000800:	1003c000 	adr	x0, 40008000 <__vectors_start>
    msr     VBAR_EL2, x0
    40000804:	d51cc000 	msr	vbar_el2, x0
    isb
    40000808:	d5033fdf 	isb
    ret
    4000080c:	d65f03c0 	ret
    40000810:	d503201f 	nop
    40000814:	d503201f 	nop
    40000818:	d503201f 	nop
    4000081c:	d503201f 	nop
    40000820:	d503201f 	nop
    40000824:	d503201f 	nop
    40000828:	d503201f 	nop
    4000082c:	d503201f 	nop
    40000830:	d503201f 	nop
    40000834:	d503201f 	nop
    40000838:	d503201f 	nop
    4000083c:	d503201f 	nop
    40000840:	d503201f 	nop
    40000844:	d503201f 	nop
    40000848:	d503201f 	nop
    4000084c:	d503201f 	nop
    40000850:	d503201f 	nop
    40000854:	d503201f 	nop
    40000858:	d503201f 	nop
    4000085c:	d503201f 	nop
    40000860:	d503201f 	nop
    40000864:	d503201f 	nop
    40000868:	d503201f 	nop
    4000086c:	d503201f 	nop
    40000870:	d503201f 	nop
    40000874:	d503201f 	nop
    40000878:	d503201f 	nop
    4000087c:	d503201f 	nop
    40000880:	d503201f 	nop
    40000884:	d503201f 	nop
    40000888:	d503201f 	nop
    4000088c:	d503201f 	nop
    40000890:	d503201f 	nop
    40000894:	d503201f 	nop
    40000898:	d503201f 	nop
    4000089c:	d503201f 	nop
    400008a0:	d503201f 	nop
    400008a4:	d503201f 	nop
    400008a8:	d503201f 	nop
    400008ac:	d503201f 	nop
    400008b0:	d503201f 	nop
    400008b4:	d503201f 	nop
    400008b8:	d503201f 	nop
    400008bc:	d503201f 	nop
    400008c0:	d503201f 	nop
    400008c4:	d503201f 	nop
    400008c8:	d503201f 	nop
    400008cc:	d503201f 	nop
    400008d0:	d503201f 	nop
    400008d4:	d503201f 	nop
    400008d8:	d503201f 	nop
    400008dc:	d503201f 	nop
    400008e0:	d503201f 	nop
    400008e4:	d503201f 	nop
    400008e8:	d503201f 	nop
    400008ec:	d503201f 	nop
    400008f0:	d503201f 	nop
    400008f4:	d503201f 	nop
    400008f8:	d503201f 	nop
    400008fc:	d503201f 	nop
    40000900:	d503201f 	nop
    40000904:	d503201f 	nop
    40000908:	d503201f 	nop
    4000090c:	d503201f 	nop
    40000910:	d503201f 	nop
    40000914:	d503201f 	nop
    40000918:	d503201f 	nop
    4000091c:	d503201f 	nop
    40000920:	d503201f 	nop
    40000924:	d503201f 	nop
    40000928:	d503201f 	nop
    4000092c:	d503201f 	nop
    40000930:	d503201f 	nop
    40000934:	d503201f 	nop
    40000938:	d503201f 	nop
    4000093c:	d503201f 	nop
    40000940:	d503201f 	nop
    40000944:	d503201f 	nop
    40000948:	d503201f 	nop
    4000094c:	d503201f 	nop
    40000950:	d503201f 	nop
    40000954:	d503201f 	nop
    40000958:	d503201f 	nop
    4000095c:	d503201f 	nop
    40000960:	d503201f 	nop
    40000964:	d503201f 	nop
    40000968:	d503201f 	nop
    4000096c:	d503201f 	nop
    40000970:	d503201f 	nop
    40000974:	d503201f 	nop
    40000978:	d503201f 	nop
    4000097c:	d503201f 	nop
    40000980:	d503201f 	nop
    40000984:	d503201f 	nop
    40000988:	d503201f 	nop
    4000098c:	d503201f 	nop
    40000990:	d503201f 	nop
    40000994:	d503201f 	nop
    40000998:	d503201f 	nop
    4000099c:	d503201f 	nop
    400009a0:	d503201f 	nop
    400009a4:	d503201f 	nop
    400009a8:	d503201f 	nop
    400009ac:	d503201f 	nop
    400009b0:	d503201f 	nop
    400009b4:	d503201f 	nop
    400009b8:	d503201f 	nop
    400009bc:	d503201f 	nop
    400009c0:	d503201f 	nop
    400009c4:	d503201f 	nop
    400009c8:	d503201f 	nop
    400009cc:	d503201f 	nop
    400009d0:	d503201f 	nop
    400009d4:	d503201f 	nop
    400009d8:	d503201f 	nop
    400009dc:	d503201f 	nop
    400009e0:	d503201f 	nop
    400009e4:	d503201f 	nop
    400009e8:	d503201f 	nop
    400009ec:	d503201f 	nop
    400009f0:	d503201f 	nop
    400009f4:	d503201f 	nop
    400009f8:	d503201f 	nop
    400009fc:	d503201f 	nop
    40000a00:	d503201f 	nop
    40000a04:	d503201f 	nop
    40000a08:	d503201f 	nop
    40000a0c:	d503201f 	nop
    40000a10:	d503201f 	nop
    40000a14:	d503201f 	nop
    40000a18:	d503201f 	nop
    40000a1c:	d503201f 	nop
    40000a20:	d503201f 	nop
    40000a24:	d503201f 	nop
    40000a28:	d503201f 	nop
    40000a2c:	d503201f 	nop
    40000a30:	d503201f 	nop
    40000a34:	d503201f 	nop
    40000a38:	d503201f 	nop
    40000a3c:	d503201f 	nop
    40000a40:	d503201f 	nop
    40000a44:	d503201f 	nop
    40000a48:	d503201f 	nop
    40000a4c:	d503201f 	nop
    40000a50:	d503201f 	nop
    40000a54:	d503201f 	nop
    40000a58:	d503201f 	nop
    40000a5c:	d503201f 	nop
    40000a60:	d503201f 	nop
    40000a64:	d503201f 	nop
    40000a68:	d503201f 	nop
    40000a6c:	d503201f 	nop
    40000a70:	d503201f 	nop
    40000a74:	d503201f 	nop
    40000a78:	d503201f 	nop
    40000a7c:	d503201f 	nop
    40000a80:	d503201f 	nop
    40000a84:	d503201f 	nop
    40000a88:	d503201f 	nop
    40000a8c:	d503201f 	nop
    40000a90:	d503201f 	nop
    40000a94:	d503201f 	nop
    40000a98:	d503201f 	nop
    40000a9c:	d503201f 	nop
    40000aa0:	d503201f 	nop
    40000aa4:	d503201f 	nop
    40000aa8:	d503201f 	nop
    40000aac:	d503201f 	nop
    40000ab0:	d503201f 	nop
    40000ab4:	d503201f 	nop
    40000ab8:	d503201f 	nop
    40000abc:	d503201f 	nop
    40000ac0:	d503201f 	nop
    40000ac4:	d503201f 	nop
    40000ac8:	d503201f 	nop
    40000acc:	d503201f 	nop
    40000ad0:	d503201f 	nop
    40000ad4:	d503201f 	nop
    40000ad8:	d503201f 	nop
    40000adc:	d503201f 	nop
    40000ae0:	d503201f 	nop
    40000ae4:	d503201f 	nop
    40000ae8:	d503201f 	nop
    40000aec:	d503201f 	nop
    40000af0:	d503201f 	nop
    40000af4:	d503201f 	nop
    40000af8:	d503201f 	nop
    40000afc:	d503201f 	nop
    40000b00:	d503201f 	nop
    40000b04:	d503201f 	nop
    40000b08:	d503201f 	nop
    40000b0c:	d503201f 	nop
    40000b10:	d503201f 	nop
    40000b14:	d503201f 	nop
    40000b18:	d503201f 	nop
    40000b1c:	d503201f 	nop
    40000b20:	d503201f 	nop
    40000b24:	d503201f 	nop
    40000b28:	d503201f 	nop
    40000b2c:	d503201f 	nop
    40000b30:	d503201f 	nop
    40000b34:	d503201f 	nop
    40000b38:	d503201f 	nop
    40000b3c:	d503201f 	nop
    40000b40:	d503201f 	nop
    40000b44:	d503201f 	nop
    40000b48:	d503201f 	nop
    40000b4c:	d503201f 	nop
    40000b50:	d503201f 	nop
    40000b54:	d503201f 	nop
    40000b58:	d503201f 	nop
    40000b5c:	d503201f 	nop
    40000b60:	d503201f 	nop
    40000b64:	d503201f 	nop
    40000b68:	d503201f 	nop
    40000b6c:	d503201f 	nop
    40000b70:	d503201f 	nop
    40000b74:	d503201f 	nop
    40000b78:	d503201f 	nop
    40000b7c:	d503201f 	nop
    40000b80:	d503201f 	nop
    40000b84:	d503201f 	nop
    40000b88:	d503201f 	nop
    40000b8c:	d503201f 	nop
    40000b90:	d503201f 	nop
    40000b94:	d503201f 	nop
    40000b98:	d503201f 	nop
    40000b9c:	d503201f 	nop
    40000ba0:	d503201f 	nop
    40000ba4:	d503201f 	nop
    40000ba8:	d503201f 	nop
    40000bac:	d503201f 	nop
    40000bb0:	d503201f 	nop
    40000bb4:	d503201f 	nop
    40000bb8:	d503201f 	nop
    40000bbc:	d503201f 	nop
    40000bc0:	d503201f 	nop
    40000bc4:	d503201f 	nop
    40000bc8:	d503201f 	nop
    40000bcc:	d503201f 	nop
    40000bd0:	d503201f 	nop
    40000bd4:	d503201f 	nop
    40000bd8:	d503201f 	nop
    40000bdc:	d503201f 	nop
    40000be0:	d503201f 	nop
    40000be4:	d503201f 	nop
    40000be8:	d503201f 	nop
    40000bec:	d503201f 	nop
    40000bf0:	d503201f 	nop
    40000bf4:	d503201f 	nop
    40000bf8:	d503201f 	nop
    40000bfc:	d503201f 	nop
    40000c00:	d503201f 	nop
    40000c04:	d503201f 	nop
    40000c08:	d503201f 	nop
    40000c0c:	d503201f 	nop
    40000c10:	d503201f 	nop
    40000c14:	d503201f 	nop
    40000c18:	d503201f 	nop
    40000c1c:	d503201f 	nop
    40000c20:	d503201f 	nop
    40000c24:	d503201f 	nop
    40000c28:	d503201f 	nop
    40000c2c:	d503201f 	nop
    40000c30:	d503201f 	nop
    40000c34:	d503201f 	nop
    40000c38:	d503201f 	nop
    40000c3c:	d503201f 	nop
    40000c40:	d503201f 	nop
    40000c44:	d503201f 	nop
    40000c48:	d503201f 	nop
    40000c4c:	d503201f 	nop
    40000c50:	d503201f 	nop
    40000c54:	d503201f 	nop
    40000c58:	d503201f 	nop
    40000c5c:	d503201f 	nop
    40000c60:	d503201f 	nop
    40000c64:	d503201f 	nop
    40000c68:	d503201f 	nop
    40000c6c:	d503201f 	nop
    40000c70:	d503201f 	nop
    40000c74:	d503201f 	nop
    40000c78:	d503201f 	nop
    40000c7c:	d503201f 	nop
    40000c80:	d503201f 	nop
    40000c84:	d503201f 	nop
    40000c88:	d503201f 	nop
    40000c8c:	d503201f 	nop
    40000c90:	d503201f 	nop
    40000c94:	d503201f 	nop
    40000c98:	d503201f 	nop
    40000c9c:	d503201f 	nop
    40000ca0:	d503201f 	nop
    40000ca4:	d503201f 	nop
    40000ca8:	d503201f 	nop
    40000cac:	d503201f 	nop
    40000cb0:	d503201f 	nop
    40000cb4:	d503201f 	nop
    40000cb8:	d503201f 	nop
    40000cbc:	d503201f 	nop
    40000cc0:	d503201f 	nop
    40000cc4:	d503201f 	nop
    40000cc8:	d503201f 	nop
    40000ccc:	d503201f 	nop
    40000cd0:	d503201f 	nop
    40000cd4:	d503201f 	nop
    40000cd8:	d503201f 	nop
    40000cdc:	d503201f 	nop
    40000ce0:	d503201f 	nop
    40000ce4:	d503201f 	nop
    40000ce8:	d503201f 	nop
    40000cec:	d503201f 	nop
    40000cf0:	d503201f 	nop
    40000cf4:	d503201f 	nop
    40000cf8:	d503201f 	nop
    40000cfc:	d503201f 	nop
    40000d00:	d503201f 	nop
    40000d04:	d503201f 	nop
    40000d08:	d503201f 	nop
    40000d0c:	d503201f 	nop
    40000d10:	d503201f 	nop
    40000d14:	d503201f 	nop
    40000d18:	d503201f 	nop
    40000d1c:	d503201f 	nop
    40000d20:	d503201f 	nop
    40000d24:	d503201f 	nop
    40000d28:	d503201f 	nop
    40000d2c:	d503201f 	nop
    40000d30:	d503201f 	nop
    40000d34:	d503201f 	nop
    40000d38:	d503201f 	nop
    40000d3c:	d503201f 	nop
    40000d40:	d503201f 	nop
    40000d44:	d503201f 	nop
    40000d48:	d503201f 	nop
    40000d4c:	d503201f 	nop
    40000d50:	d503201f 	nop
    40000d54:	d503201f 	nop
    40000d58:	d503201f 	nop
    40000d5c:	d503201f 	nop
    40000d60:	d503201f 	nop
    40000d64:	d503201f 	nop
    40000d68:	d503201f 	nop
    40000d6c:	d503201f 	nop
    40000d70:	d503201f 	nop
    40000d74:	d503201f 	nop
    40000d78:	d503201f 	nop
    40000d7c:	d503201f 	nop
    40000d80:	d503201f 	nop
    40000d84:	d503201f 	nop
    40000d88:	d503201f 	nop
    40000d8c:	d503201f 	nop
    40000d90:	d503201f 	nop
    40000d94:	d503201f 	nop
    40000d98:	d503201f 	nop
    40000d9c:	d503201f 	nop
    40000da0:	d503201f 	nop
    40000da4:	d503201f 	nop
    40000da8:	d503201f 	nop
    40000dac:	d503201f 	nop
    40000db0:	d503201f 	nop
    40000db4:	d503201f 	nop
    40000db8:	d503201f 	nop
    40000dbc:	d503201f 	nop
    40000dc0:	d503201f 	nop
    40000dc4:	d503201f 	nop
    40000dc8:	d503201f 	nop
    40000dcc:	d503201f 	nop
    40000dd0:	d503201f 	nop
    40000dd4:	d503201f 	nop
    40000dd8:	d503201f 	nop
    40000ddc:	d503201f 	nop
    40000de0:	d503201f 	nop
    40000de4:	d503201f 	nop
    40000de8:	d503201f 	nop
    40000dec:	d503201f 	nop
    40000df0:	d503201f 	nop
    40000df4:	d503201f 	nop
    40000df8:	d503201f 	nop
    40000dfc:	d503201f 	nop
    40000e00:	d503201f 	nop
    40000e04:	d503201f 	nop
    40000e08:	d503201f 	nop
    40000e0c:	d503201f 	nop
    40000e10:	d503201f 	nop
    40000e14:	d503201f 	nop
    40000e18:	d503201f 	nop
    40000e1c:	d503201f 	nop
    40000e20:	d503201f 	nop
    40000e24:	d503201f 	nop
    40000e28:	d503201f 	nop
    40000e2c:	d503201f 	nop
    40000e30:	d503201f 	nop
    40000e34:	d503201f 	nop
    40000e38:	d503201f 	nop
    40000e3c:	d503201f 	nop
    40000e40:	d503201f 	nop
    40000e44:	d503201f 	nop
    40000e48:	d503201f 	nop
    40000e4c:	d503201f 	nop
    40000e50:	d503201f 	nop
    40000e54:	d503201f 	nop
    40000e58:	d503201f 	nop
    40000e5c:	d503201f 	nop
    40000e60:	d503201f 	nop
    40000e64:	d503201f 	nop
    40000e68:	d503201f 	nop
    40000e6c:	d503201f 	nop
    40000e70:	d503201f 	nop
    40000e74:	d503201f 	nop
    40000e78:	d503201f 	nop
    40000e7c:	d503201f 	nop
    40000e80:	d503201f 	nop
    40000e84:	d503201f 	nop
    40000e88:	d503201f 	nop
    40000e8c:	d503201f 	nop
    40000e90:	d503201f 	nop
    40000e94:	d503201f 	nop
    40000e98:	d503201f 	nop
    40000e9c:	d503201f 	nop
    40000ea0:	d503201f 	nop
    40000ea4:	d503201f 	nop
    40000ea8:	d503201f 	nop
    40000eac:	d503201f 	nop
    40000eb0:	d503201f 	nop
    40000eb4:	d503201f 	nop
    40000eb8:	d503201f 	nop
    40000ebc:	d503201f 	nop
    40000ec0:	d503201f 	nop
    40000ec4:	d503201f 	nop
    40000ec8:	d503201f 	nop
    40000ecc:	d503201f 	nop
    40000ed0:	d503201f 	nop
    40000ed4:	d503201f 	nop
    40000ed8:	d503201f 	nop
    40000edc:	d503201f 	nop
    40000ee0:	d503201f 	nop
    40000ee4:	d503201f 	nop
    40000ee8:	d503201f 	nop
    40000eec:	d503201f 	nop
    40000ef0:	d503201f 	nop
    40000ef4:	d503201f 	nop
    40000ef8:	d503201f 	nop
    40000efc:	d503201f 	nop
    40000f00:	d503201f 	nop
    40000f04:	d503201f 	nop
    40000f08:	d503201f 	nop
    40000f0c:	d503201f 	nop
    40000f10:	d503201f 	nop
    40000f14:	d503201f 	nop
    40000f18:	d503201f 	nop
    40000f1c:	d503201f 	nop
    40000f20:	d503201f 	nop
    40000f24:	d503201f 	nop
    40000f28:	d503201f 	nop
    40000f2c:	d503201f 	nop
    40000f30:	d503201f 	nop
    40000f34:	d503201f 	nop
    40000f38:	d503201f 	nop
    40000f3c:	d503201f 	nop
    40000f40:	d503201f 	nop
    40000f44:	d503201f 	nop
    40000f48:	d503201f 	nop
    40000f4c:	d503201f 	nop
    40000f50:	d503201f 	nop
    40000f54:	d503201f 	nop
    40000f58:	d503201f 	nop
    40000f5c:	d503201f 	nop
    40000f60:	d503201f 	nop
    40000f64:	d503201f 	nop
    40000f68:	d503201f 	nop
    40000f6c:	d503201f 	nop
    40000f70:	d503201f 	nop
    40000f74:	d503201f 	nop
    40000f78:	d503201f 	nop
    40000f7c:	d503201f 	nop
    40000f80:	d503201f 	nop
    40000f84:	d503201f 	nop
    40000f88:	d503201f 	nop
    40000f8c:	d503201f 	nop
    40000f90:	d503201f 	nop
    40000f94:	d503201f 	nop
    40000f98:	d503201f 	nop
    40000f9c:	d503201f 	nop
    40000fa0:	d503201f 	nop
    40000fa4:	d503201f 	nop
    40000fa8:	d503201f 	nop
    40000fac:	d503201f 	nop
    40000fb0:	d503201f 	nop
    40000fb4:	d503201f 	nop
    40000fb8:	d503201f 	nop
    40000fbc:	d503201f 	nop
    40000fc0:	d503201f 	nop
    40000fc4:	d503201f 	nop
    40000fc8:	d503201f 	nop
    40000fcc:	d503201f 	nop
    40000fd0:	d503201f 	nop
    40000fd4:	d503201f 	nop
    40000fd8:	d503201f 	nop
    40000fdc:	d503201f 	nop
    40000fe0:	d503201f 	nop
    40000fe4:	d503201f 	nop
    40000fe8:	d503201f 	nop
    40000fec:	d503201f 	nop
    40000ff0:	d503201f 	nop
    40000ff4:	d503201f 	nop
    40000ff8:	d503201f 	nop
    40000ffc:	d503201f 	nop

0000000040001000 <_el2_cur_sp0_sync>:
.endm

.section .text
.align 11
_el2_cur_sp0_sync:
    EL2_CALL_WITH_CONTEXT el2_cur_sp0_sync_handler
    40001000:	d10403ff 	sub	sp, sp, #0x100
    40001004:	a90007e0 	stp	x0, x1, [sp]
    40001008:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000100c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001010:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001014:	a90427e8 	stp	x8, x9, [sp, #64]
    40001018:	a9052fea 	stp	x10, x11, [sp, #80]
    4000101c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001020:	a9073fee 	stp	x14, x15, [sp, #112]
    40001024:	a90847f0 	stp	x16, x17, [sp, #128]
    40001028:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000102c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001030:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001034:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001038:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000103c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001040:	f9007bfe 	str	x30, [sp, #240]
    40001044:	94000cab 	bl	400042f0 <el2_cur_sp0_sync_handler>
    40001048:	a94007e0 	ldp	x0, x1, [sp]
    4000104c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001050:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001054:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001058:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000105c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001060:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001064:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001068:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000106c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001070:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001074:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001078:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000107c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001080:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001084:	f9407bfe 	ldr	x30, [sp, #240]
    40001088:	910403ff 	add	sp, sp, #0x100
    4000108c:	d69f03e0 	eret

0000000040001090 <_el2_cur_sp0_irq>:

_el2_cur_sp0_irq:
    EL2_CALL_WITH_CONTEXT el2_cur_sp0_irq_handler
    40001090:	d10403ff 	sub	sp, sp, #0x100
    40001094:	a90007e0 	stp	x0, x1, [sp]
    40001098:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000109c:	a90217e4 	stp	x4, x5, [sp, #32]
    400010a0:	a9031fe6 	stp	x6, x7, [sp, #48]
    400010a4:	a90427e8 	stp	x8, x9, [sp, #64]
    400010a8:	a9052fea 	stp	x10, x11, [sp, #80]
    400010ac:	a90637ec 	stp	x12, x13, [sp, #96]
    400010b0:	a9073fee 	stp	x14, x15, [sp, #112]
    400010b4:	a90847f0 	stp	x16, x17, [sp, #128]
    400010b8:	a9094ff2 	stp	x18, x19, [sp, #144]
    400010bc:	a90a57f4 	stp	x20, x21, [sp, #160]
    400010c0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400010c4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400010c8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400010cc:	a90e77fc 	stp	x28, x29, [sp, #224]
    400010d0:	f9007bfe 	str	x30, [sp, #240]
    400010d4:	94000bb5 	bl	40003fa8 <el2_cur_sp0_irq_handler>
    400010d8:	a94007e0 	ldp	x0, x1, [sp]
    400010dc:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400010e0:	a94217e4 	ldp	x4, x5, [sp, #32]
    400010e4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    400010e8:	a94427e8 	ldp	x8, x9, [sp, #64]
    400010ec:	a9452fea 	ldp	x10, x11, [sp, #80]
    400010f0:	a94637ec 	ldp	x12, x13, [sp, #96]
    400010f4:	a9473fee 	ldp	x14, x15, [sp, #112]
    400010f8:	a94847f0 	ldp	x16, x17, [sp, #128]
    400010fc:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001100:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001104:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001108:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000110c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001110:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001114:	f9407bfe 	ldr	x30, [sp, #240]
    40001118:	910403ff 	add	sp, sp, #0x100
    4000111c:	d69f03e0 	eret

0000000040001120 <_el2_cur_sp0_fiq>:

_el2_cur_sp0_fiq:
    EL2_CALL_WITH_CONTEXT el2_cur_sp0_fiq_handler
    40001120:	d10403ff 	sub	sp, sp, #0x100
    40001124:	a90007e0 	stp	x0, x1, [sp]
    40001128:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000112c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001130:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001134:	a90427e8 	stp	x8, x9, [sp, #64]
    40001138:	a9052fea 	stp	x10, x11, [sp, #80]
    4000113c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001140:	a9073fee 	stp	x14, x15, [sp, #112]
    40001144:	a90847f0 	stp	x16, x17, [sp, #128]
    40001148:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000114c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001150:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001154:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001158:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000115c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001160:	f9007bfe 	str	x30, [sp, #240]
    40001164:	94000c0f 	bl	400041a0 <el2_cur_sp0_fiq_handler>
    40001168:	a94007e0 	ldp	x0, x1, [sp]
    4000116c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001170:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001174:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001178:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000117c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001180:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001184:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001188:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000118c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001190:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001194:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001198:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000119c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400011a0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400011a4:	f9407bfe 	ldr	x30, [sp, #240]
    400011a8:	910403ff 	add	sp, sp, #0x100
    400011ac:	d69f03e0 	eret

00000000400011b0 <_el2_cur_sp0_serror>:

_el2_cur_sp0_serror:
    EL2_CALL_WITH_CONTEXT el2_cur_sp0_serror_handler
    400011b0:	d10403ff 	sub	sp, sp, #0x100
    400011b4:	a90007e0 	stp	x0, x1, [sp]
    400011b8:	a9010fe2 	stp	x2, x3, [sp, #16]
    400011bc:	a90217e4 	stp	x4, x5, [sp, #32]
    400011c0:	a9031fe6 	stp	x6, x7, [sp, #48]
    400011c4:	a90427e8 	stp	x8, x9, [sp, #64]
    400011c8:	a9052fea 	stp	x10, x11, [sp, #80]
    400011cc:	a90637ec 	stp	x12, x13, [sp, #96]
    400011d0:	a9073fee 	stp	x14, x15, [sp, #112]
    400011d4:	a90847f0 	stp	x16, x17, [sp, #128]
    400011d8:	a9094ff2 	stp	x18, x19, [sp, #144]
    400011dc:	a90a57f4 	stp	x20, x21, [sp, #160]
    400011e0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400011e4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400011e8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400011ec:	a90e77fc 	stp	x28, x29, [sp, #224]
    400011f0:	f9007bfe 	str	x30, [sp, #240]
    400011f4:	94000b82 	bl	40003ffc <el2_cur_sp0_serror_handler>
    400011f8:	a94007e0 	ldp	x0, x1, [sp]
    400011fc:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001200:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001204:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001208:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000120c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001210:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001214:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001218:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000121c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001220:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001224:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001228:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000122c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001230:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001234:	f9407bfe 	ldr	x30, [sp, #240]
    40001238:	910403ff 	add	sp, sp, #0x100
    4000123c:	d69f03e0 	eret

0000000040001240 <_el2_cur_spx_sync>:

_el2_cur_spx_sync:
    EL2_CALL_WITH_CONTEXT el2_cur_spx_sync_handler
    40001240:	d10403ff 	sub	sp, sp, #0x100
    40001244:	a90007e0 	stp	x0, x1, [sp]
    40001248:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000124c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001250:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001254:	a90427e8 	stp	x8, x9, [sp, #64]
    40001258:	a9052fea 	stp	x10, x11, [sp, #80]
    4000125c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001260:	a9073fee 	stp	x14, x15, [sp, #112]
    40001264:	a90847f0 	stp	x16, x17, [sp, #128]
    40001268:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000126c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001270:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001274:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001278:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000127c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001280:	f9007bfe 	str	x30, [sp, #240]
    40001284:	94000bf1 	bl	40004248 <el2_cur_spx_sync_handler>
    40001288:	a94007e0 	ldp	x0, x1, [sp]
    4000128c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001290:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001294:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001298:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000129c:	a9452fea 	ldp	x10, x11, [sp, #80]
    400012a0:	a94637ec 	ldp	x12, x13, [sp, #96]
    400012a4:	a9473fee 	ldp	x14, x15, [sp, #112]
    400012a8:	a94847f0 	ldp	x16, x17, [sp, #128]
    400012ac:	a9494ff2 	ldp	x18, x19, [sp, #144]
    400012b0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    400012b4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    400012b8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    400012bc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400012c0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400012c4:	f9407bfe 	ldr	x30, [sp, #240]
    400012c8:	910403ff 	add	sp, sp, #0x100
    400012cc:	d69f03e0 	eret

00000000400012d0 <_el2_cur_spx_irq>:

_el2_cur_spx_irq:
    EL2_CALL_WITH_CONTEXT el2_cur_spx_irq_handler
    400012d0:	d10403ff 	sub	sp, sp, #0x100
    400012d4:	a90007e0 	stp	x0, x1, [sp]
    400012d8:	a9010fe2 	stp	x2, x3, [sp, #16]
    400012dc:	a90217e4 	stp	x4, x5, [sp, #32]
    400012e0:	a9031fe6 	stp	x6, x7, [sp, #48]
    400012e4:	a90427e8 	stp	x8, x9, [sp, #64]
    400012e8:	a9052fea 	stp	x10, x11, [sp, #80]
    400012ec:	a90637ec 	stp	x12, x13, [sp, #96]
    400012f0:	a9073fee 	stp	x14, x15, [sp, #112]
    400012f4:	a90847f0 	stp	x16, x17, [sp, #128]
    400012f8:	a9094ff2 	stp	x18, x19, [sp, #144]
    400012fc:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001300:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001304:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001308:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000130c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001310:	f9007bfe 	str	x30, [sp, #240]
    40001314:	94000c0c 	bl	40004344 <el2_cur_spx_irq_handler>
    40001318:	a94007e0 	ldp	x0, x1, [sp]
    4000131c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001320:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001324:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001328:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000132c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001330:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001334:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001338:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000133c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001340:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001344:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001348:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000134c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001350:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001354:	f9407bfe 	ldr	x30, [sp, #240]
    40001358:	910403ff 	add	sp, sp, #0x100
    4000135c:	d69f03e0 	eret

0000000040001360 <_el2_cur_spx_fiq>:

_el2_cur_spx_fiq:
    EL2_CALL_WITH_CONTEXT el2_cur_spx_fiq_handler
    40001360:	d10403ff 	sub	sp, sp, #0x100
    40001364:	a90007e0 	stp	x0, x1, [sp]
    40001368:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000136c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001370:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001374:	a90427e8 	stp	x8, x9, [sp, #64]
    40001378:	a9052fea 	stp	x10, x11, [sp, #80]
    4000137c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001380:	a9073fee 	stp	x14, x15, [sp, #112]
    40001384:	a90847f0 	stp	x16, x17, [sp, #128]
    40001388:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000138c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001390:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001394:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001398:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000139c:	a90e77fc 	stp	x28, x29, [sp, #224]
    400013a0:	f9007bfe 	str	x30, [sp, #240]
    400013a4:	94000b55 	bl	400040f8 <el2_cur_spx_fiq_handler>
    400013a8:	a94007e0 	ldp	x0, x1, [sp]
    400013ac:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400013b0:	a94217e4 	ldp	x4, x5, [sp, #32]
    400013b4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    400013b8:	a94427e8 	ldp	x8, x9, [sp, #64]
    400013bc:	a9452fea 	ldp	x10, x11, [sp, #80]
    400013c0:	a94637ec 	ldp	x12, x13, [sp, #96]
    400013c4:	a9473fee 	ldp	x14, x15, [sp, #112]
    400013c8:	a94847f0 	ldp	x16, x17, [sp, #128]
    400013cc:	a9494ff2 	ldp	x18, x19, [sp, #144]
    400013d0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    400013d4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    400013d8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    400013dc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400013e0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400013e4:	f9407bfe 	ldr	x30, [sp, #240]
    400013e8:	910403ff 	add	sp, sp, #0x100
    400013ec:	d69f03e0 	eret

00000000400013f0 <_el2_cur_spx_serror>:

_el2_cur_spx_serror:
    EL2_CALL_WITH_CONTEXT el2_cur_spx_serror_handler
    400013f0:	d10403ff 	sub	sp, sp, #0x100
    400013f4:	a90007e0 	stp	x0, x1, [sp]
    400013f8:	a9010fe2 	stp	x2, x3, [sp, #16]
    400013fc:	a90217e4 	stp	x4, x5, [sp, #32]
    40001400:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001404:	a90427e8 	stp	x8, x9, [sp, #64]
    40001408:	a9052fea 	stp	x10, x11, [sp, #80]
    4000140c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001410:	a9073fee 	stp	x14, x15, [sp, #112]
    40001414:	a90847f0 	stp	x16, x17, [sp, #128]
    40001418:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000141c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001420:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001424:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001428:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000142c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001430:	f9007bfe 	str	x30, [sp, #240]
    40001434:	94000a9e 	bl	40003eac <el2_cur_spx_serror_handler>
    40001438:	a94007e0 	ldp	x0, x1, [sp]
    4000143c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001440:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001444:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001448:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000144c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001450:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001454:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001458:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000145c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001460:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001464:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001468:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000146c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001470:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001474:	f9407bfe 	ldr	x30, [sp, #240]
    40001478:	910403ff 	add	sp, sp, #0x100
    4000147c:	d69f03e0 	eret

0000000040001480 <_el2_low_a64_sync>:

_el2_low_a64_sync:
    EL2_CALL_WITH_CONTEXT el2_low_a64_sync_handler
    40001480:	d10403ff 	sub	sp, sp, #0x100
    40001484:	a90007e0 	stp	x0, x1, [sp]
    40001488:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000148c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001490:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001494:	a90427e8 	stp	x8, x9, [sp, #64]
    40001498:	a9052fea 	stp	x10, x11, [sp, #80]
    4000149c:	a90637ec 	stp	x12, x13, [sp, #96]
    400014a0:	a9073fee 	stp	x14, x15, [sp, #112]
    400014a4:	a90847f0 	stp	x16, x17, [sp, #128]
    400014a8:	a9094ff2 	stp	x18, x19, [sp, #144]
    400014ac:	a90a57f4 	stp	x20, x21, [sp, #160]
    400014b0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400014b4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400014b8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400014bc:	a90e77fc 	stp	x28, x29, [sp, #224]
    400014c0:	f9007bfe 	str	x30, [sp, #240]
    400014c4:	94000aa4 	bl	40003f54 <el2_low_a64_sync_handler>
    400014c8:	a94007e0 	ldp	x0, x1, [sp]
    400014cc:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400014d0:	a94217e4 	ldp	x4, x5, [sp, #32]
    400014d4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    400014d8:	a94427e8 	ldp	x8, x9, [sp, #64]
    400014dc:	a9452fea 	ldp	x10, x11, [sp, #80]
    400014e0:	a94637ec 	ldp	x12, x13, [sp, #96]
    400014e4:	a9473fee 	ldp	x14, x15, [sp, #112]
    400014e8:	a94847f0 	ldp	x16, x17, [sp, #128]
    400014ec:	a9494ff2 	ldp	x18, x19, [sp, #144]
    400014f0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    400014f4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    400014f8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    400014fc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001500:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001504:	f9407bfe 	ldr	x30, [sp, #240]
    40001508:	910403ff 	add	sp, sp, #0x100
    4000150c:	d69f03e0 	eret

0000000040001510 <_el2_low_a64_irq>:

_el2_low_a64_irq:
    EL2_CALL_WITH_CONTEXT el2_low_a64_irq_handler
    40001510:	d10403ff 	sub	sp, sp, #0x100
    40001514:	a90007e0 	stp	x0, x1, [sp]
    40001518:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000151c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001520:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001524:	a90427e8 	stp	x8, x9, [sp, #64]
    40001528:	a9052fea 	stp	x10, x11, [sp, #80]
    4000152c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001530:	a9073fee 	stp	x14, x15, [sp, #112]
    40001534:	a90847f0 	stp	x16, x17, [sp, #128]
    40001538:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000153c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001540:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001544:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001548:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000154c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001550:	f9007bfe 	str	x30, [sp, #240]
    40001554:	94000abf 	bl	40004050 <el2_low_a64_irq_handler>
    40001558:	a94007e0 	ldp	x0, x1, [sp]
    4000155c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001560:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001564:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001568:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000156c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001570:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001574:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001578:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000157c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001580:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001584:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001588:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000158c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001590:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001594:	f9407bfe 	ldr	x30, [sp, #240]
    40001598:	910403ff 	add	sp, sp, #0x100
    4000159c:	d69f03e0 	eret

00000000400015a0 <_el2_low_a64_fiq>:

_el2_low_a64_fiq:
    EL2_CALL_WITH_CONTEXT el2_low_a64_fiq_handler
    400015a0:	d10403ff 	sub	sp, sp, #0x100
    400015a4:	a90007e0 	stp	x0, x1, [sp]
    400015a8:	a9010fe2 	stp	x2, x3, [sp, #16]
    400015ac:	a90217e4 	stp	x4, x5, [sp, #32]
    400015b0:	a9031fe6 	stp	x6, x7, [sp, #48]
    400015b4:	a90427e8 	stp	x8, x9, [sp, #64]
    400015b8:	a9052fea 	stp	x10, x11, [sp, #80]
    400015bc:	a90637ec 	stp	x12, x13, [sp, #96]
    400015c0:	a9073fee 	stp	x14, x15, [sp, #112]
    400015c4:	a90847f0 	stp	x16, x17, [sp, #128]
    400015c8:	a9094ff2 	stp	x18, x19, [sp, #144]
    400015cc:	a90a57f4 	stp	x20, x21, [sp, #160]
    400015d0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400015d4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400015d8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400015dc:	a90e77fc 	stp	x28, x29, [sp, #224]
    400015e0:	f9007bfe 	str	x30, [sp, #240]
    400015e4:	94000ab0 	bl	400040a4 <el2_low_a64_fiq_handler>
    400015e8:	a94007e0 	ldp	x0, x1, [sp]
    400015ec:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400015f0:	a94217e4 	ldp	x4, x5, [sp, #32]
    400015f4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    400015f8:	a94427e8 	ldp	x8, x9, [sp, #64]
    400015fc:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001600:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001604:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001608:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000160c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001610:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001614:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001618:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000161c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001620:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001624:	f9407bfe 	ldr	x30, [sp, #240]
    40001628:	910403ff 	add	sp, sp, #0x100
    4000162c:	d69f03e0 	eret

0000000040001630 <_el2_low_a64_serror>:

_el2_low_a64_serror:
    EL2_CALL_WITH_CONTEXT el2_low_a64_serror_handler
    40001630:	d10403ff 	sub	sp, sp, #0x100
    40001634:	a90007e0 	stp	x0, x1, [sp]
    40001638:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000163c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001640:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001644:	a90427e8 	stp	x8, x9, [sp, #64]
    40001648:	a9052fea 	stp	x10, x11, [sp, #80]
    4000164c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001650:	a9073fee 	stp	x14, x15, [sp, #112]
    40001654:	a90847f0 	stp	x16, x17, [sp, #128]
    40001658:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000165c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001660:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001664:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001668:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000166c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001670:	f9007bfe 	str	x30, [sp, #240]
    40001674:	94000a23 	bl	40003f00 <el2_low_a64_serror_handler>
    40001678:	a94007e0 	ldp	x0, x1, [sp]
    4000167c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001680:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001684:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001688:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000168c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001690:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001694:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001698:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000169c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    400016a0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    400016a4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    400016a8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    400016ac:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400016b0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400016b4:	f9407bfe 	ldr	x30, [sp, #240]
    400016b8:	910403ff 	add	sp, sp, #0x100
    400016bc:	d69f03e0 	eret

00000000400016c0 <_el2_low_a32_sync>:

_el2_low_a32_sync:
    EL2_CALL_WITH_CONTEXT el2_low_a32_sync_handler
    400016c0:	d10403ff 	sub	sp, sp, #0x100
    400016c4:	a90007e0 	stp	x0, x1, [sp]
    400016c8:	a9010fe2 	stp	x2, x3, [sp, #16]
    400016cc:	a90217e4 	stp	x4, x5, [sp, #32]
    400016d0:	a9031fe6 	stp	x6, x7, [sp, #48]
    400016d4:	a90427e8 	stp	x8, x9, [sp, #64]
    400016d8:	a9052fea 	stp	x10, x11, [sp, #80]
    400016dc:	a90637ec 	stp	x12, x13, [sp, #96]
    400016e0:	a9073fee 	stp	x14, x15, [sp, #112]
    400016e4:	a90847f0 	stp	x16, x17, [sp, #128]
    400016e8:	a9094ff2 	stp	x18, x19, [sp, #144]
    400016ec:	a90a57f4 	stp	x20, x21, [sp, #160]
    400016f0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400016f4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400016f8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400016fc:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001700:	f9007bfe 	str	x30, [sp, #240]
    40001704:	94000ae6 	bl	4000429c <el2_low_a32_sync_handler>
    40001708:	a94007e0 	ldp	x0, x1, [sp]
    4000170c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001710:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001714:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001718:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000171c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001720:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001724:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001728:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000172c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001730:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001734:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001738:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000173c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001740:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001744:	f9407bfe 	ldr	x30, [sp, #240]
    40001748:	910403ff 	add	sp, sp, #0x100
    4000174c:	d69f03e0 	eret

0000000040001750 <_el2_low_a32_irq>:

_el2_low_a32_irq:
    EL2_CALL_WITH_CONTEXT el2_low_a32_irq_handler
    40001750:	d10403ff 	sub	sp, sp, #0x100
    40001754:	a90007e0 	stp	x0, x1, [sp]
    40001758:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000175c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001760:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001764:	a90427e8 	stp	x8, x9, [sp, #64]
    40001768:	a9052fea 	stp	x10, x11, [sp, #80]
    4000176c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001770:	a9073fee 	stp	x14, x15, [sp, #112]
    40001774:	a90847f0 	stp	x16, x17, [sp, #128]
    40001778:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000177c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001780:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001784:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001788:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000178c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001790:	f9007bfe 	str	x30, [sp, #240]
    40001794:	94000a6e 	bl	4000414c <el2_low_a32_irq_handler>
    40001798:	a94007e0 	ldp	x0, x1, [sp]
    4000179c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400017a0:	a94217e4 	ldp	x4, x5, [sp, #32]
    400017a4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    400017a8:	a94427e8 	ldp	x8, x9, [sp, #64]
    400017ac:	a9452fea 	ldp	x10, x11, [sp, #80]
    400017b0:	a94637ec 	ldp	x12, x13, [sp, #96]
    400017b4:	a9473fee 	ldp	x14, x15, [sp, #112]
    400017b8:	a94847f0 	ldp	x16, x17, [sp, #128]
    400017bc:	a9494ff2 	ldp	x18, x19, [sp, #144]
    400017c0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    400017c4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    400017c8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    400017cc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400017d0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400017d4:	f9407bfe 	ldr	x30, [sp, #240]
    400017d8:	910403ff 	add	sp, sp, #0x100
    400017dc:	d69f03e0 	eret

00000000400017e0 <_el2_low_a32_fiq>:

_el2_low_a32_fiq:
    EL2_CALL_WITH_CONTEXT el2_low_a32_fiq_handler
    400017e0:	d10403ff 	sub	sp, sp, #0x100
    400017e4:	a90007e0 	stp	x0, x1, [sp]
    400017e8:	a9010fe2 	stp	x2, x3, [sp, #16]
    400017ec:	a90217e4 	stp	x4, x5, [sp, #32]
    400017f0:	a9031fe6 	stp	x6, x7, [sp, #48]
    400017f4:	a90427e8 	stp	x8, x9, [sp, #64]
    400017f8:	a9052fea 	stp	x10, x11, [sp, #80]
    400017fc:	a90637ec 	stp	x12, x13, [sp, #96]
    40001800:	a9073fee 	stp	x14, x15, [sp, #112]
    40001804:	a90847f0 	stp	x16, x17, [sp, #128]
    40001808:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000180c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001810:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001814:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001818:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000181c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001820:	f9007bfe 	str	x30, [sp, #240]
    40001824:	94000a74 	bl	400041f4 <el2_low_a32_fiq_handler>
    40001828:	a94007e0 	ldp	x0, x1, [sp]
    4000182c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001830:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001834:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001838:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000183c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001840:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001844:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001848:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000184c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001850:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001854:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001858:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000185c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001860:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001864:	f9407bfe 	ldr	x30, [sp, #240]
    40001868:	910403ff 	add	sp, sp, #0x100
    4000186c:	d69f03e0 	eret

0000000040001870 <_el2_low_a32_serror>:

_el2_low_a32_serror:
    EL2_CALL_WITH_CONTEXT el2_low_a32_serror_handler
    40001870:	d10403ff 	sub	sp, sp, #0x100
    40001874:	a90007e0 	stp	x0, x1, [sp]
    40001878:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000187c:	a90217e4 	stp	x4, x5, [sp, #32]
    40001880:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001884:	a90427e8 	stp	x8, x9, [sp, #64]
    40001888:	a9052fea 	stp	x10, x11, [sp, #80]
    4000188c:	a90637ec 	stp	x12, x13, [sp, #96]
    40001890:	a9073fee 	stp	x14, x15, [sp, #112]
    40001894:	a90847f0 	stp	x16, x17, [sp, #128]
    40001898:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000189c:	a90a57f4 	stp	x20, x21, [sp, #160]
    400018a0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400018a4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400018a8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400018ac:	a90e77fc 	stp	x28, x29, [sp, #224]
    400018b0:	f9007bfe 	str	x30, [sp, #240]
    400018b4:	94000969 	bl	40003e58 <el2_low_a32_serror_handler>
    400018b8:	a94007e0 	ldp	x0, x1, [sp]
    400018bc:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400018c0:	a94217e4 	ldp	x4, x5, [sp, #32]
    400018c4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    400018c8:	a94427e8 	ldp	x8, x9, [sp, #64]
    400018cc:	a9452fea 	ldp	x10, x11, [sp, #80]
    400018d0:	a94637ec 	ldp	x12, x13, [sp, #96]
    400018d4:	a9473fee 	ldp	x14, x15, [sp, #112]
    400018d8:	a94847f0 	ldp	x16, x17, [sp, #128]
    400018dc:	a9494ff2 	ldp	x18, x19, [sp, #144]
    400018e0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    400018e4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    400018e8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    400018ec:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400018f0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400018f4:	f9407bfe 	ldr	x30, [sp, #240]
    400018f8:	910403ff 	add	sp, sp, #0x100
    400018fc:	d69f03e0 	eret

0000000040001900 <_exceptions_get_DAIF>:
.section .text
.align 2

.global _exceptions_get_DAIF
_exceptions_get_DAIF:
    mrs x0, DAIF
    40001900:	d53b4220 	mrs	x0, daif
    ret
    40001904:	d65f03c0 	ret

0000000040001908 <_fiq_exceptions_enable>:

.global _fiq_exceptions_enable
_fiq_exceptions_enable:
    msr daifclr, #0x1
    40001908:	d50341ff 	msr	daifclr, #0x1
    isb
    4000190c:	d5033fdf 	isb
    ret
    40001910:	d65f03c0 	ret

0000000040001914 <_irq_exceptions_enable>:

.global _irq_exceptions_enable
_irq_exceptions_enable:
    msr daifclr, #0x2
    40001914:	d50342ff 	msr	daifclr, #0x2
    isb
    40001918:	d5033fdf 	isb
    ret
    4000191c:	d65f03c0 	ret

0000000040001920 <_serror_exceptions_enable>:

.global _serror_exceptions_enable
_serror_exceptions_enable:
    msr daifclr, #0x4
    40001920:	d50344ff 	msr	daifclr, #0x4
    isb
    40001924:	d5033fdf 	isb
    ret
    40001928:	d65f03c0 	ret

000000004000192c <_debug_exceptions_enable>:

.global _debug_exceptions_enable
_debug_exceptions_enable:
    msr daifclr, #0x8
    4000192c:	d50348ff 	msr	daifclr, #0x8
    isb
    40001930:	d5033fdf 	isb
    ret
    40001934:	d65f03c0 	ret

0000000040001938 <_fiq_exceptions_disable>:

.global _fiq_exceptions_disable
_fiq_exceptions_disable:
    msr daifset, #0x1
    40001938:	d50341df 	msr	daifset, #0x1
    isb
    4000193c:	d5033fdf 	isb
    ret
    40001940:	d65f03c0 	ret

0000000040001944 <_irq_exceptions_disable>:

.global _irq_exceptions_disable
_irq_exceptions_disable:
    msr daifset, #0x2
    40001944:	d50342df 	msr	daifset, #0x2
    isb
    40001948:	d5033fdf 	isb
    ret
    4000194c:	d65f03c0 	ret

0000000040001950 <_serror_exceptions_disable>:

.global _serror_exceptions_disable
_serror_exceptions_disable:
    msr daifset, #0x4
    40001950:	d50344df 	msr	daifset, #0x4
    isb
    40001954:	d5033fdf 	isb
    ret
    40001958:	d65f03c0 	ret

000000004000195c <_debug_exceptions_disable>:

.global _debug_exceptions_disable
_debug_exceptions_disable:
    msr daifset, #0x8
    4000195c:	d50348df 	msr	daifset, #0x8
    isb
    40001960:	d5033fdf 	isb
    ret
    40001964:	d65f03c0 	ret
	...

0000000040002000 <_el1_init_vector>:
.section .text
.global _el1_init_vector
.align 4
_el1_init_vector:
    adr     x0, _el1_vector_table
    40002000:	10034000 	adr	x0, 40008800 <_el1_vector_table>
    msr     VBAR_EL1, x0
    40002004:	d518c000 	msr	vbar_el1, x0
    isb
    40002008:	d5033fdf 	isb
    ret
    4000200c:	d65f03c0 	ret
    40002010:	d503201f 	nop
    40002014:	d503201f 	nop
    40002018:	d503201f 	nop
    4000201c:	d503201f 	nop
    40002020:	d503201f 	nop
    40002024:	d503201f 	nop
    40002028:	d503201f 	nop
    4000202c:	d503201f 	nop
    40002030:	d503201f 	nop
    40002034:	d503201f 	nop
    40002038:	d503201f 	nop
    4000203c:	d503201f 	nop
    40002040:	d503201f 	nop
    40002044:	d503201f 	nop
    40002048:	d503201f 	nop
    4000204c:	d503201f 	nop
    40002050:	d503201f 	nop
    40002054:	d503201f 	nop
    40002058:	d503201f 	nop
    4000205c:	d503201f 	nop
    40002060:	d503201f 	nop
    40002064:	d503201f 	nop
    40002068:	d503201f 	nop
    4000206c:	d503201f 	nop
    40002070:	d503201f 	nop
    40002074:	d503201f 	nop
    40002078:	d503201f 	nop
    4000207c:	d503201f 	nop
    40002080:	d503201f 	nop
    40002084:	d503201f 	nop
    40002088:	d503201f 	nop
    4000208c:	d503201f 	nop
    40002090:	d503201f 	nop
    40002094:	d503201f 	nop
    40002098:	d503201f 	nop
    4000209c:	d503201f 	nop
    400020a0:	d503201f 	nop
    400020a4:	d503201f 	nop
    400020a8:	d503201f 	nop
    400020ac:	d503201f 	nop
    400020b0:	d503201f 	nop
    400020b4:	d503201f 	nop
    400020b8:	d503201f 	nop
    400020bc:	d503201f 	nop
    400020c0:	d503201f 	nop
    400020c4:	d503201f 	nop
    400020c8:	d503201f 	nop
    400020cc:	d503201f 	nop
    400020d0:	d503201f 	nop
    400020d4:	d503201f 	nop
    400020d8:	d503201f 	nop
    400020dc:	d503201f 	nop
    400020e0:	d503201f 	nop
    400020e4:	d503201f 	nop
    400020e8:	d503201f 	nop
    400020ec:	d503201f 	nop
    400020f0:	d503201f 	nop
    400020f4:	d503201f 	nop
    400020f8:	d503201f 	nop
    400020fc:	d503201f 	nop
    40002100:	d503201f 	nop
    40002104:	d503201f 	nop
    40002108:	d503201f 	nop
    4000210c:	d503201f 	nop
    40002110:	d503201f 	nop
    40002114:	d503201f 	nop
    40002118:	d503201f 	nop
    4000211c:	d503201f 	nop
    40002120:	d503201f 	nop
    40002124:	d503201f 	nop
    40002128:	d503201f 	nop
    4000212c:	d503201f 	nop
    40002130:	d503201f 	nop
    40002134:	d503201f 	nop
    40002138:	d503201f 	nop
    4000213c:	d503201f 	nop
    40002140:	d503201f 	nop
    40002144:	d503201f 	nop
    40002148:	d503201f 	nop
    4000214c:	d503201f 	nop
    40002150:	d503201f 	nop
    40002154:	d503201f 	nop
    40002158:	d503201f 	nop
    4000215c:	d503201f 	nop
    40002160:	d503201f 	nop
    40002164:	d503201f 	nop
    40002168:	d503201f 	nop
    4000216c:	d503201f 	nop
    40002170:	d503201f 	nop
    40002174:	d503201f 	nop
    40002178:	d503201f 	nop
    4000217c:	d503201f 	nop
    40002180:	d503201f 	nop
    40002184:	d503201f 	nop
    40002188:	d503201f 	nop
    4000218c:	d503201f 	nop
    40002190:	d503201f 	nop
    40002194:	d503201f 	nop
    40002198:	d503201f 	nop
    4000219c:	d503201f 	nop
    400021a0:	d503201f 	nop
    400021a4:	d503201f 	nop
    400021a8:	d503201f 	nop
    400021ac:	d503201f 	nop
    400021b0:	d503201f 	nop
    400021b4:	d503201f 	nop
    400021b8:	d503201f 	nop
    400021bc:	d503201f 	nop
    400021c0:	d503201f 	nop
    400021c4:	d503201f 	nop
    400021c8:	d503201f 	nop
    400021cc:	d503201f 	nop
    400021d0:	d503201f 	nop
    400021d4:	d503201f 	nop
    400021d8:	d503201f 	nop
    400021dc:	d503201f 	nop
    400021e0:	d503201f 	nop
    400021e4:	d503201f 	nop
    400021e8:	d503201f 	nop
    400021ec:	d503201f 	nop
    400021f0:	d503201f 	nop
    400021f4:	d503201f 	nop
    400021f8:	d503201f 	nop
    400021fc:	d503201f 	nop
    40002200:	d503201f 	nop
    40002204:	d503201f 	nop
    40002208:	d503201f 	nop
    4000220c:	d503201f 	nop
    40002210:	d503201f 	nop
    40002214:	d503201f 	nop
    40002218:	d503201f 	nop
    4000221c:	d503201f 	nop
    40002220:	d503201f 	nop
    40002224:	d503201f 	nop
    40002228:	d503201f 	nop
    4000222c:	d503201f 	nop
    40002230:	d503201f 	nop
    40002234:	d503201f 	nop
    40002238:	d503201f 	nop
    4000223c:	d503201f 	nop
    40002240:	d503201f 	nop
    40002244:	d503201f 	nop
    40002248:	d503201f 	nop
    4000224c:	d503201f 	nop
    40002250:	d503201f 	nop
    40002254:	d503201f 	nop
    40002258:	d503201f 	nop
    4000225c:	d503201f 	nop
    40002260:	d503201f 	nop
    40002264:	d503201f 	nop
    40002268:	d503201f 	nop
    4000226c:	d503201f 	nop
    40002270:	d503201f 	nop
    40002274:	d503201f 	nop
    40002278:	d503201f 	nop
    4000227c:	d503201f 	nop
    40002280:	d503201f 	nop
    40002284:	d503201f 	nop
    40002288:	d503201f 	nop
    4000228c:	d503201f 	nop
    40002290:	d503201f 	nop
    40002294:	d503201f 	nop
    40002298:	d503201f 	nop
    4000229c:	d503201f 	nop
    400022a0:	d503201f 	nop
    400022a4:	d503201f 	nop
    400022a8:	d503201f 	nop
    400022ac:	d503201f 	nop
    400022b0:	d503201f 	nop
    400022b4:	d503201f 	nop
    400022b8:	d503201f 	nop
    400022bc:	d503201f 	nop
    400022c0:	d503201f 	nop
    400022c4:	d503201f 	nop
    400022c8:	d503201f 	nop
    400022cc:	d503201f 	nop
    400022d0:	d503201f 	nop
    400022d4:	d503201f 	nop
    400022d8:	d503201f 	nop
    400022dc:	d503201f 	nop
    400022e0:	d503201f 	nop
    400022e4:	d503201f 	nop
    400022e8:	d503201f 	nop
    400022ec:	d503201f 	nop
    400022f0:	d503201f 	nop
    400022f4:	d503201f 	nop
    400022f8:	d503201f 	nop
    400022fc:	d503201f 	nop
    40002300:	d503201f 	nop
    40002304:	d503201f 	nop
    40002308:	d503201f 	nop
    4000230c:	d503201f 	nop
    40002310:	d503201f 	nop
    40002314:	d503201f 	nop
    40002318:	d503201f 	nop
    4000231c:	d503201f 	nop
    40002320:	d503201f 	nop
    40002324:	d503201f 	nop
    40002328:	d503201f 	nop
    4000232c:	d503201f 	nop
    40002330:	d503201f 	nop
    40002334:	d503201f 	nop
    40002338:	d503201f 	nop
    4000233c:	d503201f 	nop
    40002340:	d503201f 	nop
    40002344:	d503201f 	nop
    40002348:	d503201f 	nop
    4000234c:	d503201f 	nop
    40002350:	d503201f 	nop
    40002354:	d503201f 	nop
    40002358:	d503201f 	nop
    4000235c:	d503201f 	nop
    40002360:	d503201f 	nop
    40002364:	d503201f 	nop
    40002368:	d503201f 	nop
    4000236c:	d503201f 	nop
    40002370:	d503201f 	nop
    40002374:	d503201f 	nop
    40002378:	d503201f 	nop
    4000237c:	d503201f 	nop
    40002380:	d503201f 	nop
    40002384:	d503201f 	nop
    40002388:	d503201f 	nop
    4000238c:	d503201f 	nop
    40002390:	d503201f 	nop
    40002394:	d503201f 	nop
    40002398:	d503201f 	nop
    4000239c:	d503201f 	nop
    400023a0:	d503201f 	nop
    400023a4:	d503201f 	nop
    400023a8:	d503201f 	nop
    400023ac:	d503201f 	nop
    400023b0:	d503201f 	nop
    400023b4:	d503201f 	nop
    400023b8:	d503201f 	nop
    400023bc:	d503201f 	nop
    400023c0:	d503201f 	nop
    400023c4:	d503201f 	nop
    400023c8:	d503201f 	nop
    400023cc:	d503201f 	nop
    400023d0:	d503201f 	nop
    400023d4:	d503201f 	nop
    400023d8:	d503201f 	nop
    400023dc:	d503201f 	nop
    400023e0:	d503201f 	nop
    400023e4:	d503201f 	nop
    400023e8:	d503201f 	nop
    400023ec:	d503201f 	nop
    400023f0:	d503201f 	nop
    400023f4:	d503201f 	nop
    400023f8:	d503201f 	nop
    400023fc:	d503201f 	nop
    40002400:	d503201f 	nop
    40002404:	d503201f 	nop
    40002408:	d503201f 	nop
    4000240c:	d503201f 	nop
    40002410:	d503201f 	nop
    40002414:	d503201f 	nop
    40002418:	d503201f 	nop
    4000241c:	d503201f 	nop
    40002420:	d503201f 	nop
    40002424:	d503201f 	nop
    40002428:	d503201f 	nop
    4000242c:	d503201f 	nop
    40002430:	d503201f 	nop
    40002434:	d503201f 	nop
    40002438:	d503201f 	nop
    4000243c:	d503201f 	nop
    40002440:	d503201f 	nop
    40002444:	d503201f 	nop
    40002448:	d503201f 	nop
    4000244c:	d503201f 	nop
    40002450:	d503201f 	nop
    40002454:	d503201f 	nop
    40002458:	d503201f 	nop
    4000245c:	d503201f 	nop
    40002460:	d503201f 	nop
    40002464:	d503201f 	nop
    40002468:	d503201f 	nop
    4000246c:	d503201f 	nop
    40002470:	d503201f 	nop
    40002474:	d503201f 	nop
    40002478:	d503201f 	nop
    4000247c:	d503201f 	nop
    40002480:	d503201f 	nop
    40002484:	d503201f 	nop
    40002488:	d503201f 	nop
    4000248c:	d503201f 	nop
    40002490:	d503201f 	nop
    40002494:	d503201f 	nop
    40002498:	d503201f 	nop
    4000249c:	d503201f 	nop
    400024a0:	d503201f 	nop
    400024a4:	d503201f 	nop
    400024a8:	d503201f 	nop
    400024ac:	d503201f 	nop
    400024b0:	d503201f 	nop
    400024b4:	d503201f 	nop
    400024b8:	d503201f 	nop
    400024bc:	d503201f 	nop
    400024c0:	d503201f 	nop
    400024c4:	d503201f 	nop
    400024c8:	d503201f 	nop
    400024cc:	d503201f 	nop
    400024d0:	d503201f 	nop
    400024d4:	d503201f 	nop
    400024d8:	d503201f 	nop
    400024dc:	d503201f 	nop
    400024e0:	d503201f 	nop
    400024e4:	d503201f 	nop
    400024e8:	d503201f 	nop
    400024ec:	d503201f 	nop
    400024f0:	d503201f 	nop
    400024f4:	d503201f 	nop
    400024f8:	d503201f 	nop
    400024fc:	d503201f 	nop
    40002500:	d503201f 	nop
    40002504:	d503201f 	nop
    40002508:	d503201f 	nop
    4000250c:	d503201f 	nop
    40002510:	d503201f 	nop
    40002514:	d503201f 	nop
    40002518:	d503201f 	nop
    4000251c:	d503201f 	nop
    40002520:	d503201f 	nop
    40002524:	d503201f 	nop
    40002528:	d503201f 	nop
    4000252c:	d503201f 	nop
    40002530:	d503201f 	nop
    40002534:	d503201f 	nop
    40002538:	d503201f 	nop
    4000253c:	d503201f 	nop
    40002540:	d503201f 	nop
    40002544:	d503201f 	nop
    40002548:	d503201f 	nop
    4000254c:	d503201f 	nop
    40002550:	d503201f 	nop
    40002554:	d503201f 	nop
    40002558:	d503201f 	nop
    4000255c:	d503201f 	nop
    40002560:	d503201f 	nop
    40002564:	d503201f 	nop
    40002568:	d503201f 	nop
    4000256c:	d503201f 	nop
    40002570:	d503201f 	nop
    40002574:	d503201f 	nop
    40002578:	d503201f 	nop
    4000257c:	d503201f 	nop
    40002580:	d503201f 	nop
    40002584:	d503201f 	nop
    40002588:	d503201f 	nop
    4000258c:	d503201f 	nop
    40002590:	d503201f 	nop
    40002594:	d503201f 	nop
    40002598:	d503201f 	nop
    4000259c:	d503201f 	nop
    400025a0:	d503201f 	nop
    400025a4:	d503201f 	nop
    400025a8:	d503201f 	nop
    400025ac:	d503201f 	nop
    400025b0:	d503201f 	nop
    400025b4:	d503201f 	nop
    400025b8:	d503201f 	nop
    400025bc:	d503201f 	nop
    400025c0:	d503201f 	nop
    400025c4:	d503201f 	nop
    400025c8:	d503201f 	nop
    400025cc:	d503201f 	nop
    400025d0:	d503201f 	nop
    400025d4:	d503201f 	nop
    400025d8:	d503201f 	nop
    400025dc:	d503201f 	nop
    400025e0:	d503201f 	nop
    400025e4:	d503201f 	nop
    400025e8:	d503201f 	nop
    400025ec:	d503201f 	nop
    400025f0:	d503201f 	nop
    400025f4:	d503201f 	nop
    400025f8:	d503201f 	nop
    400025fc:	d503201f 	nop
    40002600:	d503201f 	nop
    40002604:	d503201f 	nop
    40002608:	d503201f 	nop
    4000260c:	d503201f 	nop
    40002610:	d503201f 	nop
    40002614:	d503201f 	nop
    40002618:	d503201f 	nop
    4000261c:	d503201f 	nop
    40002620:	d503201f 	nop
    40002624:	d503201f 	nop
    40002628:	d503201f 	nop
    4000262c:	d503201f 	nop
    40002630:	d503201f 	nop
    40002634:	d503201f 	nop
    40002638:	d503201f 	nop
    4000263c:	d503201f 	nop
    40002640:	d503201f 	nop
    40002644:	d503201f 	nop
    40002648:	d503201f 	nop
    4000264c:	d503201f 	nop
    40002650:	d503201f 	nop
    40002654:	d503201f 	nop
    40002658:	d503201f 	nop
    4000265c:	d503201f 	nop
    40002660:	d503201f 	nop
    40002664:	d503201f 	nop
    40002668:	d503201f 	nop
    4000266c:	d503201f 	nop
    40002670:	d503201f 	nop
    40002674:	d503201f 	nop
    40002678:	d503201f 	nop
    4000267c:	d503201f 	nop
    40002680:	d503201f 	nop
    40002684:	d503201f 	nop
    40002688:	d503201f 	nop
    4000268c:	d503201f 	nop
    40002690:	d503201f 	nop
    40002694:	d503201f 	nop
    40002698:	d503201f 	nop
    4000269c:	d503201f 	nop
    400026a0:	d503201f 	nop
    400026a4:	d503201f 	nop
    400026a8:	d503201f 	nop
    400026ac:	d503201f 	nop
    400026b0:	d503201f 	nop
    400026b4:	d503201f 	nop
    400026b8:	d503201f 	nop
    400026bc:	d503201f 	nop
    400026c0:	d503201f 	nop
    400026c4:	d503201f 	nop
    400026c8:	d503201f 	nop
    400026cc:	d503201f 	nop
    400026d0:	d503201f 	nop
    400026d4:	d503201f 	nop
    400026d8:	d503201f 	nop
    400026dc:	d503201f 	nop
    400026e0:	d503201f 	nop
    400026e4:	d503201f 	nop
    400026e8:	d503201f 	nop
    400026ec:	d503201f 	nop
    400026f0:	d503201f 	nop
    400026f4:	d503201f 	nop
    400026f8:	d503201f 	nop
    400026fc:	d503201f 	nop
    40002700:	d503201f 	nop
    40002704:	d503201f 	nop
    40002708:	d503201f 	nop
    4000270c:	d503201f 	nop
    40002710:	d503201f 	nop
    40002714:	d503201f 	nop
    40002718:	d503201f 	nop
    4000271c:	d503201f 	nop
    40002720:	d503201f 	nop
    40002724:	d503201f 	nop
    40002728:	d503201f 	nop
    4000272c:	d503201f 	nop
    40002730:	d503201f 	nop
    40002734:	d503201f 	nop
    40002738:	d503201f 	nop
    4000273c:	d503201f 	nop
    40002740:	d503201f 	nop
    40002744:	d503201f 	nop
    40002748:	d503201f 	nop
    4000274c:	d503201f 	nop
    40002750:	d503201f 	nop
    40002754:	d503201f 	nop
    40002758:	d503201f 	nop
    4000275c:	d503201f 	nop
    40002760:	d503201f 	nop
    40002764:	d503201f 	nop
    40002768:	d503201f 	nop
    4000276c:	d503201f 	nop
    40002770:	d503201f 	nop
    40002774:	d503201f 	nop
    40002778:	d503201f 	nop
    4000277c:	d503201f 	nop
    40002780:	d503201f 	nop
    40002784:	d503201f 	nop
    40002788:	d503201f 	nop
    4000278c:	d503201f 	nop
    40002790:	d503201f 	nop
    40002794:	d503201f 	nop
    40002798:	d503201f 	nop
    4000279c:	d503201f 	nop
    400027a0:	d503201f 	nop
    400027a4:	d503201f 	nop
    400027a8:	d503201f 	nop
    400027ac:	d503201f 	nop
    400027b0:	d503201f 	nop
    400027b4:	d503201f 	nop
    400027b8:	d503201f 	nop
    400027bc:	d503201f 	nop
    400027c0:	d503201f 	nop
    400027c4:	d503201f 	nop
    400027c8:	d503201f 	nop
    400027cc:	d503201f 	nop
    400027d0:	d503201f 	nop
    400027d4:	d503201f 	nop
    400027d8:	d503201f 	nop
    400027dc:	d503201f 	nop
    400027e0:	d503201f 	nop
    400027e4:	d503201f 	nop
    400027e8:	d503201f 	nop
    400027ec:	d503201f 	nop
    400027f0:	d503201f 	nop
    400027f4:	d503201f 	nop
    400027f8:	d503201f 	nop
    400027fc:	d503201f 	nop

0000000040002800 <_el1_cur_sp0_sync>:
.endm

.section .text
.align 11
_el1_cur_sp0_sync:
    EL1_CALL_WITH_CONTEXT el1_cur_sp0_sync_handler
    40002800:	d10403ff 	sub	sp, sp, #0x100
    40002804:	a90007e0 	stp	x0, x1, [sp]
    40002808:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000280c:	a90217e4 	stp	x4, x5, [sp, #32]
    40002810:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002814:	a90427e8 	stp	x8, x9, [sp, #64]
    40002818:	a9052fea 	stp	x10, x11, [sp, #80]
    4000281c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002820:	a9073fee 	stp	x14, x15, [sp, #112]
    40002824:	a90847f0 	stp	x16, x17, [sp, #128]
    40002828:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000282c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002830:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002834:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002838:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000283c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002840:	f9007bfe 	str	x30, [sp, #240]
    40002844:	9400051c 	bl	40003cb4 <el1_cur_sp0_sync_handler>
    40002848:	a94007e0 	ldp	x0, x1, [sp]
    4000284c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002850:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002854:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002858:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000285c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002860:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002864:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002868:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000286c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002870:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002874:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002878:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000287c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002880:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002884:	f9407bfe 	ldr	x30, [sp, #240]
    40002888:	910403ff 	add	sp, sp, #0x100
    4000288c:	d69f03e0 	eret

0000000040002890 <_el1_cur_sp0_irq>:

_el1_cur_sp0_irq:
    EL1_CALL_WITH_CONTEXT el1_cur_sp0_irq_handler
    40002890:	d10403ff 	sub	sp, sp, #0x100
    40002894:	a90007e0 	stp	x0, x1, [sp]
    40002898:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000289c:	a90217e4 	stp	x4, x5, [sp, #32]
    400028a0:	a9031fe6 	stp	x6, x7, [sp, #48]
    400028a4:	a90427e8 	stp	x8, x9, [sp, #64]
    400028a8:	a9052fea 	stp	x10, x11, [sp, #80]
    400028ac:	a90637ec 	stp	x12, x13, [sp, #96]
    400028b0:	a9073fee 	stp	x14, x15, [sp, #112]
    400028b4:	a90847f0 	stp	x16, x17, [sp, #128]
    400028b8:	a9094ff2 	stp	x18, x19, [sp, #144]
    400028bc:	a90a57f4 	stp	x20, x21, [sp, #160]
    400028c0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400028c4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400028c8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400028cc:	a90e77fc 	stp	x28, x29, [sp, #224]
    400028d0:	f9007bfe 	str	x30, [sp, #240]
    400028d4:	9400050d 	bl	40003d08 <el1_cur_sp0_irq_handler>
    400028d8:	a94007e0 	ldp	x0, x1, [sp]
    400028dc:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400028e0:	a94217e4 	ldp	x4, x5, [sp, #32]
    400028e4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    400028e8:	a94427e8 	ldp	x8, x9, [sp, #64]
    400028ec:	a9452fea 	ldp	x10, x11, [sp, #80]
    400028f0:	a94637ec 	ldp	x12, x13, [sp, #96]
    400028f4:	a9473fee 	ldp	x14, x15, [sp, #112]
    400028f8:	a94847f0 	ldp	x16, x17, [sp, #128]
    400028fc:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002900:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002904:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002908:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000290c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002910:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002914:	f9407bfe 	ldr	x30, [sp, #240]
    40002918:	910403ff 	add	sp, sp, #0x100
    4000291c:	d69f03e0 	eret

0000000040002920 <_el1_cur_sp0_fiq>:

_el1_cur_sp0_fiq:
    EL1_CALL_WITH_CONTEXT el1_cur_sp0_fiq_handler
    40002920:	d10403ff 	sub	sp, sp, #0x100
    40002924:	a90007e0 	stp	x0, x1, [sp]
    40002928:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000292c:	a90217e4 	stp	x4, x5, [sp, #32]
    40002930:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002934:	a90427e8 	stp	x8, x9, [sp, #64]
    40002938:	a9052fea 	stp	x10, x11, [sp, #80]
    4000293c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002940:	a9073fee 	stp	x14, x15, [sp, #112]
    40002944:	a90847f0 	stp	x16, x17, [sp, #128]
    40002948:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000294c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002950:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002954:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002958:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000295c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002960:	f9007bfe 	str	x30, [sp, #240]
    40002964:	940003f6 	bl	4000393c <el1_cur_sp0_fiq_handler>
    40002968:	a94007e0 	ldp	x0, x1, [sp]
    4000296c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002970:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002974:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002978:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000297c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002980:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002984:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002988:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000298c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002990:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002994:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002998:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000299c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400029a0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400029a4:	f9407bfe 	ldr	x30, [sp, #240]
    400029a8:	910403ff 	add	sp, sp, #0x100
    400029ac:	d69f03e0 	eret

00000000400029b0 <_el1_cur_sp0_serror>:

_el1_cur_sp0_serror:
    EL1_CALL_WITH_CONTEXT el1_cur_sp0_serror_handler
    400029b0:	d10403ff 	sub	sp, sp, #0x100
    400029b4:	a90007e0 	stp	x0, x1, [sp]
    400029b8:	a9010fe2 	stp	x2, x3, [sp, #16]
    400029bc:	a90217e4 	stp	x4, x5, [sp, #32]
    400029c0:	a9031fe6 	stp	x6, x7, [sp, #48]
    400029c4:	a90427e8 	stp	x8, x9, [sp, #64]
    400029c8:	a9052fea 	stp	x10, x11, [sp, #80]
    400029cc:	a90637ec 	stp	x12, x13, [sp, #96]
    400029d0:	a9073fee 	stp	x14, x15, [sp, #112]
    400029d4:	a90847f0 	stp	x16, x17, [sp, #128]
    400029d8:	a9094ff2 	stp	x18, x19, [sp, #144]
    400029dc:	a90a57f4 	stp	x20, x21, [sp, #160]
    400029e0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400029e4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400029e8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400029ec:	a90e77fc 	stp	x28, x29, [sp, #224]
    400029f0:	f9007bfe 	str	x30, [sp, #240]
    400029f4:	94000504 	bl	40003e04 <el1_cur_sp0_serror_handler>
    400029f8:	a94007e0 	ldp	x0, x1, [sp]
    400029fc:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002a00:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002a04:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002a08:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002a0c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002a10:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002a14:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002a18:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002a1c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002a20:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002a24:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002a28:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002a2c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002a30:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002a34:	f9407bfe 	ldr	x30, [sp, #240]
    40002a38:	910403ff 	add	sp, sp, #0x100
    40002a3c:	d69f03e0 	eret

0000000040002a40 <_el1_cur_spx_sync>:

_el1_cur_spx_sync:
    EL1_CALL_WITH_CONTEXT el1_cur_spx_sync_handler
    40002a40:	d10403ff 	sub	sp, sp, #0x100
    40002a44:	a90007e0 	stp	x0, x1, [sp]
    40002a48:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002a4c:	a90217e4 	stp	x4, x5, [sp, #32]
    40002a50:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002a54:	a90427e8 	stp	x8, x9, [sp, #64]
    40002a58:	a9052fea 	stp	x10, x11, [sp, #80]
    40002a5c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002a60:	a9073fee 	stp	x14, x15, [sp, #112]
    40002a64:	a90847f0 	stp	x16, x17, [sp, #128]
    40002a68:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002a6c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002a70:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002a74:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002a78:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002a7c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002a80:	f9007bfe 	str	x30, [sp, #240]
    40002a84:	94000402 	bl	40003a8c <el1_cur_spx_sync_handler>
    40002a88:	a94007e0 	ldp	x0, x1, [sp]
    40002a8c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002a90:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002a94:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002a98:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002a9c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002aa0:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002aa4:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002aa8:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002aac:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002ab0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002ab4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002ab8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002abc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002ac0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002ac4:	f9407bfe 	ldr	x30, [sp, #240]
    40002ac8:	910403ff 	add	sp, sp, #0x100
    40002acc:	d69f03e0 	eret

0000000040002ad0 <_el1_cur_spx_irq>:

_el1_cur_spx_irq:
    EL1_CALL_WITH_CONTEXT el1_cur_spx_irq_handler
    40002ad0:	d10403ff 	sub	sp, sp, #0x100
    40002ad4:	a90007e0 	stp	x0, x1, [sp]
    40002ad8:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002adc:	a90217e4 	stp	x4, x5, [sp, #32]
    40002ae0:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002ae4:	a90427e8 	stp	x8, x9, [sp, #64]
    40002ae8:	a9052fea 	stp	x10, x11, [sp, #80]
    40002aec:	a90637ec 	stp	x12, x13, [sp, #96]
    40002af0:	a9073fee 	stp	x14, x15, [sp, #112]
    40002af4:	a90847f0 	stp	x16, x17, [sp, #128]
    40002af8:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002afc:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002b00:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002b04:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002b08:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002b0c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002b10:	f9007bfe 	str	x30, [sp, #240]
    40002b14:	94000408 	bl	40003b34 <el1_cur_spx_irq_handler>
    40002b18:	a94007e0 	ldp	x0, x1, [sp]
    40002b1c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002b20:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002b24:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002b28:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002b2c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002b30:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002b34:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002b38:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002b3c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002b40:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002b44:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002b48:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002b4c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002b50:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002b54:	f9407bfe 	ldr	x30, [sp, #240]
    40002b58:	910403ff 	add	sp, sp, #0x100
    40002b5c:	d69f03e0 	eret

0000000040002b60 <_el1_cur_spx_fiq>:

_el1_cur_spx_fiq:
    EL1_CALL_WITH_CONTEXT el1_cur_spx_fiq_handler
    40002b60:	d10403ff 	sub	sp, sp, #0x100
    40002b64:	a90007e0 	stp	x0, x1, [sp]
    40002b68:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002b6c:	a90217e4 	stp	x4, x5, [sp, #32]
    40002b70:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002b74:	a90427e8 	stp	x8, x9, [sp, #64]
    40002b78:	a9052fea 	stp	x10, x11, [sp, #80]
    40002b7c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002b80:	a9073fee 	stp	x14, x15, [sp, #112]
    40002b84:	a90847f0 	stp	x16, x17, [sp, #128]
    40002b88:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002b8c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002b90:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002b94:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002b98:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002b9c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002ba0:	f9007bfe 	str	x30, [sp, #240]
    40002ba4:	940003cf 	bl	40003ae0 <el1_cur_spx_fiq_handler>
    40002ba8:	a94007e0 	ldp	x0, x1, [sp]
    40002bac:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002bb0:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002bb4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002bb8:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002bbc:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002bc0:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002bc4:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002bc8:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002bcc:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002bd0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002bd4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002bd8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002bdc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002be0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002be4:	f9407bfe 	ldr	x30, [sp, #240]
    40002be8:	910403ff 	add	sp, sp, #0x100
    40002bec:	d69f03e0 	eret

0000000040002bf0 <_el1_cur_spx_serror>:

_el1_cur_spx_serror:
    EL1_CALL_WITH_CONTEXT el1_cur_spx_serror_handler
    40002bf0:	d10403ff 	sub	sp, sp, #0x100
    40002bf4:	a90007e0 	stp	x0, x1, [sp]
    40002bf8:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002bfc:	a90217e4 	stp	x4, x5, [sp, #32]
    40002c00:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002c04:	a90427e8 	stp	x8, x9, [sp, #64]
    40002c08:	a9052fea 	stp	x10, x11, [sp, #80]
    40002c0c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002c10:	a9073fee 	stp	x14, x15, [sp, #112]
    40002c14:	a90847f0 	stp	x16, x17, [sp, #128]
    40002c18:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002c1c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002c20:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002c24:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002c28:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002c2c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002c30:	f9007bfe 	str	x30, [sp, #240]
    40002c34:	940003cc 	bl	40003b64 <el1_cur_spx_serror_handler>
    40002c38:	a94007e0 	ldp	x0, x1, [sp]
    40002c3c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002c40:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002c44:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002c48:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002c4c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002c50:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002c54:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002c58:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002c5c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002c60:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002c64:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002c68:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002c6c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002c70:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002c74:	f9407bfe 	ldr	x30, [sp, #240]
    40002c78:	910403ff 	add	sp, sp, #0x100
    40002c7c:	d69f03e0 	eret

0000000040002c80 <_el1_low_a64_sync>:

_el1_low_a64_sync:
    EL1_CALL_WITH_CONTEXT el1_low_a64_sync_handler
    40002c80:	d10403ff 	sub	sp, sp, #0x100
    40002c84:	a90007e0 	stp	x0, x1, [sp]
    40002c88:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002c8c:	a90217e4 	stp	x4, x5, [sp, #32]
    40002c90:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002c94:	a90427e8 	stp	x8, x9, [sp, #64]
    40002c98:	a9052fea 	stp	x10, x11, [sp, #80]
    40002c9c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002ca0:	a9073fee 	stp	x14, x15, [sp, #112]
    40002ca4:	a90847f0 	stp	x16, x17, [sp, #128]
    40002ca8:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002cac:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002cb0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002cb4:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002cb8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002cbc:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002cc0:	f9007bfe 	str	x30, [sp, #240]
    40002cc4:	9400035d 	bl	40003a38 <el1_low_a64_sync_handler>
    40002cc8:	a94007e0 	ldp	x0, x1, [sp]
    40002ccc:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002cd0:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002cd4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002cd8:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002cdc:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002ce0:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002ce4:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002ce8:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002cec:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002cf0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002cf4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002cf8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002cfc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002d00:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002d04:	f9407bfe 	ldr	x30, [sp, #240]
    40002d08:	910403ff 	add	sp, sp, #0x100
    40002d0c:	d69f03e0 	eret

0000000040002d10 <_el1_low_a64_irq>:

_el1_low_a64_irq:
    EL1_CALL_WITH_CONTEXT el1_low_a64_irq_handler
    40002d10:	d10403ff 	sub	sp, sp, #0x100
    40002d14:	a90007e0 	stp	x0, x1, [sp]
    40002d18:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002d1c:	a90217e4 	stp	x4, x5, [sp, #32]
    40002d20:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002d24:	a90427e8 	stp	x8, x9, [sp, #64]
    40002d28:	a9052fea 	stp	x10, x11, [sp, #80]
    40002d2c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002d30:	a9073fee 	stp	x14, x15, [sp, #112]
    40002d34:	a90847f0 	stp	x16, x17, [sp, #128]
    40002d38:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002d3c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002d40:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002d44:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002d48:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002d4c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002d50:	f9007bfe 	str	x30, [sp, #240]
    40002d54:	940003c3 	bl	40003c60 <el1_low_a64_irq_handler>
    40002d58:	a94007e0 	ldp	x0, x1, [sp]
    40002d5c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002d60:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002d64:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002d68:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002d6c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002d70:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002d74:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002d78:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002d7c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002d80:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002d84:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002d88:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002d8c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002d90:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002d94:	f9407bfe 	ldr	x30, [sp, #240]
    40002d98:	910403ff 	add	sp, sp, #0x100
    40002d9c:	d69f03e0 	eret

0000000040002da0 <_el1_low_a64_fiq>:

_el1_low_a64_fiq:
    EL1_CALL_WITH_CONTEXT el1_low_a64_fiq_handler
    40002da0:	d10403ff 	sub	sp, sp, #0x100
    40002da4:	a90007e0 	stp	x0, x1, [sp]
    40002da8:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002dac:	a90217e4 	stp	x4, x5, [sp, #32]
    40002db0:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002db4:	a90427e8 	stp	x8, x9, [sp, #64]
    40002db8:	a9052fea 	stp	x10, x11, [sp, #80]
    40002dbc:	a90637ec 	stp	x12, x13, [sp, #96]
    40002dc0:	a9073fee 	stp	x14, x15, [sp, #112]
    40002dc4:	a90847f0 	stp	x16, x17, [sp, #128]
    40002dc8:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002dcc:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002dd0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002dd4:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002dd8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002ddc:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002de0:	f9007bfe 	str	x30, [sp, #240]
    40002de4:	9400038a 	bl	40003c0c <el1_low_a64_fiq_handler>
    40002de8:	a94007e0 	ldp	x0, x1, [sp]
    40002dec:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002df0:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002df4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002df8:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002dfc:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002e00:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002e04:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002e08:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002e0c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002e10:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002e14:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002e18:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002e1c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002e20:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002e24:	f9407bfe 	ldr	x30, [sp, #240]
    40002e28:	910403ff 	add	sp, sp, #0x100
    40002e2c:	d69f03e0 	eret

0000000040002e30 <_el1_low_a64_serror>:

_el1_low_a64_serror:
    EL1_CALL_WITH_CONTEXT el1_low_a64_serror_handler
    40002e30:	d10403ff 	sub	sp, sp, #0x100
    40002e34:	a90007e0 	stp	x0, x1, [sp]
    40002e38:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002e3c:	a90217e4 	stp	x4, x5, [sp, #32]
    40002e40:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002e44:	a90427e8 	stp	x8, x9, [sp, #64]
    40002e48:	a9052fea 	stp	x10, x11, [sp, #80]
    40002e4c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002e50:	a9073fee 	stp	x14, x15, [sp, #112]
    40002e54:	a90847f0 	stp	x16, x17, [sp, #128]
    40002e58:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002e5c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002e60:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002e64:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002e68:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002e6c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002e70:	f9007bfe 	str	x30, [sp, #240]
    40002e74:	940003ba 	bl	40003d5c <el1_low_a64_serror_handler>
    40002e78:	a94007e0 	ldp	x0, x1, [sp]
    40002e7c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002e80:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002e84:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002e88:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002e8c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002e90:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002e94:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002e98:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002e9c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002ea0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002ea4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002ea8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002eac:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002eb0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002eb4:	f9407bfe 	ldr	x30, [sp, #240]
    40002eb8:	910403ff 	add	sp, sp, #0x100
    40002ebc:	d69f03e0 	eret

0000000040002ec0 <_el1_low_a32_sync>:

_el1_low_a32_sync:
    EL1_CALL_WITH_CONTEXT el1_low_a32_sync_handler
    40002ec0:	d10403ff 	sub	sp, sp, #0x100
    40002ec4:	a90007e0 	stp	x0, x1, [sp]
    40002ec8:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002ecc:	a90217e4 	stp	x4, x5, [sp, #32]
    40002ed0:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002ed4:	a90427e8 	stp	x8, x9, [sp, #64]
    40002ed8:	a9052fea 	stp	x10, x11, [sp, #80]
    40002edc:	a90637ec 	stp	x12, x13, [sp, #96]
    40002ee0:	a9073fee 	stp	x14, x15, [sp, #112]
    40002ee4:	a90847f0 	stp	x16, x17, [sp, #128]
    40002ee8:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002eec:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002ef0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002ef4:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002ef8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002efc:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002f00:	f9007bfe 	str	x30, [sp, #240]
    40002f04:	940003ab 	bl	40003db0 <el1_low_a32_sync_handler>
    40002f08:	a94007e0 	ldp	x0, x1, [sp]
    40002f0c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002f10:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002f14:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002f18:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002f1c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002f20:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002f24:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002f28:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002f2c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002f30:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002f34:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002f38:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002f3c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002f40:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002f44:	f9407bfe 	ldr	x30, [sp, #240]
    40002f48:	910403ff 	add	sp, sp, #0x100
    40002f4c:	d69f03e0 	eret

0000000040002f50 <_el1_low_a32_irq>:

_el1_low_a32_irq:
    EL1_CALL_WITH_CONTEXT el1_low_a32_irq_handler
    40002f50:	d10403ff 	sub	sp, sp, #0x100
    40002f54:	a90007e0 	stp	x0, x1, [sp]
    40002f58:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002f5c:	a90217e4 	stp	x4, x5, [sp, #32]
    40002f60:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002f64:	a90427e8 	stp	x8, x9, [sp, #64]
    40002f68:	a9052fea 	stp	x10, x11, [sp, #80]
    40002f6c:	a90637ec 	stp	x12, x13, [sp, #96]
    40002f70:	a9073fee 	stp	x14, x15, [sp, #112]
    40002f74:	a90847f0 	stp	x16, x17, [sp, #128]
    40002f78:	a9094ff2 	stp	x18, x19, [sp, #144]
    40002f7c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40002f80:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40002f84:	a90c67f8 	stp	x24, x25, [sp, #192]
    40002f88:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40002f8c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40002f90:	f9007bfe 	str	x30, [sp, #240]
    40002f94:	94000309 	bl	40003bb8 <el1_low_a32_irq_handler>
    40002f98:	a94007e0 	ldp	x0, x1, [sp]
    40002f9c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40002fa0:	a94217e4 	ldp	x4, x5, [sp, #32]
    40002fa4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40002fa8:	a94427e8 	ldp	x8, x9, [sp, #64]
    40002fac:	a9452fea 	ldp	x10, x11, [sp, #80]
    40002fb0:	a94637ec 	ldp	x12, x13, [sp, #96]
    40002fb4:	a9473fee 	ldp	x14, x15, [sp, #112]
    40002fb8:	a94847f0 	ldp	x16, x17, [sp, #128]
    40002fbc:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40002fc0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40002fc4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40002fc8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40002fcc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40002fd0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40002fd4:	f9407bfe 	ldr	x30, [sp, #240]
    40002fd8:	910403ff 	add	sp, sp, #0x100
    40002fdc:	d69f03e0 	eret

0000000040002fe0 <_el1_low_a32_fiq>:

_el1_low_a32_fiq:
    EL1_CALL_WITH_CONTEXT el1_low_a32_fiq_handler
    40002fe0:	d10403ff 	sub	sp, sp, #0x100
    40002fe4:	a90007e0 	stp	x0, x1, [sp]
    40002fe8:	a9010fe2 	stp	x2, x3, [sp, #16]
    40002fec:	a90217e4 	stp	x4, x5, [sp, #32]
    40002ff0:	a9031fe6 	stp	x6, x7, [sp, #48]
    40002ff4:	a90427e8 	stp	x8, x9, [sp, #64]
    40002ff8:	a9052fea 	stp	x10, x11, [sp, #80]
    40002ffc:	a90637ec 	stp	x12, x13, [sp, #96]
    40003000:	a9073fee 	stp	x14, x15, [sp, #112]
    40003004:	a90847f0 	stp	x16, x17, [sp, #128]
    40003008:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000300c:	a90a57f4 	stp	x20, x21, [sp, #160]
    40003010:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40003014:	a90c67f8 	stp	x24, x25, [sp, #192]
    40003018:	a90d6ffa 	stp	x26, x27, [sp, #208]
    4000301c:	a90e77fc 	stp	x28, x29, [sp, #224]
    40003020:	f9007bfe 	str	x30, [sp, #240]
    40003024:	94000270 	bl	400039e4 <el1_low_a32_fiq_handler>
    40003028:	a94007e0 	ldp	x0, x1, [sp]
    4000302c:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40003030:	a94217e4 	ldp	x4, x5, [sp, #32]
    40003034:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40003038:	a94427e8 	ldp	x8, x9, [sp, #64]
    4000303c:	a9452fea 	ldp	x10, x11, [sp, #80]
    40003040:	a94637ec 	ldp	x12, x13, [sp, #96]
    40003044:	a9473fee 	ldp	x14, x15, [sp, #112]
    40003048:	a94847f0 	ldp	x16, x17, [sp, #128]
    4000304c:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40003050:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40003054:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40003058:	a94c67f8 	ldp	x24, x25, [sp, #192]
    4000305c:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40003060:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40003064:	f9407bfe 	ldr	x30, [sp, #240]
    40003068:	910403ff 	add	sp, sp, #0x100
    4000306c:	d69f03e0 	eret

0000000040003070 <_el1_low_a32_serror>:

_el1_low_a32_serror:
    EL1_CALL_WITH_CONTEXT el1_low_a32_serror_handler
    40003070:	d10403ff 	sub	sp, sp, #0x100
    40003074:	a90007e0 	stp	x0, x1, [sp]
    40003078:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000307c:	a90217e4 	stp	x4, x5, [sp, #32]
    40003080:	a9031fe6 	stp	x6, x7, [sp, #48]
    40003084:	a90427e8 	stp	x8, x9, [sp, #64]
    40003088:	a9052fea 	stp	x10, x11, [sp, #80]
    4000308c:	a90637ec 	stp	x12, x13, [sp, #96]
    40003090:	a9073fee 	stp	x14, x15, [sp, #112]
    40003094:	a90847f0 	stp	x16, x17, [sp, #128]
    40003098:	a9094ff2 	stp	x18, x19, [sp, #144]
    4000309c:	a90a57f4 	stp	x20, x21, [sp, #160]
    400030a0:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400030a4:	a90c67f8 	stp	x24, x25, [sp, #192]
    400030a8:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400030ac:	a90e77fc 	stp	x28, x29, [sp, #224]
    400030b0:	f9007bfe 	str	x30, [sp, #240]
    400030b4:	94000237 	bl	40003990 <el1_low_a32_serror_handler>
    400030b8:	a94007e0 	ldp	x0, x1, [sp]
    400030bc:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400030c0:	a94217e4 	ldp	x4, x5, [sp, #32]
    400030c4:	a9431fe6 	ldp	x6, x7, [sp, #48]
    400030c8:	a94427e8 	ldp	x8, x9, [sp, #64]
    400030cc:	a9452fea 	ldp	x10, x11, [sp, #80]
    400030d0:	a94637ec 	ldp	x12, x13, [sp, #96]
    400030d4:	a9473fee 	ldp	x14, x15, [sp, #112]
    400030d8:	a94847f0 	ldp	x16, x17, [sp, #128]
    400030dc:	a9494ff2 	ldp	x18, x19, [sp, #144]
    400030e0:	a94a57f4 	ldp	x20, x21, [sp, #160]
    400030e4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    400030e8:	a94c67f8 	ldp	x24, x25, [sp, #192]
    400030ec:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400030f0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400030f4:	f9407bfe 	ldr	x30, [sp, #240]
    400030f8:	910403ff 	add	sp, sp, #0x100
    400030fc:	d69f03e0 	eret

0000000040003100 <_memcpy>:

// void *_memcpy64(void *dst, void *src, uint64 size);
.global _memcpy
.align 4
_memcpy:
    mov     x3, x0
    40003100:	aa0003e3 	mov	x3, x0

    cmp     x2, #16
    40003104:	f100405f 	cmp	x2, #0x10
    b.lt    tail8
    40003108:	5400056b 	b.lt	400031b4 <tail8>  // b.tstop

//  Alignment: x4 = misalign
    ands    x4, x0, #15     // x4 = dst % 16
    4000310c:	f2400c04 	ands	x4, x0, #0xf
    b.eq    aligned         // if (x4 == 0) goto aligned;
    40003110:	54000340 	b.eq	40003178 <aligned>  // b.none
    
    mov     x5, #16
    40003114:	d2800205 	mov	x5, #0x10                  	// #16
    sub     x4, x5, x4      // x4 = 16 - x4 
    40003118:	cb0400a4 	sub	x4, x5, x4

    cmp     x4, x2
    4000311c:	eb02009f 	cmp	x4, x2
    csel    x4, x2, x4, hi  // x4 = min(misalign, size)
    40003120:	9a848044 	csel	x4, x2, x4, hi	// hi = pmore

    sub     x2, x2, x4
    40003124:	cb040042 	sub	x2, x2, x4

0000000040003128 <head8>:

head8:
    cmp     x4, #8
    40003128:	f100209f 	cmp	x4, #0x8
    b.lt    head4
    4000312c:	5400008b 	b.lt	4000313c <head4>  // b.tstop

    ldr     x5, [x1], #8
    40003130:	f8408425 	ldr	x5, [x1], #8
    str     x5, [x0], #8
    40003134:	f8008405 	str	x5, [x0], #8
    sub     x4, x4, #8
    40003138:	d1002084 	sub	x4, x4, #0x8

000000004000313c <head4>:

head4:
    cmp     x4, #4
    4000313c:	f100109f 	cmp	x4, #0x4
    b.lt    head2
    40003140:	5400008b 	b.lt	40003150 <head2>  // b.tstop

0000000040003144 <h4>:
h4:
    ldr     x5, [x1], #4
    40003144:	f8404425 	ldr	x5, [x1], #4
    str     x5, [x0], #4
    40003148:	f8004405 	str	x5, [x0], #4
    sub    x4, x4, #4
    4000314c:	d1001084 	sub	x4, x4, #0x4

0000000040003150 <head2>:

head2:
    cmp     x4, #2
    40003150:	f100089f 	cmp	x4, #0x2
    b.lt    head1
    40003154:	5400008b 	b.lt	40003164 <head1>  // b.tstop

0000000040003158 <h2>:
h2:
    ldrh    w5, [x1], #2
    40003158:	78402425 	ldrh	w5, [x1], #2
    strh    w5, [x0], #2
    4000315c:	78002405 	strh	w5, [x0], #2
    sub    x4, x4, #2
    40003160:	d1000884 	sub	x4, x4, #0x2

0000000040003164 <head1>:

head1:
    cbz     x4, aligned
    40003164:	b40000a4 	cbz	x4, 40003178 <aligned>

0000000040003168 <h1>:
h1:
    ldrb    w5, [x1], #1
    40003168:	38401425 	ldrb	w5, [x1], #1
    strb    w5, [x0], #1
    4000316c:	38001405 	strb	w5, [x0], #1

    sub     x4, x4, #1 // TODO: check if needed loop for head1
    40003170:	d1000484 	sub	x4, x4, #0x1
    cbnz    x4, hang
    40003174:	b5000464 	cbnz	x4, 40003200 <hang>

0000000040003178 <aligned>:

aligned:
    // TODO: delete after testing
    ands    xzr, x0, #15
    40003178:	f2400c1f 	tst	x0, #0xf
    b.ne    hang  // only for debug, if not aligned to 16 hang, to verify with gdb
    4000317c:	54000421 	b.ne	40003200 <hang>  // b.any

    cmp     x2, #64
    40003180:	f101005f 	cmp	x2, #0x40
    b.lt    tail32
    40003184:	540000eb 	b.lt	400031a0 <tail32>  // b.tstop

0000000040003188 <loop>:

loop:
    ld1     {v0.16b-v3.16b}, [x1], #64
    40003188:	4cdf2020 	ld1	{v0.16b-v3.16b}, [x1], #64
    st1     {v0.16b-v3.16b}, [x0], #64
    4000318c:	4c9f2000 	st1	{v0.16b-v3.16b}, [x0], #64

    sub     x2, x2, #64
    40003190:	d1010042 	sub	x2, x2, #0x40
    cmp     x2, #64
    40003194:	f101005f 	cmp	x2, #0x40
    b.ge    loop
    40003198:	54ffff8a 	b.ge	40003188 <loop>  // b.tcont
    b       tail8
    4000319c:	14000006 	b	400031b4 <tail8>

00000000400031a0 <tail32>:

tail32:
    cmp     x2, #32
    400031a0:	f100805f 	cmp	x2, #0x20
    b.lt    tail8
    400031a4:	5400008b 	b.lt	400031b4 <tail8>  // b.tstop

    ld1     {v0.16b, v1.16b}, [x1], #32
    400031a8:	4cdfa020 	ld1	{v0.16b-v1.16b}, [x1], #32
    st1     {v0.16b, v1.16b}, [x0], #32
    400031ac:	4c9fa000 	st1	{v0.16b-v1.16b}, [x0], #32

    sub     x2, x2, #32
    400031b0:	d1008042 	sub	x2, x2, #0x20

00000000400031b4 <tail8>:

tail8:      // tail8 loops as for example if the size 63 is requested 63 - 32 -> 31, and then with 8 loops the result is near for tail4 or tail1
    cmp     x2, #8
    400031b4:	f100205f 	cmp	x2, #0x8
    b.lt    tail4
    400031b8:	540000cb 	b.lt	400031d0 <tail4>  // b.tstop

00000000400031bc <t8>:
t8:
    ldr     x4, [x1], #8
    400031bc:	f8408424 	ldr	x4, [x1], #8
    str     x4, [x0], #8
    400031c0:	f8008404 	str	x4, [x0], #8

    sub     x2, x2, #8
    400031c4:	d1002042 	sub	x2, x2, #0x8
    cmp     x2, #8
    400031c8:	f100205f 	cmp	x2, #0x8
    b.ge    t8
    400031cc:	54ffff8a 	b.ge	400031bc <t8>  // b.tcont

00000000400031d0 <tail4>:

tail4:
    cmp     x2, #4
    400031d0:	f100105f 	cmp	x2, #0x4
    b.lt    tail1
    400031d4:	5400008b 	b.lt	400031e4 <tail1>  // b.tstop

00000000400031d8 <t4>:
t4:
    ldr     w4, [x1], #4
    400031d8:	b8404424 	ldr	w4, [x1], #4
    str     w4, [x0], #4
    400031dc:	b8004404 	str	w4, [x0], #4

    sub     x2, x2, #4
    400031e0:	d1001042 	sub	x2, x2, #0x4

00000000400031e4 <tail1>:

tail1:
    cbz     x2, return
    400031e4:	b40000a2 	cbz	x2, 400031f8 <return>

00000000400031e8 <t1>:
t1:
    ldrb    w4, [x1], #1
    400031e8:	38401424 	ldrb	w4, [x1], #1
    strb    w4, [x0], #1
    400031ec:	38001404 	strb	w4, [x0], #1

    subs    x2, x2, #1
    400031f0:	f1000442 	subs	x2, x2, #0x1
    b.ne    t1
    400031f4:	54ffffa1 	b.ne	400031e8 <t1>  // b.any

00000000400031f8 <return>:

return:
    mov     x0, x3
    400031f8:	aa0303e0 	mov	x0, x3
    ret
    400031fc:	d65f03c0 	ret

0000000040003200 <hang>:

hang:
    wfe
    40003200:	d503205f 	wfe
    b hang
    40003204:	17ffffff 	b	40003200 <hang>
    40003208:	d503201f 	nop
    4000320c:	d503201f 	nop

0000000040003210 <_memcpy64>:

// void *_memcpy64(void *dst, void *src, uint64 size);
.global _memcpy64
.align 4
_memcpy64:
    mov     x3, x0      // save return value (dst)
    40003210:	aa0003e3 	mov	x3, x0

    cmp     x2, #64
    40003214:	f101005f 	cmp	x2, #0x40
    b.lt    return64
    40003218:	540000cb 	b.lt	40003230 <return64>  // b.tstop

000000004000321c <loop64>:
    
loop64:     
    ld1		{v0.16b-v3.16b}, [x1], #64
    4000321c:	4cdf2020 	ld1	{v0.16b-v3.16b}, [x1], #64
    st1     {v0.16b-v3.16b}, [x0], #64
    40003220:	4c9f2000 	st1	{v0.16b-v3.16b}, [x0], #64

    sub     x2, x2, #64
    40003224:	d1010042 	sub	x2, x2, #0x40
    cmp     x2, #64
    40003228:	f101005f 	cmp	x2, #0x40
    b.ge    loop64      // if (size >= 64) goto loop64;
    4000322c:	54ffff8a 	b.ge	4000321c <loop64>  // b.tcont

0000000040003230 <return64>:

return64:
    mov     x0, x3
    40003230:	aa0303e0 	mov	x0, x3
    ret
    40003234:	d65f03c0 	ret
    40003238:	d503201f 	nop
    4000323c:	d503201f 	nop

0000000040003240 <_memcpy32>:

// void *_memcpy32(void *dst, void *src, uint64 size);
.global _memcpy32
.align 4
_memcpy32:
    mov     x3, x0
    40003240:	aa0003e3 	mov	x3, x0

    cmp     x2, #32
    40003244:	f100805f 	cmp	x2, #0x20
    b.lt    return32
    40003248:	540000cb 	b.lt	40003260 <return32>  // b.tstop

000000004000324c <loop32>:

loop32:
    ld1     {v0.16b, v1.16b}, [x1], #32
    4000324c:	4cdfa020 	ld1	{v0.16b-v1.16b}, [x1], #32
    st1     {v0.16b, v1.16b}, [x0], #32
    40003250:	4c9fa000 	st1	{v0.16b-v1.16b}, [x0], #32

    sub     x2, x2, #32
    40003254:	d1008042 	sub	x2, x2, #0x20
    cmp     x2, #32
    40003258:	f100805f 	cmp	x2, #0x20
    b.ge    loop32
    4000325c:	54ffff8a 	b.ge	4000324c <loop32>  // b.tcont

0000000040003260 <return32>:

return32:
    mov     x0, x3
    40003260:	aa0303e0 	mov	x0, x3
    ret
    40003264:	d65f03c0 	ret
    40003268:	d503201f 	nop
    4000326c:	d503201f 	nop

0000000040003270 <_memcpy16>:

// void *_memcpy16(void *dst, void *src, uint64 size);
.global _memcpy16
.align 4
_memcpy16:
    mov     x3, x0
    40003270:	aa0003e3 	mov	x3, x0

    cmp     x2, #16
    40003274:	f100405f 	cmp	x2, #0x10
    b.lt    return16
    40003278:	540000cb 	b.lt	40003290 <return16>  // b.tstop

000000004000327c <loop16>:
loop16:
    ld1     {v0.16b}, [x1], #16
    4000327c:	4cdf7020 	ld1	{v0.16b}, [x1], #16
    st1     {v0.16b}, [x0], #16
    40003280:	4c9f7000 	st1	{v0.16b}, [x0], #16

    sub     x2, x2, #16
    40003284:	d1004042 	sub	x2, x2, #0x10
    cmp     x2, #16
    40003288:	f100405f 	cmp	x2, #0x10
    b.ge    loop16
    4000328c:	54ffff8a 	b.ge	4000327c <loop16>  // b.tcont

0000000040003290 <return16>:

return16:
    mov     x0,x3
    40003290:	aa0303e0 	mov	x0, x3
    ret
    40003294:	d65f03c0 	ret
    40003298:	d503201f 	nop
    4000329c:	d503201f 	nop

00000000400032a0 <_memcpy8>:

// void *_memcpy8(void *dst, void *src, uint64 size);
.global _memcpy8
.align 4
_memcpy8:
    mov     x3, x0
    400032a0:	aa0003e3 	mov	x3, x0

    cmp     x2, #8
    400032a4:	f100205f 	cmp	x2, #0x8
    b.lt    return8
    400032a8:	540000cb 	b.lt	400032c0 <return8>  // b.tstop

00000000400032ac <loop8>:

loop8:
    ldr     x4, [x1], #8
    400032ac:	f8408424 	ldr	x4, [x1], #8
    str     x4, [x0], #8
    400032b0:	f8008404 	str	x4, [x0], #8

    sub     x2, x2, #8
    400032b4:	d1002042 	sub	x2, x2, #0x8
    cmp     x2, #8
    400032b8:	f100205f 	cmp	x2, #0x8
    b.ge    loop8
    400032bc:	54ffff8a 	b.ge	400032ac <loop8>  // b.tcont

00000000400032c0 <return8>:

return8:
    mov     x0, x3
    400032c0:	aa0303e0 	mov	x0, x3
    ret
    400032c4:	d65f03c0 	ret
    400032c8:	d503201f 	nop
    400032cc:	d503201f 	nop

00000000400032d0 <_memcpy4>:

// void *_memcpy4(void *dst, void *src, uint64 size);
.global _memcpy4
.align 4
_memcpy4:
    mov     x3, x0
    400032d0:	aa0003e3 	mov	x3, x0

    cmp     x2, #4
    400032d4:	f100105f 	cmp	x2, #0x4
    b.lt    return4
    400032d8:	540000cb 	b.lt	400032f0 <return4>  // b.tstop

00000000400032dc <loop4>:

loop4:
    ldr     w4, [x1], #4
    400032dc:	b8404424 	ldr	w4, [x1], #4
    str     w4, [x0], #4
    400032e0:	b8004404 	str	w4, [x0], #4

    sub     x2, x2, #4
    400032e4:	d1001042 	sub	x2, x2, #0x4
    cmp     x2, #4
    400032e8:	f100105f 	cmp	x2, #0x4
    b.ge    loop4
    400032ec:	54ffff8a 	b.ge	400032dc <loop4>  // b.tcont

00000000400032f0 <return4>:

return4:
    mov     x0, x3
    400032f0:	aa0303e0 	mov	x0, x3
    ret
    400032f4:	d65f03c0 	ret
    400032f8:	d503201f 	nop
    400032fc:	d503201f 	nop

0000000040003300 <_memcpy2>:

// void *_memcpy2(void *dst, void *src, uint64 size);
.global _memcpy2
.align 4
_memcpy2:
    mov     x3, x0
    40003300:	aa0003e3 	mov	x3, x0

    cmp     x2, #2
    40003304:	f100085f 	cmp	x2, #0x2
    b.lt    return2
    40003308:	540000cb 	b.lt	40003320 <return2>  // b.tstop

000000004000330c <loop2>:

loop2:
    ldrh    w4, [x1], #2
    4000330c:	78402424 	ldrh	w4, [x1], #2
    strh    w4, [x0], #2
    40003310:	78002404 	strh	w4, [x0], #2

    sub     x2, x2, #2
    40003314:	d1000842 	sub	x2, x2, #0x2
    cmp     x2, #2
    40003318:	f100085f 	cmp	x2, #0x2
    b.ge    loop2
    4000331c:	54ffff8a 	b.ge	4000330c <loop2>  // b.tcont

0000000040003320 <return2>:

return2:
    mov     x0, x3
    40003320:	aa0303e0 	mov	x0, x3
    ret
    40003324:	d65f03c0 	ret
    40003328:	d503201f 	nop
    4000332c:	d503201f 	nop

0000000040003330 <_memcpy1>:

// void *_memcpy1(void *dst, void *src, uint64 size);
.global _memcpy1
.align 4
_memcpy1:
    mov     x3, x0
    40003330:	aa0003e3 	mov	x3, x0

    cbz     x2, return1
    40003334:	b40000a2 	cbz	x2, 40003348 <return1>

0000000040003338 <loop1>:

loop1:
    ldrb    w4, [x1], #1
    40003338:	38401424 	ldrb	w4, [x1], #1
    strb    w4, [x0], #1
    4000333c:	38001404 	strb	w4, [x0], #1

    subs    x2, x2, #1
    40003340:	f1000442 	subs	x2, x2, #0x1
    b.ne    loop1
    40003344:	54ffffa1 	b.ne	40003338 <loop1>  // b.any

0000000040003348 <return1>:

return1:
    mov     x0, x3
    40003348:	aa0303e0 	mov	x0, x3
    ret    
    4000334c:	d65f03c0 	ret

0000000040003350 <_clean_bss>:
.section .text
.global _clean_bss
.align 2

_clean_bss:
    ldr     x0, =__bss_start
    40003350:	58000240 	ldr	x0, 40003398 <hang+0xc>
    ldr     x1, =__bss_end
    40003354:	58000261 	ldr	x1, 400033a0 <hang+0x14>

    movi    v0.16b, #0
    40003358:	4f00e400 	movi	v0.16b, #0x0
    movi    v1.16b, #0
    4000335c:	4f00e401 	movi	v1.16b, #0x0
    movi    v2.16b, #0
    40003360:	4f00e402 	movi	v2.16b, #0x0
    movi    v3.16b, #0
    40003364:	4f00e403 	movi	v3.16b, #0x0

//  Check 64 byte align
    ands    xzr, x0, #63
    40003368:	f240141f 	tst	x0, #0x3f
    b.ne    hang
    4000336c:	54000101 	b.ne	4000338c <hang>  // b.any

    ands    xzr, x1, #63
    40003370:	f240143f 	tst	x1, #0x3f
    b.ne    hang
    40003374:	540000c1 	b.ne	4000338c <hang>  // b.any

1:
    cmp     x0, x1
    40003378:	eb01001f 	cmp	x0, x1
    b.ge    2f      // pointer of __bss_start >= __bss_end
    4000337c:	5400006a 	b.ge	40003388 <_clean_bss+0x38>  // b.tcont

    st1     {v0.16b, v1.16b, v2.16b, v3.16b}, [x0], #64
    40003380:	4c9f2000 	st1	{v0.16b-v3.16b}, [x0], #64
    b       1b
    40003384:	17fffffd 	b	40003378 <_clean_bss+0x28>
2:
    ret
    40003388:	d65f03c0 	ret

000000004000338c <hang>:

hang:
    wfe
    4000338c:	d503205f 	wfe
    b hang
    40003390:	17ffffff 	b	4000338c <hang>
    40003394:	00000000 	udf	#0
    40003398:	4000a380 	.inst	0x4000a380 ; undefined
    4000339c:	00000000 	udf	#0
    400033a0:	40c0bdc0 	.inst	0x40c0bdc0 ; undefined
	...

00000000400033b0 <_switch_to_el1>:
.section .text
.align 4

.global _switch_to_el1
_switch_to_el1:
 mrs x0, CurrentEL
    400033b0:	d5384240 	mrs	x0, currentel
    lsr x0, x0, #2
    400033b4:	d342fc00 	lsr	x0, x0, #2
    cmp x0, #2
    400033b8:	f100081f 	cmp	x0, #0x2
    b.ne hang
    400033bc:	54000281 	b.ne	4000340c <hang>  // b.any

    ldr x0, =__stack_el1_top
    400033c0:	58000480 	ldr	x0, 40003450 <_el1_entry+0x30>
    msr SP_EL1, x0
    400033c4:	d51c4100 	msr	sp_el1, x0

    /* EL1 AArch64 */
    mov x0, #(1 << 31)
    400033c8:	d2b00000 	mov	x0, #0x80000000            	// #2147483648
    msr HCR_EL2, x0
    400033cc:	d51c1100 	msr	hcr_el2, x0

    adr x0, _el1_vector_table
    400033d0:	1002a180 	adr	x0, 40008800 <_el1_vector_table>
    msr VBAR_EL1, x0
    400033d4:	d518c000 	msr	vbar_el1, x0

    mov x0, #0x3c5
    400033d8:	d28078a0 	mov	x0, #0x3c5                 	// #965
    msr SPSR_EL2, x0
    400033dc:	d51c4000 	msr	spsr_el2, x0

    // Enable simd instructions for EL1
    mov  x0, #(3 << 20)    // FPEN = 0b11
    400033e0:	d2a00600 	mov	x0, #0x300000              	// #3145728
    msr  CPACR_EL1, x0
    400033e4:	d5181040 	msr	cpacr_el1, x0

    ldr x0, =_el1_entry
    400033e8:	58000380 	ldr	x0, 40003458 <_el1_entry+0x38>
    msr ELR_EL2, x0
    400033ec:	d51c4020 	msr	elr_el2, x0

    ldr x0, =__text_start
    400033f0:	58000380 	ldr	x0, 40003460 <_el1_entry+0x40>
    ldr x1, =__bss_end
    400033f4:	580003a1 	ldr	x1, 40003468 <_el1_entry+0x48>
    bl _cache_flush_range
    400033f8:	97fff312 	bl	40000040 <_cache_flush_range>

    dsb sy
    400033fc:	d5033f9f 	dsb	sy
    dsb ish
    40003400:	d5033b9f 	dsb	ish
    isb
    40003404:	d5033fdf 	isb

    eret
    40003408:	d69f03e0 	eret

000000004000340c <hang>:

hang:
    wfe
    4000340c:	d503205f 	wfe
    b hang
    40003410:	17ffffff 	b	4000340c <hang>
    40003414:	d503201f 	nop
    40003418:	d503201f 	nop
    4000341c:	d503201f 	nop

0000000040003420 <_el1_entry>:


.align 4
.global _el1_entry
_el1_entry:
    nop
    40003420:	d503201f 	nop
    mov x0, #1
    40003424:	d2800020 	mov	x0, #0x1                   	// #1
    msr spsel, x0
    40003428:	d5184200 	msr	spsel, x0

    mov x0, #0x00            
    4000342c:	d2800000 	mov	x0, #0x0                   	// #0
    msr MAIR_EL1, x0
    40003430:	d518a200 	msr	mair_el1, x0

    mov x0, #(16)            
    40003434:	d2800200 	mov	x0, #0x10                  	// #16
    msr TCR_EL1, x0
    40003438:	d5182040 	msr	tcr_el1, x0

    mov x0, #(1 << 11)      
    4000343c:	d2810000 	mov	x0, #0x800                 	// #2048
    msr SCTLR_EL1, x0
    40003440:	d5181000 	msr	sctlr_el1, x0
    isb
    40003444:	d5033fdf 	isb

    bl kernel_entry
    40003448:	9400011e 	bl	400038c0 <kernel_entry>
    4000344c:	00000000 	udf	#0
    40003450:	4160c000 	.inst	0x4160c000 ; undefined
    40003454:	00000000 	udf	#0
    40003458:	40003420 	.inst	0x40003420 ; undefined
    4000345c:	00000000 	udf	#0
    40003460:	40000000 	.inst	0x40000000 ; undefined
    40003464:	00000000 	udf	#0
    40003468:	40c0bdc0 	.inst	0x40c0bdc0 ; undefined
    4000346c:	00000000 	udf	#0

0000000040003470 <_panic_exception_save_gpr>:
// FIXME: Implement it inside the exception vectors

.align 4
.global _panic_exception_save_gpr
_panic_exception_save_gpr:
    sub sp, sp, #16
    40003470:	d10043ff 	sub	sp, sp, #0x10
    stp x0, x1, [sp]
    40003474:	a90007e0 	stp	x0, x1, [sp]
    
    ldr x0, =PANIC_REGISTERS
    40003478:	580002c0 	ldr	x0, 400034d0 <_panic_exception_save_gpr+0x60>

    stp x2, x3, [x0, #(1 * 16)]
    4000347c:	a9010c02 	stp	x2, x3, [x0, #16]
    stp x4, x5, [x0, #(2 * 16)]
    40003480:	a9021404 	stp	x4, x5, [x0, #32]
    stp x6, x7, [x0, #(3 * 16)]
    40003484:	a9031c06 	stp	x6, x7, [x0, #48]
    stp x8, x9, [x0, #(4 * 16)]
    40003488:	a9042408 	stp	x8, x9, [x0, #64]
    stp x10, x11, [x0, #(5 * 16)]
    4000348c:	a9052c0a 	stp	x10, x11, [x0, #80]
    stp x12, x13, [x0, #(6 * 16)]
    40003490:	a906340c 	stp	x12, x13, [x0, #96]
    stp x14, x15, [x0, #(7 * 16)]
    40003494:	a9073c0e 	stp	x14, x15, [x0, #112]
    stp x16, x17, [x0, #(8 * 16)]
    40003498:	a9084410 	stp	x16, x17, [x0, #128]
    stp x18, x19, [x0, #(9 * 16)]
    4000349c:	a9094c12 	stp	x18, x19, [x0, #144]
    stp x20, x21, [x0, #(10 * 16)]
    400034a0:	a90a5414 	stp	x20, x21, [x0, #160]
    stp x22, x23, [x0, #(11 * 16)]
    400034a4:	a90b5c16 	stp	x22, x23, [x0, #176]
    stp x24, x25, [x0, #(12 * 16)]
    400034a8:	a90c6418 	stp	x24, x25, [x0, #192]
    stp x26, x27, [x0, #(13 * 16)]
    400034ac:	a90d6c1a 	stp	x26, x27, [x0, #208]
    stp x28, x29, [x0, #(14 * 16)]
    400034b0:	a90e741c 	stp	x28, x29, [x0, #224]
    
    ldp x2, x3, [sp]
    400034b4:	a9400fe2 	ldp	x2, x3, [sp]
    stp x2, x3, [x0]
    400034b8:	a9000c02 	stp	x2, x3, [x0]

    add sp, sp, #16
    400034bc:	910043ff 	add	sp, sp, #0x10

    mov x1, sp
    400034c0:	910003e1 	mov	x1, sp

    stp x30, x1, [x0, #(15 * 16)]
    400034c4:	a90f041e 	stp	x30, x1, [x0, #240]

    ret
    400034c8:	d65f03c0 	ret
    400034cc:	00000000 	udf	#0
    400034d0:	40c0a8b0 	.inst	0x40c0a8b0 ; undefined
	...

00000000400034e0 <GICV3_ARM_ICC_SRE_EL1_write>:

.align 4

.global GICV3_ARM_ICC_SRE_EL1_write
GICV3_ARM_ICC_SRE_EL1_write:
    msr ICC_SRE_EL1, x0
    400034e0:	d518cca0 	msr	icc_sre_el1, x0
    isb
    400034e4:	d5033fdf 	isb
    ret
    400034e8:	d65f03c0 	ret

00000000400034ec <GICV3_ARM_ICC_PMR_EL1_write>:

.global GICV3_ARM_ICC_PMR_EL1_write
GICV3_ARM_ICC_PMR_EL1_write:
    msr ICC_PMR_EL1, x0
    400034ec:	d5184600 	msr	icc_pmr_el1, x0
    isb
    400034f0:	d5033fdf 	isb
    ret
    400034f4:	d65f03c0 	ret

00000000400034f8 <GICV3_ARM_ICC_IGRPEN1_EL1_EL1_write>:

.global GICV3_ARM_ICC_IGRPEN1_EL1_EL1_write
GICV3_ARM_ICC_IGRPEN1_EL1_EL1_write:
    msr ICC_IGRPEN1_EL1, x0
    400034f8:	d518cce0 	msr	icc_igrpen1_el1, x0
    isb
    400034fc:	d5033fdf 	isb
    ret
    40003500:	d65f03c0 	ret

0000000040003504 <GICV3_ARM_ICC_IAR1_EL1_read>:

.global GICV3_ARM_ICC_IAR1_EL1_read
GICV3_ARM_ICC_IAR1_EL1_read:
    mrs x0, ICC_IAR1_EL1
    40003504:	d538cc00 	mrs	x0, icc_iar1_el1
    ret
    40003508:	d65f03c0 	ret

000000004000350c <GICV3_ARM_ICC_EOIR1_EL1_write>:

.global GICV3_ARM_ICC_EOIR1_EL1_write
GICV3_ARM_ICC_EOIR1_EL1_write:
    msr ICC_EOIR1_EL1, x0
    4000350c:	d518cc20 	msr	icc_eoir1_el1, x0
    40003510:	d65f03c0 	ret

0000000040003514 <kernel_init>:

extern kernel_initcall_t __kernel_init_start[];
extern kernel_initcall_t __kernel_init_end[];

void kernel_init(void)
{
    40003514:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003518:	910003fd 	mov	x29, sp
    4000351c:	f9000bf3 	str	x19, [sp, #16]
	UART_init(UART_ID_2);
    40003520:	52800020 	mov	w0, #0x1                   	// #1
    40003524:	94000f67 	bl	400072c0 <UART_init>

	ARM_exceptions_set_status((ARM_exception_status){
    40003528:	52800020 	mov	w0, #0x1                   	// #1
    4000352c:	33001c13 	bfxil	w19, w0, #0, #8
    40003530:	52800020 	mov	w0, #0x1                   	// #1
    40003534:	33181c13 	bfi	w19, w0, #8, #8
    40003538:	52800020 	mov	w0, #0x1                   	// #1
    4000353c:	33101c13 	bfi	w19, w0, #16, #8
    40003540:	52800020 	mov	w0, #0x1                   	// #1
    40003544:	33081c13 	bfi	w19, w0, #24, #8
    40003548:	2a1303e0 	mov	w0, w19
    4000354c:	940003b8 	bl	4000442c <ARM_exceptions_set_status>
		.irq = true,
		.serror = true,
		.debug = true,
	});

	GICV3_init_distributor();
    40003550:	94000bf5 	bl	40006524 <GICV3_init_distributor>
	GICV3_init_cpu(ARM_get_cpu_affinity().aff0);
    40003554:	940000e4 	bl	400038e4 <ARM_get_cpu_affinity>
    40003558:	53187c00 	lsr	w0, w0, #24
    4000355c:	12001c00 	and	w0, w0, #0xff
    40003560:	92401c00 	and	x0, x0, #0xff
    40003564:	94000bff 	bl	40006560 <GICV3_init_cpu>
	uart_irq_init();
    40003568:	94000c07 	bl	40006584 <uart_irq_init>
		((uintptr)__kernel_init_end & 0x7)) {
		PANIC("kernel_init section not 8 byte aligned");
	}
#endif

	for (kernel_initcall_t *fn = __kernel_init_start; fn < __kernel_init_end;
    4000356c:	f0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40003570:	910cc000 	add	x0, x0, #0x330
    40003574:	f90027e0 	str	x0, [sp, #72]
    40003578:	14000007 	b	40003594 <kernel_init+0x80>
		 fn++) {
		(*fn)();
    4000357c:	f94027e0 	ldr	x0, [sp, #72]
    40003580:	f9400000 	ldr	x0, [x0]
    40003584:	d63f0000 	blr	x0
		 fn++) {
    40003588:	f94027e0 	ldr	x0, [sp, #72]
    4000358c:	91002000 	add	x0, x0, #0x8
    40003590:	f90027e0 	str	x0, [sp, #72]
	for (kernel_initcall_t *fn = __kernel_init_start; fn < __kernel_init_end;
    40003594:	f94027e1 	ldr	x1, [sp, #72]
    40003598:	f0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    4000359c:	910ce000 	add	x0, x0, #0x338
    400035a0:	eb00003f 	cmp	x1, x0
    400035a4:	54fffec3 	b.cc	4000357c <kernel_init+0x68>  // b.lo, b.ul, b.last
	}
}
    400035a8:	d503201f 	nop
    400035ac:	d503201f 	nop
    400035b0:	f9400bf3 	ldr	x19, [sp, #16]
    400035b4:	a8c57bfd 	ldp	x29, x30, [sp], #80
    400035b8:	d65f03c0 	ret

00000000400035bc <handle_RRDY>:
#include <lib/stdint.h>

typedef void (*uart_irq_handler)(UART_ID id);

static void handle_RRDY(UART_ID id)
{
    400035bc:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400035c0:	910003fd 	mov	x29, sp
    400035c4:	b9001fe0 	str	w0, [sp, #28]
	uint8 c;

	while (UART_read(id, &c) == true) {
    400035c8:	14000005 	b	400035dc <handle_RRDY+0x20>
		UART_putc(id, c);
    400035cc:	3940bfe0 	ldrb	w0, [sp, #47]
    400035d0:	2a0003e1 	mov	w1, w0
    400035d4:	b9401fe0 	ldr	w0, [sp, #28]
    400035d8:	94000ef6 	bl	400071b0 <UART_putc>
	while (UART_read(id, &c) == true) {
    400035dc:	9100bfe0 	add	x0, sp, #0x2f
    400035e0:	aa0003e1 	mov	x1, x0
    400035e4:	b9401fe0 	ldr	w0, [sp, #28]
    400035e8:	94000fda 	bl	40007550 <UART_read>
    400035ec:	12001c00 	and	w0, w0, #0xff
    400035f0:	12000000 	and	w0, w0, #0x1
    400035f4:	7100001f 	cmp	w0, #0x0
    400035f8:	54fffea1 	b.ne	400035cc <handle_RRDY+0x10>  // b.any
	}
}
    400035fc:	d503201f 	nop
    40003600:	d503201f 	nop
    40003604:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40003608:	d65f03c0 	ret

000000004000360c <unhandled>:

static void unhandled(UART_ID) { PANIC("Unhandled UART irq"); }
    4000360c:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40003610:	910003fd 	mov	x29, sp
    40003614:	b9003fe0 	str	w0, [sp, #60]
    40003618:	b0000020 	adrp	x0, 40008000 <__vectors_start>
    4000361c:	913f0000 	add	x0, x0, #0xfc0
    40003620:	f90023e0 	str	x0, [sp, #64]
    40003624:	b0000020 	adrp	x0, 40008000 <__vectors_start>
    40003628:	913f6000 	add	x0, x0, #0xfd8
    4000362c:	f90027e0 	str	x0, [sp, #72]
    40003630:	52800260 	mov	w0, #0x13                  	// #19
    40003634:	b90053e0 	str	w0, [sp, #80]
    40003638:	b90057ff 	str	wzr, [sp, #84]
    4000363c:	52800040 	mov	w0, #0x2                   	// #2
    40003640:	b9005be0 	str	w0, [sp, #88]
    40003644:	910043e0 	add	x0, sp, #0x10
    40003648:	910103e1 	add	x1, sp, #0x40
    4000364c:	3dc0003e 	ldr	q30, [x1]
    40003650:	3dc0043f 	ldr	q31, [x1, #16]
    40003654:	3d80001e 	str	q30, [x0]
    40003658:	3d80041f 	str	q31, [x0, #16]
    4000365c:	910043e0 	add	x0, sp, #0x10
    40003660:	940007d6 	bl	400055b8 <set_and_throw_panic>

0000000040003664 <kernel_uart1_irq_handler>:
static const uart_irq_handler UART_IRQ_HANDLERS[UART_IRQ_SRC_COUNT] = {
	[UART_IRQ_SRC_RRDY] = handle_RRDY,
	[1 ... UART_IRQ_SRC_COUNT - 1] = unhandled,
};

void kernel_uart1_irq_handler() { PANIC("Unhandled"); }
    40003664:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003668:	910003fd 	mov	x29, sp
    4000366c:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003670:	91018000 	add	x0, x0, #0x60
    40003674:	f9001be0 	str	x0, [sp, #48]
    40003678:	b0000020 	adrp	x0, 40008000 <__vectors_start>
    4000367c:	913f6000 	add	x0, x0, #0xfd8
    40003680:	f9001fe0 	str	x0, [sp, #56]
    40003684:	52800340 	mov	w0, #0x1a                  	// #26
    40003688:	b90043e0 	str	w0, [sp, #64]
    4000368c:	b90047ff 	str	wzr, [sp, #68]
    40003690:	52800040 	mov	w0, #0x2                   	// #2
    40003694:	b9004be0 	str	w0, [sp, #72]
    40003698:	910043e0 	add	x0, sp, #0x10
    4000369c:	9100c3e1 	add	x1, sp, #0x30
    400036a0:	3dc0003e 	ldr	q30, [x1]
    400036a4:	3dc0043f 	ldr	q31, [x1, #16]
    400036a8:	3d80001e 	str	q30, [x0]
    400036ac:	3d80041f 	str	q31, [x0, #16]
    400036b0:	910043e0 	add	x0, sp, #0x10
    400036b4:	940007c1 	bl	400055b8 <set_and_throw_panic>

00000000400036b8 <kernel_uart2_irq_handler>:

void kernel_uart2_irq_handler()
{
    400036b8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400036bc:	910003fd 	mov	x29, sp
	UART_puts(UART_ID_2, "-");
    400036c0:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400036c4:	9101c001 	add	x1, x0, #0x70
    400036c8:	52800020 	mov	w0, #0x1                   	// #1
    400036cc:	94000ed3 	bl	40007218 <UART_puts>

	bitfield16 sources = UART_get_irq_sources(UART_ID_2);
    400036d0:	52800020 	mov	w0, #0x1                   	// #1
    400036d4:	94000fbc 	bl	400075c4 <UART_get_irq_sources>
    400036d8:	79002fe0 	strh	w0, [sp, #22]

	for (size_t i = 0; i < UART_IRQ_SRC_COUNT; i++) {
    400036dc:	f9000fff 	str	xzr, [sp, #24]
    400036e0:	14000010 	b	40003720 <kernel_uart2_irq_handler+0x68>
		if (BITFIELD16_GET(sources, i)) {
    400036e4:	79402fe0 	ldrh	w0, [sp, #22]
    400036e8:	f9400fe1 	ldr	x1, [sp, #24]
    400036ec:	1ac12800 	asr	w0, w0, w1
    400036f0:	12000000 	and	w0, w0, #0x1
    400036f4:	7100001f 	cmp	w0, #0x0
    400036f8:	540000e0 	b.eq	40003714 <kernel_uart2_irq_handler+0x5c>  // b.none
			UART_IRQ_HANDLERS[i](UART_ID_2);
    400036fc:	b0000020 	adrp	x0, 40008000 <__vectors_start>
    40003700:	913fe000 	add	x0, x0, #0xff8
    40003704:	f9400fe1 	ldr	x1, [sp, #24]
    40003708:	f8617801 	ldr	x1, [x0, x1, lsl #3]
    4000370c:	52800020 	mov	w0, #0x1                   	// #1
    40003710:	d63f0020 	blr	x1
	for (size_t i = 0; i < UART_IRQ_SRC_COUNT; i++) {
    40003714:	f9400fe0 	ldr	x0, [sp, #24]
    40003718:	91000400 	add	x0, x0, #0x1
    4000371c:	f9000fe0 	str	x0, [sp, #24]
    40003720:	f9400fe0 	ldr	x0, [sp, #24]
    40003724:	f100301f 	cmp	x0, #0xc
    40003728:	54fffde9 	b.ls	400036e4 <kernel_uart2_irq_handler+0x2c>  // b.plast
		}
	}
}
    4000372c:	d503201f 	nop
    40003730:	d503201f 	nop
    40003734:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003738:	d65f03c0 	ret

000000004000373c <kernel_uart3_irq_handler>:

void kernel_uart3_irq_handler() { PANIC("Unhandled"); }
    4000373c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003740:	910003fd 	mov	x29, sp
    40003744:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003748:	91018000 	add	x0, x0, #0x60
    4000374c:	f9001be0 	str	x0, [sp, #48]
    40003750:	b0000020 	adrp	x0, 40008000 <__vectors_start>
    40003754:	913f6000 	add	x0, x0, #0xfd8
    40003758:	f9001fe0 	str	x0, [sp, #56]
    4000375c:	52800520 	mov	w0, #0x29                  	// #41
    40003760:	b90043e0 	str	w0, [sp, #64]
    40003764:	b90047ff 	str	wzr, [sp, #68]
    40003768:	52800040 	mov	w0, #0x2                   	// #2
    4000376c:	b9004be0 	str	w0, [sp, #72]
    40003770:	910043e0 	add	x0, sp, #0x10
    40003774:	9100c3e1 	add	x1, sp, #0x30
    40003778:	3dc0003e 	ldr	q30, [x1]
    4000377c:	3dc0043f 	ldr	q31, [x1, #16]
    40003780:	3d80001e 	str	q30, [x0]
    40003784:	3d80041f 	str	q31, [x0, #16]
    40003788:	910043e0 	add	x0, sp, #0x10
    4000378c:	9400078b 	bl	400055b8 <set_and_throw_panic>

0000000040003790 <kernel_uart4_irq_handler>:

void kernel_uart4_irq_handler() { PANIC("Unhandled"); }
    40003790:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003794:	910003fd 	mov	x29, sp
    40003798:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000379c:	91018000 	add	x0, x0, #0x60
    400037a0:	f9001be0 	str	x0, [sp, #48]
    400037a4:	b0000020 	adrp	x0, 40008000 <__vectors_start>
    400037a8:	913f6000 	add	x0, x0, #0xfd8
    400037ac:	f9001fe0 	str	x0, [sp, #56]
    400037b0:	52800560 	mov	w0, #0x2b                  	// #43
    400037b4:	b90043e0 	str	w0, [sp, #64]
    400037b8:	b90047ff 	str	wzr, [sp, #68]
    400037bc:	52800040 	mov	w0, #0x2                   	// #2
    400037c0:	b9004be0 	str	w0, [sp, #72]
    400037c4:	910043e0 	add	x0, sp, #0x10
    400037c8:	9100c3e1 	add	x1, sp, #0x30
    400037cc:	3dc0003e 	ldr	q30, [x1]
    400037d0:	3dc0043f 	ldr	q31, [x1, #16]
    400037d4:	3d80001e 	str	q30, [x0]
    400037d8:	3d80041f 	str	q31, [x0, #16]
    400037dc:	910043e0 	add	x0, sp, #0x10
    400037e0:	94000776 	bl	400055b8 <set_and_throw_panic>

00000000400037e4 <unhandled_irq>:
#include <kernel/irq/irq.h>
#include <lib/stdint.h>

static irq_handler_t KERNEL_IRQ_HANDLER_TABLE[IMX8MP_IRQ_SIZE];

static void unhandled_irq() { PANIC("UNHANDLED IRQ"); }
    400037e4:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400037e8:	910003fd 	mov	x29, sp
    400037ec:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400037f0:	9101e000 	add	x0, x0, #0x78
    400037f4:	f9001be0 	str	x0, [sp, #48]
    400037f8:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400037fc:	91022000 	add	x0, x0, #0x88
    40003800:	f9001fe0 	str	x0, [sp, #56]
    40003804:	52800140 	mov	w0, #0xa                   	// #10
    40003808:	b90043e0 	str	w0, [sp, #64]
    4000380c:	b90047ff 	str	wzr, [sp, #68]
    40003810:	52800040 	mov	w0, #0x2                   	// #2
    40003814:	b9004be0 	str	w0, [sp, #72]
    40003818:	910043e0 	add	x0, sp, #0x10
    4000381c:	9100c3e1 	add	x1, sp, #0x30
    40003820:	3dc0003e 	ldr	q30, [x1]
    40003824:	3dc0043f 	ldr	q31, [x1, #16]
    40003828:	3d80001e 	str	q30, [x0]
    4000382c:	3d80041f 	str	q31, [x0, #16]
    40003830:	910043e0 	add	x0, sp, #0x10
    40003834:	94000761 	bl	400055b8 <set_and_throw_panic>

0000000040003838 <init_irq_handler_table>:

static void init_irq_handler_table()
{
    40003838:	d10043ff 	sub	sp, sp, #0x10
	for (size_t i = 0; i < IMX8MP_IRQ_SIZE; i++) {
    4000383c:	f90007ff 	str	xzr, [sp, #8]
    40003840:	1400000a 	b	40003868 <init_irq_handler_table+0x30>
		KERNEL_IRQ_HANDLER_TABLE[i] = unhandled_irq;
    40003844:	f0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40003848:	910e0000 	add	x0, x0, #0x380
    4000384c:	f94007e1 	ldr	x1, [sp, #8]
    40003850:	90000002 	adrp	x2, 40003000 <_el1_low_a32_fiq+0x20>
    40003854:	911f9042 	add	x2, x2, #0x7e4
    40003858:	f8217802 	str	x2, [x0, x1, lsl #3]
	for (size_t i = 0; i < IMX8MP_IRQ_SIZE; i++) {
    4000385c:	f94007e0 	ldr	x0, [sp, #8]
    40003860:	91000400 	add	x0, x0, #0x1
    40003864:	f90007e0 	str	x0, [sp, #8]
    40003868:	f94007e0 	ldr	x0, [sp, #8]
    4000386c:	f1027c1f 	cmp	x0, #0x9f
    40003870:	54fffea9 	b.ls	40003844 <init_irq_handler_table+0xc>  // b.plast
	}

	// KERNEL_IRQ_HANDLER_TABLE[IMX8MP_IRQ_UART1] = kernel_uart1_irq_handler;
	KERNEL_IRQ_HANDLER_TABLE[IMX8MP_IRQ_UART2] = kernel_uart2_irq_handler;
    40003874:	f0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40003878:	910e0000 	add	x0, x0, #0x380
    4000387c:	90000001 	adrp	x1, 40003000 <_el1_low_a32_fiq+0x20>
    40003880:	911ae021 	add	x1, x1, #0x6b8
    40003884:	f9006c01 	str	x1, [x0, #216]
	// KERNEL_IRQ_HANDLER_TABLE[IMX8MP_IRQ_UART3] = kernel_uart3_irq_handler;
	// KERNEL_IRQ_HANDLER_TABLE[IMX8MP_IRQ_UART4] = kernel_uart4_irq_handler;
}
    40003888:	d503201f 	nop
    4000388c:	910043ff 	add	sp, sp, #0x10
    40003890:	d65f03c0 	ret

0000000040003894 <kernel_handle_irq>:
KERNEL_INITCALL(init_irq_handler_table);

void kernel_handle_irq(imx8mp_irq irqid) { KERNEL_IRQ_HANDLER_TABLE[irqid](); }
    40003894:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003898:	910003fd 	mov	x29, sp
    4000389c:	b9001fe0 	str	w0, [sp, #28]
    400038a0:	f0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400038a4:	910e0000 	add	x0, x0, #0x380
    400038a8:	b9401fe1 	ldr	w1, [sp, #28]
    400038ac:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    400038b0:	d63f0000 	blr	x0
    400038b4:	d503201f 	nop
    400038b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400038bc:	d65f03c0 	ret

00000000400038c0 <kernel_entry>:
extern uint64 _ARM_HCR_EL2();
extern void _switch_to_el1();

// Main function of the kernel, called by the bootloader (/boot/boot.S)
_Noreturn void kernel_entry()
{
    400038c0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400038c4:	910003fd 	mov	x29, sp
	kernel_init();
    400038c8:	97ffff13 	bl	40003514 <kernel_init>

	UART_puts(UART_ID_2, "Hello world!\n\r");
    400038cc:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400038d0:	91028001 	add	x1, x0, #0xa0
    400038d4:	52800020 	mov	w0, #0x1                   	// #1
    400038d8:	94000e50 	bl	40007218 <UART_puts>

	loop {}
    400038dc:	d503201f 	nop
    400038e0:	17ffffff 	b	400038dc <kernel_entry+0x1c>

00000000400038e4 <ARM_get_cpu_affinity>:
#include <arm/sysregs.h>

#include "lib/stdint.h"

ARM_cpu_affinity ARM_get_cpu_affinity()
{
    400038e4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400038e8:	910003fd 	mov	x29, sp
	uint64 v = _ARM_MPIDR_EL1();
    400038ec:	97fff206 	bl	40000104 <_ARM_MPIDR_EL1>
    400038f0:	f9000fe0 	str	x0, [sp, #24]
	ARM_cpu_affinity cpuid = {
		.aff0 = (v & 0xFFUL),
		.aff1 = ((v >> 8) & 0xFFUL),
		.aff2 = ((v >> 16) & 0xFFUL),
		.aff3 = ((v >> 32) & 0xFFUL),
    400038f4:	f9400fe0 	ldr	x0, [sp, #24]
    400038f8:	d360fc00 	lsr	x0, x0, #32
	ARM_cpu_affinity cpuid = {
    400038fc:	12001c00 	and	w0, w0, #0xff
    40003900:	390043e0 	strb	w0, [sp, #16]
		.aff2 = ((v >> 16) & 0xFFUL),
    40003904:	f9400fe0 	ldr	x0, [sp, #24]
    40003908:	d350fc00 	lsr	x0, x0, #16
	ARM_cpu_affinity cpuid = {
    4000390c:	12001c00 	and	w0, w0, #0xff
    40003910:	390047e0 	strb	w0, [sp, #17]
		.aff1 = ((v >> 8) & 0xFFUL),
    40003914:	f9400fe0 	ldr	x0, [sp, #24]
    40003918:	d348fc00 	lsr	x0, x0, #8
	ARM_cpu_affinity cpuid = {
    4000391c:	12001c00 	and	w0, w0, #0xff
    40003920:	39004be0 	strb	w0, [sp, #18]
    40003924:	f9400fe0 	ldr	x0, [sp, #24]
    40003928:	12001c00 	and	w0, w0, #0xff
    4000392c:	39004fe0 	strb	w0, [sp, #19]
	};

	return cpuid;
    40003930:	b94013e0 	ldr	w0, [sp, #16]
}
    40003934:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003938:	d65f03c0 	ret

000000004000393c <el1_cur_sp0_fiq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    4000393c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003940:	910003fd 	mov	x29, sp
    40003944:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003948:	9102c000 	add	x0, x0, #0xb0
    4000394c:	f9001be0 	str	x0, [sp, #48]
    40003950:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003954:	91034000 	add	x0, x0, #0xd0
    40003958:	f9001fe0 	str	x0, [sp, #56]
    4000395c:	52800060 	mov	w0, #0x3                   	// #3
    40003960:	b90043e0 	str	w0, [sp, #64]
    40003964:	b90047ff 	str	wzr, [sp, #68]
    40003968:	52800020 	mov	w0, #0x1                   	// #1
    4000396c:	b9004be0 	str	w0, [sp, #72]
    40003970:	910043e0 	add	x0, sp, #0x10
    40003974:	9100c3e1 	add	x1, sp, #0x30
    40003978:	3dc0003e 	ldr	q30, [x1]
    4000397c:	3dc0043f 	ldr	q31, [x1, #16]
    40003980:	3d80001e 	str	q30, [x0]
    40003984:	3d80041f 	str	q31, [x0, #16]
    40003988:	910043e0 	add	x0, sp, #0x10
    4000398c:	9400070b 	bl	400055b8 <set_and_throw_panic>

0000000040003990 <el1_low_a32_serror_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003990:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003994:	910003fd 	mov	x29, sp
    40003998:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000399c:	91042000 	add	x0, x0, #0x108
    400039a0:	f9001be0 	str	x0, [sp, #48]
    400039a4:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400039a8:	9104a000 	add	x0, x0, #0x128
    400039ac:	f9001fe0 	str	x0, [sp, #56]
    400039b0:	52800060 	mov	w0, #0x3                   	// #3
    400039b4:	b90043e0 	str	w0, [sp, #64]
    400039b8:	b90047ff 	str	wzr, [sp, #68]
    400039bc:	52800020 	mov	w0, #0x1                   	// #1
    400039c0:	b9004be0 	str	w0, [sp, #72]
    400039c4:	910043e0 	add	x0, sp, #0x10
    400039c8:	9100c3e1 	add	x1, sp, #0x30
    400039cc:	3dc0003e 	ldr	q30, [x1]
    400039d0:	3dc0043f 	ldr	q31, [x1, #16]
    400039d4:	3d80001e 	str	q30, [x0]
    400039d8:	3d80041f 	str	q31, [x0, #16]
    400039dc:	910043e0 	add	x0, sp, #0x10
    400039e0:	940006f6 	bl	400055b8 <set_and_throw_panic>

00000000400039e4 <el1_low_a32_fiq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    400039e4:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400039e8:	910003fd 	mov	x29, sp
    400039ec:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400039f0:	91058000 	add	x0, x0, #0x160
    400039f4:	f9001be0 	str	x0, [sp, #48]
    400039f8:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400039fc:	91060000 	add	x0, x0, #0x180
    40003a00:	f9001fe0 	str	x0, [sp, #56]
    40003a04:	52800060 	mov	w0, #0x3                   	// #3
    40003a08:	b90043e0 	str	w0, [sp, #64]
    40003a0c:	b90047ff 	str	wzr, [sp, #68]
    40003a10:	52800020 	mov	w0, #0x1                   	// #1
    40003a14:	b9004be0 	str	w0, [sp, #72]
    40003a18:	910043e0 	add	x0, sp, #0x10
    40003a1c:	9100c3e1 	add	x1, sp, #0x30
    40003a20:	3dc0003e 	ldr	q30, [x1]
    40003a24:	3dc0043f 	ldr	q31, [x1, #16]
    40003a28:	3d80001e 	str	q30, [x0]
    40003a2c:	3d80041f 	str	q31, [x0, #16]
    40003a30:	910043e0 	add	x0, sp, #0x10
    40003a34:	940006e1 	bl	400055b8 <set_and_throw_panic>

0000000040003a38 <el1_low_a64_sync_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003a38:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003a3c:	910003fd 	mov	x29, sp
    40003a40:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003a44:	9106e000 	add	x0, x0, #0x1b8
    40003a48:	f9001be0 	str	x0, [sp, #48]
    40003a4c:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003a50:	91076000 	add	x0, x0, #0x1d8
    40003a54:	f9001fe0 	str	x0, [sp, #56]
    40003a58:	52800060 	mov	w0, #0x3                   	// #3
    40003a5c:	b90043e0 	str	w0, [sp, #64]
    40003a60:	b90047ff 	str	wzr, [sp, #68]
    40003a64:	52800020 	mov	w0, #0x1                   	// #1
    40003a68:	b9004be0 	str	w0, [sp, #72]
    40003a6c:	910043e0 	add	x0, sp, #0x10
    40003a70:	9100c3e1 	add	x1, sp, #0x30
    40003a74:	3dc0003e 	ldr	q30, [x1]
    40003a78:	3dc0043f 	ldr	q31, [x1, #16]
    40003a7c:	3d80001e 	str	q30, [x0]
    40003a80:	3d80041f 	str	q31, [x0, #16]
    40003a84:	910043e0 	add	x0, sp, #0x10
    40003a88:	940006cc 	bl	400055b8 <set_and_throw_panic>

0000000040003a8c <el1_cur_spx_sync_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003a8c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003a90:	910003fd 	mov	x29, sp
    40003a94:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003a98:	91084000 	add	x0, x0, #0x210
    40003a9c:	f9001be0 	str	x0, [sp, #48]
    40003aa0:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003aa4:	9108c000 	add	x0, x0, #0x230
    40003aa8:	f9001fe0 	str	x0, [sp, #56]
    40003aac:	52800060 	mov	w0, #0x3                   	// #3
    40003ab0:	b90043e0 	str	w0, [sp, #64]
    40003ab4:	b90047ff 	str	wzr, [sp, #68]
    40003ab8:	52800020 	mov	w0, #0x1                   	// #1
    40003abc:	b9004be0 	str	w0, [sp, #72]
    40003ac0:	910043e0 	add	x0, sp, #0x10
    40003ac4:	9100c3e1 	add	x1, sp, #0x30
    40003ac8:	3dc0003e 	ldr	q30, [x1]
    40003acc:	3dc0043f 	ldr	q31, [x1, #16]
    40003ad0:	3d80001e 	str	q30, [x0]
    40003ad4:	3d80041f 	str	q31, [x0, #16]
    40003ad8:	910043e0 	add	x0, sp, #0x10
    40003adc:	940006b7 	bl	400055b8 <set_and_throw_panic>

0000000040003ae0 <el1_cur_spx_fiq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003ae0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003ae4:	910003fd 	mov	x29, sp
    40003ae8:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003aec:	9109a000 	add	x0, x0, #0x268
    40003af0:	f9001be0 	str	x0, [sp, #48]
    40003af4:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003af8:	910a2000 	add	x0, x0, #0x288
    40003afc:	f9001fe0 	str	x0, [sp, #56]
    40003b00:	52800060 	mov	w0, #0x3                   	// #3
    40003b04:	b90043e0 	str	w0, [sp, #64]
    40003b08:	b90047ff 	str	wzr, [sp, #68]
    40003b0c:	52800020 	mov	w0, #0x1                   	// #1
    40003b10:	b9004be0 	str	w0, [sp, #72]
    40003b14:	910043e0 	add	x0, sp, #0x10
    40003b18:	9100c3e1 	add	x1, sp, #0x30
    40003b1c:	3dc0003e 	ldr	q30, [x1]
    40003b20:	3dc0043f 	ldr	q31, [x1, #16]
    40003b24:	3d80001e 	str	q30, [x0]
    40003b28:	3d80041f 	str	q31, [x0, #16]
    40003b2c:	910043e0 	add	x0, sp, #0x10
    40003b30:	940006a2 	bl	400055b8 <set_and_throw_panic>

0000000040003b34 <el1_cur_spx_irq_handler>:
#include <drivers/uart/uart.h>
#include <kernel/irq/irq.h>
#include <lib/string.h>

void el1_cur_spx_irq_handler(void)
{
    40003b34:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003b38:	910003fd 	mov	x29, sp
	uint64 intid = GICV3_get_intid_el1();
    40003b3c:	94000aa5 	bl	400065d0 <GICV3_get_intid_el1>
    40003b40:	f9000fe0 	str	x0, [sp, #24]

	kernel_handle_irq(GICV3_imx8mp_irq_from_intid(intid));
    40003b44:	f9400fe0 	ldr	x0, [sp, #24]
    40003b48:	94000aa8 	bl	400065e8 <GICV3_imx8mp_irq_from_intid>
    40003b4c:	97ffff52 	bl	40003894 <kernel_handle_irq>

	GICV3_ack_intid_el1(intid);
    40003b50:	f9400fe0 	ldr	x0, [sp, #24]
    40003b54:	94000aea 	bl	400066fc <GICV3_ack_intid_el1>
}
    40003b58:	d503201f 	nop
    40003b5c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003b60:	d65f03c0 	ret

0000000040003b64 <el1_cur_spx_serror_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003b64:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003b68:	910003fd 	mov	x29, sp
    40003b6c:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003b70:	910b0000 	add	x0, x0, #0x2c0
    40003b74:	f9001be0 	str	x0, [sp, #48]
    40003b78:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003b7c:	910b8000 	add	x0, x0, #0x2e0
    40003b80:	f9001fe0 	str	x0, [sp, #56]
    40003b84:	52800060 	mov	w0, #0x3                   	// #3
    40003b88:	b90043e0 	str	w0, [sp, #64]
    40003b8c:	b90047ff 	str	wzr, [sp, #68]
    40003b90:	52800020 	mov	w0, #0x1                   	// #1
    40003b94:	b9004be0 	str	w0, [sp, #72]
    40003b98:	910043e0 	add	x0, sp, #0x10
    40003b9c:	9100c3e1 	add	x1, sp, #0x30
    40003ba0:	3dc0003e 	ldr	q30, [x1]
    40003ba4:	3dc0043f 	ldr	q31, [x1, #16]
    40003ba8:	3d80001e 	str	q30, [x0]
    40003bac:	3d80041f 	str	q31, [x0, #16]
    40003bb0:	910043e0 	add	x0, sp, #0x10
    40003bb4:	94000681 	bl	400055b8 <set_and_throw_panic>

0000000040003bb8 <el1_low_a32_irq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003bb8:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003bbc:	910003fd 	mov	x29, sp
    40003bc0:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003bc4:	910c6000 	add	x0, x0, #0x318
    40003bc8:	f9001be0 	str	x0, [sp, #48]
    40003bcc:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003bd0:	910ce000 	add	x0, x0, #0x338
    40003bd4:	f9001fe0 	str	x0, [sp, #56]
    40003bd8:	52800060 	mov	w0, #0x3                   	// #3
    40003bdc:	b90043e0 	str	w0, [sp, #64]
    40003be0:	b90047ff 	str	wzr, [sp, #68]
    40003be4:	52800020 	mov	w0, #0x1                   	// #1
    40003be8:	b9004be0 	str	w0, [sp, #72]
    40003bec:	910043e0 	add	x0, sp, #0x10
    40003bf0:	9100c3e1 	add	x1, sp, #0x30
    40003bf4:	3dc0003e 	ldr	q30, [x1]
    40003bf8:	3dc0043f 	ldr	q31, [x1, #16]
    40003bfc:	3d80001e 	str	q30, [x0]
    40003c00:	3d80041f 	str	q31, [x0, #16]
    40003c04:	910043e0 	add	x0, sp, #0x10
    40003c08:	9400066c 	bl	400055b8 <set_and_throw_panic>

0000000040003c0c <el1_low_a64_fiq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003c0c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003c10:	910003fd 	mov	x29, sp
    40003c14:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003c18:	910dc000 	add	x0, x0, #0x370
    40003c1c:	f9001be0 	str	x0, [sp, #48]
    40003c20:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003c24:	910e4000 	add	x0, x0, #0x390
    40003c28:	f9001fe0 	str	x0, [sp, #56]
    40003c2c:	52800060 	mov	w0, #0x3                   	// #3
    40003c30:	b90043e0 	str	w0, [sp, #64]
    40003c34:	b90047ff 	str	wzr, [sp, #68]
    40003c38:	52800020 	mov	w0, #0x1                   	// #1
    40003c3c:	b9004be0 	str	w0, [sp, #72]
    40003c40:	910043e0 	add	x0, sp, #0x10
    40003c44:	9100c3e1 	add	x1, sp, #0x30
    40003c48:	3dc0003e 	ldr	q30, [x1]
    40003c4c:	3dc0043f 	ldr	q31, [x1, #16]
    40003c50:	3d80001e 	str	q30, [x0]
    40003c54:	3d80041f 	str	q31, [x0, #16]
    40003c58:	910043e0 	add	x0, sp, #0x10
    40003c5c:	94000657 	bl	400055b8 <set_and_throw_panic>

0000000040003c60 <el1_low_a64_irq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003c60:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003c64:	910003fd 	mov	x29, sp
    40003c68:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003c6c:	910f2000 	add	x0, x0, #0x3c8
    40003c70:	f9001be0 	str	x0, [sp, #48]
    40003c74:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003c78:	910fa000 	add	x0, x0, #0x3e8
    40003c7c:	f9001fe0 	str	x0, [sp, #56]
    40003c80:	52800060 	mov	w0, #0x3                   	// #3
    40003c84:	b90043e0 	str	w0, [sp, #64]
    40003c88:	b90047ff 	str	wzr, [sp, #68]
    40003c8c:	52800020 	mov	w0, #0x1                   	// #1
    40003c90:	b9004be0 	str	w0, [sp, #72]
    40003c94:	910043e0 	add	x0, sp, #0x10
    40003c98:	9100c3e1 	add	x1, sp, #0x30
    40003c9c:	3dc0003e 	ldr	q30, [x1]
    40003ca0:	3dc0043f 	ldr	q31, [x1, #16]
    40003ca4:	3d80001e 	str	q30, [x0]
    40003ca8:	3d80041f 	str	q31, [x0, #16]
    40003cac:	910043e0 	add	x0, sp, #0x10
    40003cb0:	94000642 	bl	400055b8 <set_and_throw_panic>

0000000040003cb4 <el1_cur_sp0_sync_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003cb4:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003cb8:	910003fd 	mov	x29, sp
    40003cbc:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003cc0:	91108000 	add	x0, x0, #0x420
    40003cc4:	f9001be0 	str	x0, [sp, #48]
    40003cc8:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003ccc:	91110000 	add	x0, x0, #0x440
    40003cd0:	f9001fe0 	str	x0, [sp, #56]
    40003cd4:	52800060 	mov	w0, #0x3                   	// #3
    40003cd8:	b90043e0 	str	w0, [sp, #64]
    40003cdc:	b90047ff 	str	wzr, [sp, #68]
    40003ce0:	52800020 	mov	w0, #0x1                   	// #1
    40003ce4:	b9004be0 	str	w0, [sp, #72]
    40003ce8:	910043e0 	add	x0, sp, #0x10
    40003cec:	9100c3e1 	add	x1, sp, #0x30
    40003cf0:	3dc0003e 	ldr	q30, [x1]
    40003cf4:	3dc0043f 	ldr	q31, [x1, #16]
    40003cf8:	3d80001e 	str	q30, [x0]
    40003cfc:	3d80041f 	str	q31, [x0, #16]
    40003d00:	910043e0 	add	x0, sp, #0x10
    40003d04:	9400062d 	bl	400055b8 <set_and_throw_panic>

0000000040003d08 <el1_cur_sp0_irq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003d08:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003d0c:	910003fd 	mov	x29, sp
    40003d10:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003d14:	9111e000 	add	x0, x0, #0x478
    40003d18:	f9001be0 	str	x0, [sp, #48]
    40003d1c:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003d20:	91126000 	add	x0, x0, #0x498
    40003d24:	f9001fe0 	str	x0, [sp, #56]
    40003d28:	52800060 	mov	w0, #0x3                   	// #3
    40003d2c:	b90043e0 	str	w0, [sp, #64]
    40003d30:	b90047ff 	str	wzr, [sp, #68]
    40003d34:	52800020 	mov	w0, #0x1                   	// #1
    40003d38:	b9004be0 	str	w0, [sp, #72]
    40003d3c:	910043e0 	add	x0, sp, #0x10
    40003d40:	9100c3e1 	add	x1, sp, #0x30
    40003d44:	3dc0003e 	ldr	q30, [x1]
    40003d48:	3dc0043f 	ldr	q31, [x1, #16]
    40003d4c:	3d80001e 	str	q30, [x0]
    40003d50:	3d80041f 	str	q31, [x0, #16]
    40003d54:	910043e0 	add	x0, sp, #0x10
    40003d58:	94000618 	bl	400055b8 <set_and_throw_panic>

0000000040003d5c <el1_low_a64_serror_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003d5c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003d60:	910003fd 	mov	x29, sp
    40003d64:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003d68:	91134000 	add	x0, x0, #0x4d0
    40003d6c:	f9001be0 	str	x0, [sp, #48]
    40003d70:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003d74:	9113c000 	add	x0, x0, #0x4f0
    40003d78:	f9001fe0 	str	x0, [sp, #56]
    40003d7c:	52800060 	mov	w0, #0x3                   	// #3
    40003d80:	b90043e0 	str	w0, [sp, #64]
    40003d84:	b90047ff 	str	wzr, [sp, #68]
    40003d88:	52800020 	mov	w0, #0x1                   	// #1
    40003d8c:	b9004be0 	str	w0, [sp, #72]
    40003d90:	910043e0 	add	x0, sp, #0x10
    40003d94:	9100c3e1 	add	x1, sp, #0x30
    40003d98:	3dc0003e 	ldr	q30, [x1]
    40003d9c:	3dc0043f 	ldr	q31, [x1, #16]
    40003da0:	3d80001e 	str	q30, [x0]
    40003da4:	3d80041f 	str	q31, [x0, #16]
    40003da8:	910043e0 	add	x0, sp, #0x10
    40003dac:	94000603 	bl	400055b8 <set_and_throw_panic>

0000000040003db0 <el1_low_a32_sync_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003db0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003db4:	910003fd 	mov	x29, sp
    40003db8:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003dbc:	9114a000 	add	x0, x0, #0x528
    40003dc0:	f9001be0 	str	x0, [sp, #48]
    40003dc4:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003dc8:	91152000 	add	x0, x0, #0x548
    40003dcc:	f9001fe0 	str	x0, [sp, #56]
    40003dd0:	52800060 	mov	w0, #0x3                   	// #3
    40003dd4:	b90043e0 	str	w0, [sp, #64]
    40003dd8:	b90047ff 	str	wzr, [sp, #68]
    40003ddc:	52800020 	mov	w0, #0x1                   	// #1
    40003de0:	b9004be0 	str	w0, [sp, #72]
    40003de4:	910043e0 	add	x0, sp, #0x10
    40003de8:	9100c3e1 	add	x1, sp, #0x30
    40003dec:	3dc0003e 	ldr	q30, [x1]
    40003df0:	3dc0043f 	ldr	q31, [x1, #16]
    40003df4:	3d80001e 	str	q30, [x0]
    40003df8:	3d80041f 	str	q31, [x0, #16]
    40003dfc:	910043e0 	add	x0, sp, #0x10
    40003e00:	940005ee 	bl	400055b8 <set_and_throw_panic>

0000000040003e04 <el1_cur_sp0_serror_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003e04:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003e08:	910003fd 	mov	x29, sp
    40003e0c:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003e10:	91160000 	add	x0, x0, #0x580
    40003e14:	f9001be0 	str	x0, [sp, #48]
    40003e18:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003e1c:	91168000 	add	x0, x0, #0x5a0
    40003e20:	f9001fe0 	str	x0, [sp, #56]
    40003e24:	52800060 	mov	w0, #0x3                   	// #3
    40003e28:	b90043e0 	str	w0, [sp, #64]
    40003e2c:	b90047ff 	str	wzr, [sp, #68]
    40003e30:	52800020 	mov	w0, #0x1                   	// #1
    40003e34:	b9004be0 	str	w0, [sp, #72]
    40003e38:	910043e0 	add	x0, sp, #0x10
    40003e3c:	9100c3e1 	add	x1, sp, #0x30
    40003e40:	3dc0003e 	ldr	q30, [x1]
    40003e44:	3dc0043f 	ldr	q31, [x1, #16]
    40003e48:	3d80001e 	str	q30, [x0]
    40003e4c:	3d80041f 	str	q31, [x0, #16]
    40003e50:	910043e0 	add	x0, sp, #0x10
    40003e54:	940005d9 	bl	400055b8 <set_and_throw_panic>

0000000040003e58 <el2_low_a32_serror_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003e58:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003e5c:	910003fd 	mov	x29, sp
    40003e60:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003e64:	91176000 	add	x0, x0, #0x5d8
    40003e68:	f9001be0 	str	x0, [sp, #48]
    40003e6c:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003e70:	9117e000 	add	x0, x0, #0x5f8
    40003e74:	f9001fe0 	str	x0, [sp, #56]
    40003e78:	52800060 	mov	w0, #0x3                   	// #3
    40003e7c:	b90043e0 	str	w0, [sp, #64]
    40003e80:	b90047ff 	str	wzr, [sp, #68]
    40003e84:	52800020 	mov	w0, #0x1                   	// #1
    40003e88:	b9004be0 	str	w0, [sp, #72]
    40003e8c:	910043e0 	add	x0, sp, #0x10
    40003e90:	9100c3e1 	add	x1, sp, #0x30
    40003e94:	3dc0003e 	ldr	q30, [x1]
    40003e98:	3dc0043f 	ldr	q31, [x1, #16]
    40003e9c:	3d80001e 	str	q30, [x0]
    40003ea0:	3d80041f 	str	q31, [x0, #16]
    40003ea4:	910043e0 	add	x0, sp, #0x10
    40003ea8:	940005c4 	bl	400055b8 <set_and_throw_panic>

0000000040003eac <el2_cur_spx_serror_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003eac:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003eb0:	910003fd 	mov	x29, sp
    40003eb4:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003eb8:	9118c000 	add	x0, x0, #0x630
    40003ebc:	f9001be0 	str	x0, [sp, #48]
    40003ec0:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003ec4:	91194000 	add	x0, x0, #0x650
    40003ec8:	f9001fe0 	str	x0, [sp, #56]
    40003ecc:	52800060 	mov	w0, #0x3                   	// #3
    40003ed0:	b90043e0 	str	w0, [sp, #64]
    40003ed4:	b90047ff 	str	wzr, [sp, #68]
    40003ed8:	52800020 	mov	w0, #0x1                   	// #1
    40003edc:	b9004be0 	str	w0, [sp, #72]
    40003ee0:	910043e0 	add	x0, sp, #0x10
    40003ee4:	9100c3e1 	add	x1, sp, #0x30
    40003ee8:	3dc0003e 	ldr	q30, [x1]
    40003eec:	3dc0043f 	ldr	q31, [x1, #16]
    40003ef0:	3d80001e 	str	q30, [x0]
    40003ef4:	3d80041f 	str	q31, [x0, #16]
    40003ef8:	910043e0 	add	x0, sp, #0x10
    40003efc:	940005af 	bl	400055b8 <set_and_throw_panic>

0000000040003f00 <el2_low_a64_serror_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003f00:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003f04:	910003fd 	mov	x29, sp
    40003f08:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003f0c:	911a2000 	add	x0, x0, #0x688
    40003f10:	f9001be0 	str	x0, [sp, #48]
    40003f14:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003f18:	911aa000 	add	x0, x0, #0x6a8
    40003f1c:	f9001fe0 	str	x0, [sp, #56]
    40003f20:	52800060 	mov	w0, #0x3                   	// #3
    40003f24:	b90043e0 	str	w0, [sp, #64]
    40003f28:	b90047ff 	str	wzr, [sp, #68]
    40003f2c:	52800020 	mov	w0, #0x1                   	// #1
    40003f30:	b9004be0 	str	w0, [sp, #72]
    40003f34:	910043e0 	add	x0, sp, #0x10
    40003f38:	9100c3e1 	add	x1, sp, #0x30
    40003f3c:	3dc0003e 	ldr	q30, [x1]
    40003f40:	3dc0043f 	ldr	q31, [x1, #16]
    40003f44:	3d80001e 	str	q30, [x0]
    40003f48:	3d80041f 	str	q31, [x0, #16]
    40003f4c:	910043e0 	add	x0, sp, #0x10
    40003f50:	9400059a 	bl	400055b8 <set_and_throw_panic>

0000000040003f54 <el2_low_a64_sync_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003f54:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003f58:	910003fd 	mov	x29, sp
    40003f5c:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003f60:	911b8000 	add	x0, x0, #0x6e0
    40003f64:	f9001be0 	str	x0, [sp, #48]
    40003f68:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003f6c:	911c0000 	add	x0, x0, #0x700
    40003f70:	f9001fe0 	str	x0, [sp, #56]
    40003f74:	52800060 	mov	w0, #0x3                   	// #3
    40003f78:	b90043e0 	str	w0, [sp, #64]
    40003f7c:	b90047ff 	str	wzr, [sp, #68]
    40003f80:	52800020 	mov	w0, #0x1                   	// #1
    40003f84:	b9004be0 	str	w0, [sp, #72]
    40003f88:	910043e0 	add	x0, sp, #0x10
    40003f8c:	9100c3e1 	add	x1, sp, #0x30
    40003f90:	3dc0003e 	ldr	q30, [x1]
    40003f94:	3dc0043f 	ldr	q31, [x1, #16]
    40003f98:	3d80001e 	str	q30, [x0]
    40003f9c:	3d80041f 	str	q31, [x0, #16]
    40003fa0:	910043e0 	add	x0, sp, #0x10
    40003fa4:	94000585 	bl	400055b8 <set_and_throw_panic>

0000000040003fa8 <el2_cur_sp0_irq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003fa8:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003fac:	910003fd 	mov	x29, sp
    40003fb0:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003fb4:	911ce000 	add	x0, x0, #0x738
    40003fb8:	f9001be0 	str	x0, [sp, #48]
    40003fbc:	d0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40003fc0:	911d6000 	add	x0, x0, #0x758
    40003fc4:	f9001fe0 	str	x0, [sp, #56]
    40003fc8:	52800060 	mov	w0, #0x3                   	// #3
    40003fcc:	b90043e0 	str	w0, [sp, #64]
    40003fd0:	b90047ff 	str	wzr, [sp, #68]
    40003fd4:	52800020 	mov	w0, #0x1                   	// #1
    40003fd8:	b9004be0 	str	w0, [sp, #72]
    40003fdc:	910043e0 	add	x0, sp, #0x10
    40003fe0:	9100c3e1 	add	x1, sp, #0x30
    40003fe4:	3dc0003e 	ldr	q30, [x1]
    40003fe8:	3dc0043f 	ldr	q31, [x1, #16]
    40003fec:	3d80001e 	str	q30, [x0]
    40003ff0:	3d80041f 	str	q31, [x0, #16]
    40003ff4:	910043e0 	add	x0, sp, #0x10
    40003ff8:	94000570 	bl	400055b8 <set_and_throw_panic>

0000000040003ffc <el2_cur_sp0_serror_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40003ffc:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40004000:	910003fd 	mov	x29, sp
    40004004:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004008:	911e4000 	add	x0, x0, #0x790
    4000400c:	f9001be0 	str	x0, [sp, #48]
    40004010:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004014:	911ec000 	add	x0, x0, #0x7b0
    40004018:	f9001fe0 	str	x0, [sp, #56]
    4000401c:	52800060 	mov	w0, #0x3                   	// #3
    40004020:	b90043e0 	str	w0, [sp, #64]
    40004024:	b90047ff 	str	wzr, [sp, #68]
    40004028:	52800020 	mov	w0, #0x1                   	// #1
    4000402c:	b9004be0 	str	w0, [sp, #72]
    40004030:	910043e0 	add	x0, sp, #0x10
    40004034:	9100c3e1 	add	x1, sp, #0x30
    40004038:	3dc0003e 	ldr	q30, [x1]
    4000403c:	3dc0043f 	ldr	q31, [x1, #16]
    40004040:	3d80001e 	str	q30, [x0]
    40004044:	3d80041f 	str	q31, [x0, #16]
    40004048:	910043e0 	add	x0, sp, #0x10
    4000404c:	9400055b 	bl	400055b8 <set_and_throw_panic>

0000000040004050 <el2_low_a64_irq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40004050:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40004054:	910003fd 	mov	x29, sp
    40004058:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000405c:	911fa000 	add	x0, x0, #0x7e8
    40004060:	f9001be0 	str	x0, [sp, #48]
    40004064:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004068:	91202000 	add	x0, x0, #0x808
    4000406c:	f9001fe0 	str	x0, [sp, #56]
    40004070:	52800060 	mov	w0, #0x3                   	// #3
    40004074:	b90043e0 	str	w0, [sp, #64]
    40004078:	b90047ff 	str	wzr, [sp, #68]
    4000407c:	52800020 	mov	w0, #0x1                   	// #1
    40004080:	b9004be0 	str	w0, [sp, #72]
    40004084:	910043e0 	add	x0, sp, #0x10
    40004088:	9100c3e1 	add	x1, sp, #0x30
    4000408c:	3dc0003e 	ldr	q30, [x1]
    40004090:	3dc0043f 	ldr	q31, [x1, #16]
    40004094:	3d80001e 	str	q30, [x0]
    40004098:	3d80041f 	str	q31, [x0, #16]
    4000409c:	910043e0 	add	x0, sp, #0x10
    400040a0:	94000546 	bl	400055b8 <set_and_throw_panic>

00000000400040a4 <el2_low_a64_fiq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    400040a4:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400040a8:	910003fd 	mov	x29, sp
    400040ac:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400040b0:	91210000 	add	x0, x0, #0x840
    400040b4:	f9001be0 	str	x0, [sp, #48]
    400040b8:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400040bc:	91218000 	add	x0, x0, #0x860
    400040c0:	f9001fe0 	str	x0, [sp, #56]
    400040c4:	52800060 	mov	w0, #0x3                   	// #3
    400040c8:	b90043e0 	str	w0, [sp, #64]
    400040cc:	b90047ff 	str	wzr, [sp, #68]
    400040d0:	52800020 	mov	w0, #0x1                   	// #1
    400040d4:	b9004be0 	str	w0, [sp, #72]
    400040d8:	910043e0 	add	x0, sp, #0x10
    400040dc:	9100c3e1 	add	x1, sp, #0x30
    400040e0:	3dc0003e 	ldr	q30, [x1]
    400040e4:	3dc0043f 	ldr	q31, [x1, #16]
    400040e8:	3d80001e 	str	q30, [x0]
    400040ec:	3d80041f 	str	q31, [x0, #16]
    400040f0:	910043e0 	add	x0, sp, #0x10
    400040f4:	94000531 	bl	400055b8 <set_and_throw_panic>

00000000400040f8 <el2_cur_spx_fiq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    400040f8:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400040fc:	910003fd 	mov	x29, sp
    40004100:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004104:	91226000 	add	x0, x0, #0x898
    40004108:	f9001be0 	str	x0, [sp, #48]
    4000410c:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004110:	9122e000 	add	x0, x0, #0x8b8
    40004114:	f9001fe0 	str	x0, [sp, #56]
    40004118:	52800060 	mov	w0, #0x3                   	// #3
    4000411c:	b90043e0 	str	w0, [sp, #64]
    40004120:	b90047ff 	str	wzr, [sp, #68]
    40004124:	52800020 	mov	w0, #0x1                   	// #1
    40004128:	b9004be0 	str	w0, [sp, #72]
    4000412c:	910043e0 	add	x0, sp, #0x10
    40004130:	9100c3e1 	add	x1, sp, #0x30
    40004134:	3dc0003e 	ldr	q30, [x1]
    40004138:	3dc0043f 	ldr	q31, [x1, #16]
    4000413c:	3d80001e 	str	q30, [x0]
    40004140:	3d80041f 	str	q31, [x0, #16]
    40004144:	910043e0 	add	x0, sp, #0x10
    40004148:	9400051c 	bl	400055b8 <set_and_throw_panic>

000000004000414c <el2_low_a32_irq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    4000414c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40004150:	910003fd 	mov	x29, sp
    40004154:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004158:	9123c000 	add	x0, x0, #0x8f0
    4000415c:	f9001be0 	str	x0, [sp, #48]
    40004160:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004164:	91244000 	add	x0, x0, #0x910
    40004168:	f9001fe0 	str	x0, [sp, #56]
    4000416c:	52800060 	mov	w0, #0x3                   	// #3
    40004170:	b90043e0 	str	w0, [sp, #64]
    40004174:	b90047ff 	str	wzr, [sp, #68]
    40004178:	52800020 	mov	w0, #0x1                   	// #1
    4000417c:	b9004be0 	str	w0, [sp, #72]
    40004180:	910043e0 	add	x0, sp, #0x10
    40004184:	9100c3e1 	add	x1, sp, #0x30
    40004188:	3dc0003e 	ldr	q30, [x1]
    4000418c:	3dc0043f 	ldr	q31, [x1, #16]
    40004190:	3d80001e 	str	q30, [x0]
    40004194:	3d80041f 	str	q31, [x0, #16]
    40004198:	910043e0 	add	x0, sp, #0x10
    4000419c:	94000507 	bl	400055b8 <set_and_throw_panic>

00000000400041a0 <el2_cur_sp0_fiq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    400041a0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400041a4:	910003fd 	mov	x29, sp
    400041a8:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400041ac:	91252000 	add	x0, x0, #0x948
    400041b0:	f9001be0 	str	x0, [sp, #48]
    400041b4:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400041b8:	9125a000 	add	x0, x0, #0x968
    400041bc:	f9001fe0 	str	x0, [sp, #56]
    400041c0:	52800060 	mov	w0, #0x3                   	// #3
    400041c4:	b90043e0 	str	w0, [sp, #64]
    400041c8:	b90047ff 	str	wzr, [sp, #68]
    400041cc:	52800020 	mov	w0, #0x1                   	// #1
    400041d0:	b9004be0 	str	w0, [sp, #72]
    400041d4:	910043e0 	add	x0, sp, #0x10
    400041d8:	9100c3e1 	add	x1, sp, #0x30
    400041dc:	3dc0003e 	ldr	q30, [x1]
    400041e0:	3dc0043f 	ldr	q31, [x1, #16]
    400041e4:	3d80001e 	str	q30, [x0]
    400041e8:	3d80041f 	str	q31, [x0, #16]
    400041ec:	910043e0 	add	x0, sp, #0x10
    400041f0:	940004f2 	bl	400055b8 <set_and_throw_panic>

00000000400041f4 <el2_low_a32_fiq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    400041f4:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400041f8:	910003fd 	mov	x29, sp
    400041fc:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004200:	91268000 	add	x0, x0, #0x9a0
    40004204:	f9001be0 	str	x0, [sp, #48]
    40004208:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000420c:	91270000 	add	x0, x0, #0x9c0
    40004210:	f9001fe0 	str	x0, [sp, #56]
    40004214:	52800060 	mov	w0, #0x3                   	// #3
    40004218:	b90043e0 	str	w0, [sp, #64]
    4000421c:	b90047ff 	str	wzr, [sp, #68]
    40004220:	52800020 	mov	w0, #0x1                   	// #1
    40004224:	b9004be0 	str	w0, [sp, #72]
    40004228:	910043e0 	add	x0, sp, #0x10
    4000422c:	9100c3e1 	add	x1, sp, #0x30
    40004230:	3dc0003e 	ldr	q30, [x1]
    40004234:	3dc0043f 	ldr	q31, [x1, #16]
    40004238:	3d80001e 	str	q30, [x0]
    4000423c:	3d80041f 	str	q31, [x0, #16]
    40004240:	910043e0 	add	x0, sp, #0x10
    40004244:	940004dd 	bl	400055b8 <set_and_throw_panic>

0000000040004248 <el2_cur_spx_sync_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40004248:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    4000424c:	910003fd 	mov	x29, sp
    40004250:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004254:	9127e000 	add	x0, x0, #0x9f8
    40004258:	f9001be0 	str	x0, [sp, #48]
    4000425c:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004260:	91286000 	add	x0, x0, #0xa18
    40004264:	f9001fe0 	str	x0, [sp, #56]
    40004268:	52800060 	mov	w0, #0x3                   	// #3
    4000426c:	b90043e0 	str	w0, [sp, #64]
    40004270:	b90047ff 	str	wzr, [sp, #68]
    40004274:	52800020 	mov	w0, #0x1                   	// #1
    40004278:	b9004be0 	str	w0, [sp, #72]
    4000427c:	910043e0 	add	x0, sp, #0x10
    40004280:	9100c3e1 	add	x1, sp, #0x30
    40004284:	3dc0003e 	ldr	q30, [x1]
    40004288:	3dc0043f 	ldr	q31, [x1, #16]
    4000428c:	3d80001e 	str	q30, [x0]
    40004290:	3d80041f 	str	q31, [x0, #16]
    40004294:	910043e0 	add	x0, sp, #0x10
    40004298:	940004c8 	bl	400055b8 <set_and_throw_panic>

000000004000429c <el2_low_a32_sync_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    4000429c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400042a0:	910003fd 	mov	x29, sp
    400042a4:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400042a8:	91294000 	add	x0, x0, #0xa50
    400042ac:	f9001be0 	str	x0, [sp, #48]
    400042b0:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400042b4:	9129c000 	add	x0, x0, #0xa70
    400042b8:	f9001fe0 	str	x0, [sp, #56]
    400042bc:	52800060 	mov	w0, #0x3                   	// #3
    400042c0:	b90043e0 	str	w0, [sp, #64]
    400042c4:	b90047ff 	str	wzr, [sp, #68]
    400042c8:	52800020 	mov	w0, #0x1                   	// #1
    400042cc:	b9004be0 	str	w0, [sp, #72]
    400042d0:	910043e0 	add	x0, sp, #0x10
    400042d4:	9100c3e1 	add	x1, sp, #0x30
    400042d8:	3dc0003e 	ldr	q30, [x1]
    400042dc:	3dc0043f 	ldr	q31, [x1, #16]
    400042e0:	3d80001e 	str	q30, [x0]
    400042e4:	3d80041f 	str	q31, [x0, #16]
    400042e8:	910043e0 	add	x0, sp, #0x10
    400042ec:	940004b3 	bl	400055b8 <set_and_throw_panic>

00000000400042f0 <el2_cur_sp0_sync_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    400042f0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400042f4:	910003fd 	mov	x29, sp
    400042f8:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400042fc:	912aa000 	add	x0, x0, #0xaa8
    40004300:	f9001be0 	str	x0, [sp, #48]
    40004304:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004308:	912b2000 	add	x0, x0, #0xac8
    4000430c:	f9001fe0 	str	x0, [sp, #56]
    40004310:	52800060 	mov	w0, #0x3                   	// #3
    40004314:	b90043e0 	str	w0, [sp, #64]
    40004318:	b90047ff 	str	wzr, [sp, #68]
    4000431c:	52800020 	mov	w0, #0x1                   	// #1
    40004320:	b9004be0 	str	w0, [sp, #72]
    40004324:	910043e0 	add	x0, sp, #0x10
    40004328:	9100c3e1 	add	x1, sp, #0x30
    4000432c:	3dc0003e 	ldr	q30, [x1]
    40004330:	3dc0043f 	ldr	q31, [x1, #16]
    40004334:	3d80001e 	str	q30, [x0]
    40004338:	3d80041f 	str	q31, [x0, #16]
    4000433c:	910043e0 	add	x0, sp, #0x10
    40004340:	9400049e 	bl	400055b8 <set_and_throw_panic>

0000000040004344 <el2_cur_spx_irq_handler>:
#include <arm/exceptions/handlers/handlers_macros.h>

    40004344:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40004348:	910003fd 	mov	x29, sp
    4000434c:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004350:	912c0000 	add	x0, x0, #0xb00
    40004354:	f9001be0 	str	x0, [sp, #48]
    40004358:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000435c:	912c8000 	add	x0, x0, #0xb20
    40004360:	f9001fe0 	str	x0, [sp, #56]
    40004364:	52800060 	mov	w0, #0x3                   	// #3
    40004368:	b90043e0 	str	w0, [sp, #64]
    4000436c:	b90047ff 	str	wzr, [sp, #68]
    40004370:	52800020 	mov	w0, #0x1                   	// #1
    40004374:	b9004be0 	str	w0, [sp, #72]
    40004378:	910043e0 	add	x0, sp, #0x10
    4000437c:	9100c3e1 	add	x1, sp, #0x30
    40004380:	3dc0003e 	ldr	q30, [x1]
    40004384:	3dc0043f 	ldr	q31, [x1, #16]
    40004388:	3d80001e 	str	q30, [x0]
    4000438c:	3d80041f 	str	q31, [x0, #16]
    40004390:	910043e0 	add	x0, sp, #0x10
    40004394:	94000489 	bl	400055b8 <set_and_throw_panic>

0000000040004398 <ARM_exceptions_get_status>:
extern void _serror_exceptions_disable();
extern void _debug_exceptions_disable();

// https://developer.arm.com/documentation/111107/2025-09/AArch64-Registers/DAIF--Interrupt-Mask-Bits
ARM_exception_status ARM_exceptions_get_status()
{
    40004398:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000439c:	910003fd 	mov	x29, sp
    400043a0:	f9000bf3 	str	x19, [sp, #16]
	uint64 daif = _exceptions_get_DAIF();
    400043a4:	97fff557 	bl	40001900 <_exceptions_get_DAIF>
    400043a8:	f90017e0 	str	x0, [sp, #40]

	return (ARM_exception_status){.fiq = !((daif >> 6) & 1UL),
    400043ac:	f94017e0 	ldr	x0, [sp, #40]
    400043b0:	d346fc00 	lsr	x0, x0, #6
    400043b4:	92400000 	and	x0, x0, #0x1
    400043b8:	f100001f 	cmp	x0, #0x0
    400043bc:	1a9f17e0 	cset	w0, eq	// eq = none
    400043c0:	12001c03 	and	w3, w0, #0xff
								  .irq = !((daif >> 7) & 1UL),
    400043c4:	f94017e0 	ldr	x0, [sp, #40]
    400043c8:	d347fc00 	lsr	x0, x0, #7
    400043cc:	92400000 	and	x0, x0, #0x1
    400043d0:	f100001f 	cmp	x0, #0x0
    400043d4:	1a9f17e0 	cset	w0, eq	// eq = none
    400043d8:	12001c02 	and	w2, w0, #0xff
								  .serror = !((daif >> 8) & 1UL),
    400043dc:	f94017e0 	ldr	x0, [sp, #40]
    400043e0:	d348fc00 	lsr	x0, x0, #8
    400043e4:	92400000 	and	x0, x0, #0x1
    400043e8:	f100001f 	cmp	x0, #0x0
    400043ec:	1a9f17e0 	cset	w0, eq	// eq = none
    400043f0:	12001c01 	and	w1, w0, #0xff
								  .debug = !((daif >> 9) & 1UL)};
    400043f4:	f94017e0 	ldr	x0, [sp, #40]
    400043f8:	d349fc00 	lsr	x0, x0, #9
    400043fc:	92400000 	and	x0, x0, #0x1
    40004400:	f100001f 	cmp	x0, #0x0
    40004404:	1a9f17e0 	cset	w0, eq	// eq = none
    40004408:	12001c00 	and	w0, w0, #0xff
	return (ARM_exception_status){.fiq = !((daif >> 6) & 1UL),
    4000440c:	33001c73 	bfxil	w19, w3, #0, #8
    40004410:	33181c53 	bfi	w19, w2, #8, #8
    40004414:	33101c33 	bfi	w19, w1, #16, #8
    40004418:	33081c13 	bfi	w19, w0, #24, #8
    4000441c:	2a1303e0 	mov	w0, w19
}
    40004420:	f9400bf3 	ldr	x19, [sp, #16]
    40004424:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40004428:	d65f03c0 	ret

000000004000442c <ARM_exceptions_set_status>:

void ARM_exceptions_set_status(ARM_exception_status status)
{
    4000442c:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    40004430:	910003fd 	mov	x29, sp
    40004434:	b9003be0 	str	w0, [sp, #56]
	if (status.fiq)
    40004438:	3940e3e0 	ldrb	w0, [sp, #56]
    4000443c:	12000000 	and	w0, w0, #0x1
    40004440:	7100001f 	cmp	w0, #0x0
    40004444:	54000060 	b.eq	40004450 <ARM_exceptions_set_status+0x24>  // b.none
		_fiq_exceptions_enable();
    40004448:	97fff530 	bl	40001908 <_fiq_exceptions_enable>
    4000444c:	14000002 	b	40004454 <ARM_exceptions_set_status+0x28>
	else
		_fiq_exceptions_disable();
    40004450:	97fff53a 	bl	40001938 <_fiq_exceptions_disable>

	if (status.irq)
    40004454:	3940e7e0 	ldrb	w0, [sp, #57]
    40004458:	12000000 	and	w0, w0, #0x1
    4000445c:	7100001f 	cmp	w0, #0x0
    40004460:	54000060 	b.eq	4000446c <ARM_exceptions_set_status+0x40>  // b.none
		_irq_exceptions_enable();
    40004464:	97fff52c 	bl	40001914 <_irq_exceptions_enable>
    40004468:	14000002 	b	40004470 <ARM_exceptions_set_status+0x44>
	else
		_irq_exceptions_disable();
    4000446c:	97fff536 	bl	40001944 <_irq_exceptions_disable>

	if (status.serror)
    40004470:	3940ebe0 	ldrb	w0, [sp, #58]
    40004474:	12000000 	and	w0, w0, #0x1
    40004478:	7100001f 	cmp	w0, #0x0
    4000447c:	54000060 	b.eq	40004488 <ARM_exceptions_set_status+0x5c>  // b.none
		_serror_exceptions_enable();
    40004480:	97fff528 	bl	40001920 <_serror_exceptions_enable>
    40004484:	14000002 	b	4000448c <ARM_exceptions_set_status+0x60>
	else
		_serror_exceptions_disable();
    40004488:	97fff532 	bl	40001950 <_serror_exceptions_disable>

	if (status.debug)
    4000448c:	3940efe0 	ldrb	w0, [sp, #59]
    40004490:	12000000 	and	w0, w0, #0x1
    40004494:	7100001f 	cmp	w0, #0x0
    40004498:	54000060 	b.eq	400044a4 <ARM_exceptions_set_status+0x78>  // b.none
		_debug_exceptions_enable();
    4000449c:	97fff524 	bl	4000192c <_debug_exceptions_enable>
    400044a0:	14000002 	b	400044a8 <ARM_exceptions_set_status+0x7c>
	else
		_debug_exceptions_disable();
    400044a4:	97fff52e 	bl	4000195c <_debug_exceptions_disable>

#ifdef TEST
	ARM_exception_status current = ARM_exceptions_get_status();
    400044a8:	97ffffbc 	bl	40004398 <ARM_exceptions_get_status>
    400044ac:	b9006be0 	str	w0, [sp, #104]

	if (current.fiq != status.fiq || current.irq != status.irq ||
    400044b0:	3941a3e1 	ldrb	w1, [sp, #104]
    400044b4:	3940e3e0 	ldrb	w0, [sp, #56]
    400044b8:	6b00003f 	cmp	w1, w0
    400044bc:	540001a1 	b.ne	400044f0 <ARM_exceptions_set_status+0xc4>  // b.any
    400044c0:	3941a7e1 	ldrb	w1, [sp, #105]
    400044c4:	3940e7e0 	ldrb	w0, [sp, #57]
    400044c8:	6b00003f 	cmp	w1, w0
    400044cc:	54000121 	b.ne	400044f0 <ARM_exceptions_set_status+0xc4>  // b.any
		current.serror != status.serror || current.debug != status.debug)
    400044d0:	3941abe1 	ldrb	w1, [sp, #106]
    400044d4:	3940ebe0 	ldrb	w0, [sp, #58]
	if (current.fiq != status.fiq || current.irq != status.irq ||
    400044d8:	6b00003f 	cmp	w1, w0
    400044dc:	540000a1 	b.ne	400044f0 <ARM_exceptions_set_status+0xc4>  // b.any
		current.serror != status.serror || current.debug != status.debug)
    400044e0:	3941afe1 	ldrb	w1, [sp, #107]
    400044e4:	3940efe0 	ldrb	w0, [sp, #59]
    400044e8:	6b00003f 	cmp	w1, w0
    400044ec:	54000280 	b.eq	4000453c <ARM_exceptions_set_status+0x110>  // b.none
		PANIC("exceptions_set_status error");
    400044f0:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400044f4:	912d6000 	add	x0, x0, #0xb58
    400044f8:	f90027e0 	str	x0, [sp, #72]
    400044fc:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004500:	912de000 	add	x0, x0, #0xb78
    40004504:	f9002be0 	str	x0, [sp, #80]
    40004508:	52800700 	mov	w0, #0x38                  	// #56
    4000450c:	b9005be0 	str	w0, [sp, #88]
    40004510:	b9005fff 	str	wzr, [sp, #92]
    40004514:	52800040 	mov	w0, #0x2                   	// #2
    40004518:	b90063e0 	str	w0, [sp, #96]
    4000451c:	910043e0 	add	x0, sp, #0x10
    40004520:	910123e1 	add	x1, sp, #0x48
    40004524:	3dc0003e 	ldr	q30, [x1]
    40004528:	3dc0043f 	ldr	q31, [x1, #16]
    4000452c:	3d80001e 	str	q30, [x0]
    40004530:	3d80041f 	str	q31, [x0, #16]
    40004534:	910043e0 	add	x0, sp, #0x10
    40004538:	94000420 	bl	400055b8 <set_and_throw_panic>
#endif
}
    4000453c:	d503201f 	nop
    40004540:	a8c77bfd 	ldp	x29, x30, [sp], #112
    40004544:	d65f03c0 	ret

0000000040004548 <ARM_exceptions_enable>:

void ARM_exceptions_enable(bool fiq, bool irq, bool serror, bool debug)
{
    40004548:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000454c:	910003fd 	mov	x29, sp
    40004550:	39007fe0 	strb	w0, [sp, #31]
    40004554:	39007be1 	strb	w1, [sp, #30]
    40004558:	390077e2 	strb	w2, [sp, #29]
    4000455c:	390073e3 	strb	w3, [sp, #28]
	if (fiq) _fiq_exceptions_enable();
    40004560:	39407fe0 	ldrb	w0, [sp, #31]
    40004564:	12000000 	and	w0, w0, #0x1
    40004568:	7100001f 	cmp	w0, #0x0
    4000456c:	54000040 	b.eq	40004574 <ARM_exceptions_enable+0x2c>  // b.none
    40004570:	97fff4e6 	bl	40001908 <_fiq_exceptions_enable>

	if (irq) _irq_exceptions_enable();
    40004574:	39407be0 	ldrb	w0, [sp, #30]
    40004578:	12000000 	and	w0, w0, #0x1
    4000457c:	7100001f 	cmp	w0, #0x0
    40004580:	54000040 	b.eq	40004588 <ARM_exceptions_enable+0x40>  // b.none
    40004584:	97fff4e4 	bl	40001914 <_irq_exceptions_enable>

	if (serror) _serror_exceptions_enable();
    40004588:	394077e0 	ldrb	w0, [sp, #29]
    4000458c:	12000000 	and	w0, w0, #0x1
    40004590:	7100001f 	cmp	w0, #0x0
    40004594:	54000040 	b.eq	4000459c <ARM_exceptions_enable+0x54>  // b.none
    40004598:	97fff4e2 	bl	40001920 <_serror_exceptions_enable>

	if (debug) _debug_exceptions_enable();
    4000459c:	394073e0 	ldrb	w0, [sp, #28]
    400045a0:	12000000 	and	w0, w0, #0x1
    400045a4:	7100001f 	cmp	w0, #0x0
    400045a8:	54000040 	b.eq	400045b0 <ARM_exceptions_enable+0x68>  // b.none
    400045ac:	97fff4e0 	bl	4000192c <_debug_exceptions_enable>
}
    400045b0:	d503201f 	nop
    400045b4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400045b8:	d65f03c0 	ret

00000000400045bc <ARM_exceptions_disable>:

void ARM_exceptions_disable(bool fiq, bool irq, bool serror, bool debug)
{
    400045bc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400045c0:	910003fd 	mov	x29, sp
    400045c4:	39007fe0 	strb	w0, [sp, #31]
    400045c8:	39007be1 	strb	w1, [sp, #30]
    400045cc:	390077e2 	strb	w2, [sp, #29]
    400045d0:	390073e3 	strb	w3, [sp, #28]
	if (fiq) _fiq_exceptions_disable();
    400045d4:	39407fe0 	ldrb	w0, [sp, #31]
    400045d8:	12000000 	and	w0, w0, #0x1
    400045dc:	7100001f 	cmp	w0, #0x0
    400045e0:	54000040 	b.eq	400045e8 <ARM_exceptions_disable+0x2c>  // b.none
    400045e4:	97fff4d5 	bl	40001938 <_fiq_exceptions_disable>

	if (irq) _irq_exceptions_disable();
    400045e8:	39407be0 	ldrb	w0, [sp, #30]
    400045ec:	12000000 	and	w0, w0, #0x1
    400045f0:	7100001f 	cmp	w0, #0x0
    400045f4:	54000040 	b.eq	400045fc <ARM_exceptions_disable+0x40>  // b.none
    400045f8:	97fff4d3 	bl	40001944 <_irq_exceptions_disable>

	if (serror) _serror_exceptions_disable();
    400045fc:	394077e0 	ldrb	w0, [sp, #29]
    40004600:	12000000 	and	w0, w0, #0x1
    40004604:	7100001f 	cmp	w0, #0x0
    40004608:	54000040 	b.eq	40004610 <ARM_exceptions_disable+0x54>  // b.none
    4000460c:	97fff4d1 	bl	40001950 <_serror_exceptions_disable>

	if (debug) _debug_exceptions_disable();
    40004610:	394073e0 	ldrb	w0, [sp, #28]
    40004614:	12000000 	and	w0, w0, #0x1
    40004618:	7100001f 	cmp	w0, #0x0
    4000461c:	54000040 	b.eq	40004624 <ARM_exceptions_disable+0x68>  // b.none
    40004620:	97fff4cf 	bl	4000195c <_debug_exceptions_disable>
}
    40004624:	d503201f 	nop
    40004628:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000462c:	d65f03c0 	ret

0000000040004630 <ARM_get_exception_level>:

size_t ARM_get_exception_level() { return (size_t)_ARM_currentEL(); }
    40004630:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004634:	910003fd 	mov	x29, sp
    40004638:	97ffeeb0 	bl	400000f8 <_ARM_currentEL>
    4000463c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004640:	d65f03c0 	ret

0000000040004644 <strcopy>:
#include <lib/stdbool.h>
#include <lib/stdint.h>
#include <lib/string.h>

void strcopy(char *dst, char *src, uint64 max_size)
{
    40004644:	d100c3ff 	sub	sp, sp, #0x30
    40004648:	f9000fe0 	str	x0, [sp, #24]
    4000464c:	f9000be1 	str	x1, [sp, #16]
    40004650:	f90007e2 	str	x2, [sp, #8]
	for (uint64 i = 0; i < max_size - 1; i++) {
    40004654:	f90017ff 	str	xzr, [sp, #40]
    40004658:	14000012 	b	400046a0 <strcopy+0x5c>
		dst[i] = src[i];
    4000465c:	f9400be1 	ldr	x1, [sp, #16]
    40004660:	f94017e0 	ldr	x0, [sp, #40]
    40004664:	8b000021 	add	x1, x1, x0
    40004668:	f9400fe2 	ldr	x2, [sp, #24]
    4000466c:	f94017e0 	ldr	x0, [sp, #40]
    40004670:	8b000040 	add	x0, x2, x0
    40004674:	39400021 	ldrb	w1, [x1]
    40004678:	39000001 	strb	w1, [x0]

		if (src[i] == '\0') return;
    4000467c:	f9400be1 	ldr	x1, [sp, #16]
    40004680:	f94017e0 	ldr	x0, [sp, #40]
    40004684:	8b000020 	add	x0, x1, x0
    40004688:	39400000 	ldrb	w0, [x0]
    4000468c:	7100001f 	cmp	w0, #0x0
    40004690:	540001e0 	b.eq	400046cc <strcopy+0x88>  // b.none
	for (uint64 i = 0; i < max_size - 1; i++) {
    40004694:	f94017e0 	ldr	x0, [sp, #40]
    40004698:	91000400 	add	x0, x0, #0x1
    4000469c:	f90017e0 	str	x0, [sp, #40]
    400046a0:	f94007e0 	ldr	x0, [sp, #8]
    400046a4:	d1000400 	sub	x0, x0, #0x1
    400046a8:	f94017e1 	ldr	x1, [sp, #40]
    400046ac:	eb00003f 	cmp	x1, x0
    400046b0:	54fffd63 	b.cc	4000465c <strcopy+0x18>  // b.lo, b.ul, b.last
	}

	dst[max_size - 1] = '\0';
    400046b4:	f94007e0 	ldr	x0, [sp, #8]
    400046b8:	d1000400 	sub	x0, x0, #0x1
    400046bc:	f9400fe1 	ldr	x1, [sp, #24]
    400046c0:	8b000020 	add	x0, x1, x0
    400046c4:	3900001f 	strb	wzr, [x0]
    400046c8:	14000002 	b	400046d0 <strcopy+0x8c>
		if (src[i] == '\0') return;
    400046cc:	d503201f 	nop
}
    400046d0:	9100c3ff 	add	sp, sp, #0x30
    400046d4:	d65f03c0 	ret

00000000400046d8 <uint8_to_ascii_char>:

char uint8_to_ascii_char(uint8 n)
{
    400046d8:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    400046dc:	910003fd 	mov	x29, sp
    400046e0:	3900ffe0 	strb	w0, [sp, #63]
	if (n > 9) {
    400046e4:	3940ffe0 	ldrb	w0, [sp, #63]
    400046e8:	7100241f 	cmp	w0, #0x9
    400046ec:	54000289 	b.ls	4000473c <uint8_to_ascii_char+0x64>  // b.plast
		PANIC(
    400046f0:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400046f4:	912e8000 	add	x0, x0, #0xba0
    400046f8:	f90023e0 	str	x0, [sp, #64]
    400046fc:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004700:	912fa000 	add	x0, x0, #0xbe8
    40004704:	f90027e0 	str	x0, [sp, #72]
    40004708:	52800280 	mov	w0, #0x14                  	// #20
    4000470c:	b90053e0 	str	w0, [sp, #80]
    40004710:	b90057ff 	str	wzr, [sp, #84]
    40004714:	52800040 	mov	w0, #0x2                   	// #2
    40004718:	b9005be0 	str	w0, [sp, #88]
    4000471c:	910043e0 	add	x0, sp, #0x10
    40004720:	910103e1 	add	x1, sp, #0x40
    40004724:	3dc0003e 	ldr	q30, [x1]
    40004728:	3dc0043f 	ldr	q31, [x1, #16]
    4000472c:	3d80001e 	str	q30, [x0]
    40004730:	3d80041f 	str	q31, [x0, #16]
    40004734:	910043e0 	add	x0, sp, #0x10
    40004738:	940003a0 	bl	400055b8 <set_and_throw_panic>
			"uint8_to_ascii_char: requires the input number to be between 0 "
			"and 9");
	}

	return (char)(n + '0');
    4000473c:	3940ffe0 	ldrb	w0, [sp, #63]
    40004740:	1100c000 	add	w0, w0, #0x30
    40004744:	12001c00 	and	w0, w0, #0xff
}
    40004748:	a8c67bfd 	ldp	x29, x30, [sp], #96
    4000474c:	d65f03c0 	ret

0000000040004750 <stdint_to_ascii>:
	'8', '9', 'A', 'B', 'C', 'D', 'E', 'F',
};

char *stdint_to_ascii(STDINT_UNION n, STDINT_TYPES n_type, char *buf,
					  uint64 buf_len, STDINT_BASE_REPR repr)
{
    40004750:	a9b17bfd 	stp	x29, x30, [sp, #-240]!
    40004754:	910003fd 	mov	x29, sp
    40004758:	f90027e0 	str	x0, [sp, #72]
    4000475c:	b90047e1 	str	w1, [sp, #68]
    40004760:	f9001fe2 	str	x2, [sp, #56]
    40004764:	f9001be3 	str	x3, [sp, #48]
    40004768:	b90043e4 	str	w4, [sp, #64]
	uint64 repr_len = 0;
    4000476c:	f90077ff 	str	xzr, [sp, #232]
	switch (repr) {
    40004770:	b94043e0 	ldr	w0, [sp, #64]
    40004774:	7100401f 	cmp	w0, #0x10
    40004778:	54000220 	b.eq	400047bc <stdint_to_ascii+0x6c>  // b.none
    4000477c:	b94043e0 	ldr	w0, [sp, #64]
    40004780:	7100401f 	cmp	w0, #0x10
    40004784:	540002e8 	b.hi	400047e0 <stdint_to_ascii+0x90>  // b.pmore
    40004788:	b94043e0 	ldr	w0, [sp, #64]
    4000478c:	7100281f 	cmp	w0, #0xa
    40004790:	540004e0 	b.eq	4000482c <stdint_to_ascii+0xdc>  // b.none
    40004794:	b94043e0 	ldr	w0, [sp, #64]
    40004798:	7100281f 	cmp	w0, #0xa
    4000479c:	54000228 	b.hi	400047e0 <stdint_to_ascii+0x90>  // b.pmore
    400047a0:	b94043e0 	ldr	w0, [sp, #64]
    400047a4:	7100081f 	cmp	w0, #0x2
    400047a8:	54000100 	b.eq	400047c8 <stdint_to_ascii+0x78>  // b.none
    400047ac:	b94043e0 	ldr	w0, [sp, #64]
    400047b0:	7100201f 	cmp	w0, #0x8
    400047b4:	54000100 	b.eq	400047d4 <stdint_to_ascii+0x84>  // b.none
    400047b8:	1400000a 	b	400047e0 <stdint_to_ascii+0x90>
		case STDINT_BASE_REPR_DEC:
			break;
		case STDINT_BASE_REPR_HEX:
			repr_len = 2;
    400047bc:	d2800040 	mov	x0, #0x2                   	// #2
    400047c0:	f90077e0 	str	x0, [sp, #232]
			break;
    400047c4:	1400001b 	b	40004830 <stdint_to_ascii+0xe0>
		case STDINT_BASE_REPR_BIN:
			repr_len = 2;
    400047c8:	d2800040 	mov	x0, #0x2                   	// #2
    400047cc:	f90077e0 	str	x0, [sp, #232]
			break;
    400047d0:	14000018 	b	40004830 <stdint_to_ascii+0xe0>
		case STDINT_BASE_REPR_OCT:
			repr_len = 1;
    400047d4:	d2800020 	mov	x0, #0x1                   	// #1
    400047d8:	f90077e0 	str	x0, [sp, #232]
			break;
    400047dc:	14000015 	b	40004830 <stdint_to_ascii+0xe0>
		default:
			PANIC("Unexpected value of repr");
    400047e0:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400047e4:	91304000 	add	x0, x0, #0xc10
    400047e8:	f9002fe0 	str	x0, [sp, #88]
    400047ec:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400047f0:	912fa000 	add	x0, x0, #0xbe8
    400047f4:	f90033e0 	str	x0, [sp, #96]
    400047f8:	52800640 	mov	w0, #0x32                  	// #50
    400047fc:	b9006be0 	str	w0, [sp, #104]
    40004800:	b9006fff 	str	wzr, [sp, #108]
    40004804:	52800040 	mov	w0, #0x2                   	// #2
    40004808:	b90073e0 	str	w0, [sp, #112]
    4000480c:	910043e0 	add	x0, sp, #0x10
    40004810:	910163e1 	add	x1, sp, #0x58
    40004814:	3dc0003e 	ldr	q30, [x1]
    40004818:	3dc0043f 	ldr	q31, [x1, #16]
    4000481c:	3d80001e 	str	q30, [x0]
    40004820:	3d80041f 	str	q31, [x0, #16]
    40004824:	910043e0 	add	x0, sp, #0x10
    40004828:	94000364 	bl	400055b8 <set_and_throw_panic>
			break;
    4000482c:	d503201f 	nop
	}

	bool is_signed;
	int64 signed_value = 0;
    40004830:	f9006fff 	str	xzr, [sp, #216]
	uint64 unsigned_value = 0;
    40004834:	f9006bff 	str	xzr, [sp, #208]

	switch (n_type) {
    40004838:	b94047e0 	ldr	w0, [sp, #68]
    4000483c:	71001c1f 	cmp	w0, #0x7
    40004840:	540009e0 	b.eq	4000497c <stdint_to_ascii+0x22c>  // b.none
    40004844:	b94047e0 	ldr	w0, [sp, #68]
    40004848:	71001c1f 	cmp	w0, #0x7
    4000484c:	54000a08 	b.hi	4000498c <stdint_to_ascii+0x23c>  // b.pmore
    40004850:	b94047e0 	ldr	w0, [sp, #68]
    40004854:	7100181f 	cmp	w0, #0x6
    40004858:	54000880 	b.eq	40004968 <stdint_to_ascii+0x218>  // b.none
    4000485c:	b94047e0 	ldr	w0, [sp, #68]
    40004860:	7100181f 	cmp	w0, #0x6
    40004864:	54000948 	b.hi	4000498c <stdint_to_ascii+0x23c>  // b.pmore
    40004868:	b94047e0 	ldr	w0, [sp, #68]
    4000486c:	7100141f 	cmp	w0, #0x5
    40004870:	54000720 	b.eq	40004954 <stdint_to_ascii+0x204>  // b.none
    40004874:	b94047e0 	ldr	w0, [sp, #68]
    40004878:	7100141f 	cmp	w0, #0x5
    4000487c:	54000888 	b.hi	4000498c <stdint_to_ascii+0x23c>  // b.pmore
    40004880:	b94047e0 	ldr	w0, [sp, #68]
    40004884:	7100101f 	cmp	w0, #0x4
    40004888:	540005a0 	b.eq	4000493c <stdint_to_ascii+0x1ec>  // b.none
    4000488c:	b94047e0 	ldr	w0, [sp, #68]
    40004890:	7100101f 	cmp	w0, #0x4
    40004894:	540007c8 	b.hi	4000498c <stdint_to_ascii+0x23c>  // b.pmore
    40004898:	b94047e0 	ldr	w0, [sp, #68]
    4000489c:	71000c1f 	cmp	w0, #0x3
    400048a0:	54000440 	b.eq	40004928 <stdint_to_ascii+0x1d8>  // b.none
    400048a4:	b94047e0 	ldr	w0, [sp, #68]
    400048a8:	71000c1f 	cmp	w0, #0x3
    400048ac:	54000708 	b.hi	4000498c <stdint_to_ascii+0x23c>  // b.pmore
    400048b0:	b94047e0 	ldr	w0, [sp, #68]
    400048b4:	7100081f 	cmp	w0, #0x2
    400048b8:	540002c0 	b.eq	40004910 <stdint_to_ascii+0x1c0>  // b.none
    400048bc:	b94047e0 	ldr	w0, [sp, #68]
    400048c0:	7100081f 	cmp	w0, #0x2
    400048c4:	54000648 	b.hi	4000498c <stdint_to_ascii+0x23c>  // b.pmore
    400048c8:	b94047e0 	ldr	w0, [sp, #68]
    400048cc:	7100001f 	cmp	w0, #0x0
    400048d0:	540000a0 	b.eq	400048e4 <stdint_to_ascii+0x194>  // b.none
    400048d4:	b94047e0 	ldr	w0, [sp, #68]
    400048d8:	7100041f 	cmp	w0, #0x1
    400048dc:	54000100 	b.eq	400048fc <stdint_to_ascii+0x1ac>  // b.none
    400048e0:	1400002b 	b	4000498c <stdint_to_ascii+0x23c>
		case STDINT_INT8:
			signed_value = n.int8;
    400048e4:	39c123e0 	ldrsb	w0, [sp, #72]
    400048e8:	93401c00 	sxtb	x0, w0
    400048ec:	f9006fe0 	str	x0, [sp, #216]
			is_signed = true;
    400048f0:	52800020 	mov	w0, #0x1                   	// #1
    400048f4:	39039fe0 	strb	w0, [sp, #231]
			break;
    400048f8:	14000038 	b	400049d8 <stdint_to_ascii+0x288>
		case STDINT_UINT8:
			unsigned_value = n.uint8;
    400048fc:	394123e0 	ldrb	w0, [sp, #72]
    40004900:	92401c00 	and	x0, x0, #0xff
    40004904:	f9006be0 	str	x0, [sp, #208]
			is_signed = false;
    40004908:	39039fff 	strb	wzr, [sp, #231]
			break;
    4000490c:	14000033 	b	400049d8 <stdint_to_ascii+0x288>
		case STDINT_INT16:
			signed_value = n.int16;
    40004910:	79c093e0 	ldrsh	w0, [sp, #72]
    40004914:	93403c00 	sxth	x0, w0
    40004918:	f9006fe0 	str	x0, [sp, #216]
			is_signed = true;
    4000491c:	52800020 	mov	w0, #0x1                   	// #1
    40004920:	39039fe0 	strb	w0, [sp, #231]
			break;
    40004924:	1400002d 	b	400049d8 <stdint_to_ascii+0x288>
		case STDINT_UINT16:
			unsigned_value = n.uint16;
    40004928:	794093e0 	ldrh	w0, [sp, #72]
    4000492c:	92403c00 	and	x0, x0, #0xffff
    40004930:	f9006be0 	str	x0, [sp, #208]
			is_signed = false;
    40004934:	39039fff 	strb	wzr, [sp, #231]
			break;
    40004938:	14000028 	b	400049d8 <stdint_to_ascii+0x288>
		case STDINT_INT32:
			signed_value = n.int32;
    4000493c:	b9404be0 	ldr	w0, [sp, #72]
    40004940:	93407c00 	sxtw	x0, w0
    40004944:	f9006fe0 	str	x0, [sp, #216]
			is_signed = true;
    40004948:	52800020 	mov	w0, #0x1                   	// #1
    4000494c:	39039fe0 	strb	w0, [sp, #231]
			break;
    40004950:	14000022 	b	400049d8 <stdint_to_ascii+0x288>
		case STDINT_UINT32:
			unsigned_value = n.uint32;
    40004954:	b9404be0 	ldr	w0, [sp, #72]
    40004958:	2a0003e0 	mov	w0, w0
    4000495c:	f9006be0 	str	x0, [sp, #208]
			is_signed = false;
    40004960:	39039fff 	strb	wzr, [sp, #231]
			break;
    40004964:	1400001d 	b	400049d8 <stdint_to_ascii+0x288>
		case STDINT_INT64:
			signed_value = n.int64;
    40004968:	f94027e0 	ldr	x0, [sp, #72]
    4000496c:	f9006fe0 	str	x0, [sp, #216]
			is_signed = true;
    40004970:	52800020 	mov	w0, #0x1                   	// #1
    40004974:	39039fe0 	strb	w0, [sp, #231]
			break;
    40004978:	14000018 	b	400049d8 <stdint_to_ascii+0x288>
		case STDINT_UINT64:
			unsigned_value = n.uint64;
    4000497c:	f94027e0 	ldr	x0, [sp, #72]
    40004980:	f9006be0 	str	x0, [sp, #208]
			is_signed = false;
    40004984:	39039fff 	strb	wzr, [sp, #231]
			break;
    40004988:	14000014 	b	400049d8 <stdint_to_ascii+0x288>
		default:
			PANIC("stdint_to_ascii: STDINT_TYPES case not supported");
    4000498c:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004990:	9130c000 	add	x0, x0, #0xc30
    40004994:	f9002fe0 	str	x0, [sp, #88]
    40004998:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000499c:	912fa000 	add	x0, x0, #0xbe8
    400049a0:	f90033e0 	str	x0, [sp, #96]
    400049a4:	52800b60 	mov	w0, #0x5b                  	// #91
    400049a8:	b9006be0 	str	w0, [sp, #104]
    400049ac:	b9006fff 	str	wzr, [sp, #108]
    400049b0:	52800040 	mov	w0, #0x2                   	// #2
    400049b4:	b90073e0 	str	w0, [sp, #112]
    400049b8:	910043e0 	add	x0, sp, #0x10
    400049bc:	910163e1 	add	x1, sp, #0x58
    400049c0:	3dc0003e 	ldr	q30, [x1]
    400049c4:	3dc0043f 	ldr	q31, [x1, #16]
    400049c8:	3d80001e 	str	q30, [x0]
    400049cc:	3d80041f 	str	q31, [x0, #16]
    400049d0:	910043e0 	add	x0, sp, #0x10
    400049d4:	940002f9 	bl	400055b8 <set_and_throw_panic>
	}

	uint64 value;
	bool negative = false;
    400049d8:	39031fff 	strb	wzr, [sp, #199]

	if (is_signed) {
    400049dc:	39439fe0 	ldrb	w0, [sp, #231]
    400049e0:	12000000 	and	w0, w0, #0x1
    400049e4:	7100001f 	cmp	w0, #0x0
    400049e8:	540001a0 	b.eq	40004a1c <stdint_to_ascii+0x2cc>  // b.none
		if (signed_value < 0) {
    400049ec:	f9406fe0 	ldr	x0, [sp, #216]
    400049f0:	f100001f 	cmp	x0, #0x0
    400049f4:	540000ea 	b.ge	40004a10 <stdint_to_ascii+0x2c0>  // b.tcont
			negative = true;
    400049f8:	52800020 	mov	w0, #0x1                   	// #1
    400049fc:	39031fe0 	strb	w0, [sp, #199]
			value = (uint64)-signed_value;
    40004a00:	f9406fe0 	ldr	x0, [sp, #216]
    40004a04:	cb0003e0 	neg	x0, x0
    40004a08:	f90067e0 	str	x0, [sp, #200]
    40004a0c:	14000006 	b	40004a24 <stdint_to_ascii+0x2d4>
		} else {
			value = (uint64)signed_value;
    40004a10:	f9406fe0 	ldr	x0, [sp, #216]
    40004a14:	f90067e0 	str	x0, [sp, #200]
    40004a18:	14000003 	b	40004a24 <stdint_to_ascii+0x2d4>
		}
	} else {
		value = unsigned_value;
    40004a1c:	f9406be0 	ldr	x0, [sp, #208]
    40004a20:	f90067e0 	str	x0, [sp, #200]
	}

	if (value == 0 && !negative) {
    40004a24:	f94067e0 	ldr	x0, [sp, #200]
    40004a28:	f100001f 	cmp	x0, #0x0
    40004a2c:	54000b41 	b.ne	40004b94 <stdint_to_ascii+0x444>  // b.any
    40004a30:	39431fe0 	ldrb	w0, [sp, #199]
    40004a34:	52000000 	eor	w0, w0, #0x1
    40004a38:	12001c00 	and	w0, w0, #0xff
    40004a3c:	12000000 	and	w0, w0, #0x1
    40004a40:	7100001f 	cmp	w0, #0x0
    40004a44:	54000a80 	b.eq	40004b94 <stdint_to_ascii+0x444>  // b.none
		if (buf_len < 2 + repr_len) goto panic;
    40004a48:	f94077e0 	ldr	x0, [sp, #232]
    40004a4c:	91000800 	add	x0, x0, #0x2
    40004a50:	f9401be1 	ldr	x1, [sp, #48]
    40004a54:	eb00003f 	cmp	x1, x0
    40004a58:	54001bc3 	b.cc	40004dd0 <stdint_to_ascii+0x680>  // b.lo, b.ul, b.last
		int64 i = 0;
    40004a5c:	f9005fff 	str	xzr, [sp, #184]
		switch (repr) {
    40004a60:	b94043e0 	ldr	w0, [sp, #64]
    40004a64:	7100401f 	cmp	w0, #0x10
    40004a68:	54000220 	b.eq	40004aac <stdint_to_ascii+0x35c>  // b.none
    40004a6c:	b94043e0 	ldr	w0, [sp, #64]
    40004a70:	7100401f 	cmp	w0, #0x10
    40004a74:	54000748 	b.hi	40004b5c <stdint_to_ascii+0x40c>  // b.pmore
    40004a78:	b94043e0 	ldr	w0, [sp, #64]
    40004a7c:	7100281f 	cmp	w0, #0xa
    40004a80:	540006c0 	b.eq	40004b58 <stdint_to_ascii+0x408>  // b.none
    40004a84:	b94043e0 	ldr	w0, [sp, #64]
    40004a88:	7100281f 	cmp	w0, #0xa
    40004a8c:	54000688 	b.hi	40004b5c <stdint_to_ascii+0x40c>  // b.pmore
    40004a90:	b94043e0 	ldr	w0, [sp, #64]
    40004a94:	7100081f 	cmp	w0, #0x2
    40004a98:	540002c0 	b.eq	40004af0 <stdint_to_ascii+0x3a0>  // b.none
    40004a9c:	b94043e0 	ldr	w0, [sp, #64]
    40004aa0:	7100201f 	cmp	w0, #0x8
    40004aa4:	54000480 	b.eq	40004b34 <stdint_to_ascii+0x3e4>  // b.none
    40004aa8:	1400002d 	b	40004b5c <stdint_to_ascii+0x40c>
			case STDINT_BASE_REPR_DEC:
				break;
			case STDINT_BASE_REPR_HEX:
				buf[i++] = '0';
    40004aac:	f9405fe0 	ldr	x0, [sp, #184]
    40004ab0:	91000401 	add	x1, x0, #0x1
    40004ab4:	f9005fe1 	str	x1, [sp, #184]
    40004ab8:	aa0003e1 	mov	x1, x0
    40004abc:	f9401fe0 	ldr	x0, [sp, #56]
    40004ac0:	8b010000 	add	x0, x0, x1
    40004ac4:	52800601 	mov	w1, #0x30                  	// #48
    40004ac8:	39000001 	strb	w1, [x0]
				buf[i++] = 'x';
    40004acc:	f9405fe0 	ldr	x0, [sp, #184]
    40004ad0:	91000401 	add	x1, x0, #0x1
    40004ad4:	f9005fe1 	str	x1, [sp, #184]
    40004ad8:	aa0003e1 	mov	x1, x0
    40004adc:	f9401fe0 	ldr	x0, [sp, #56]
    40004ae0:	8b010000 	add	x0, x0, x1
    40004ae4:	52800f01 	mov	w1, #0x78                  	// #120
    40004ae8:	39000001 	strb	w1, [x0]
				break;
    40004aec:	1400001c 	b	40004b5c <stdint_to_ascii+0x40c>
			case STDINT_BASE_REPR_BIN:
				buf[i++] = '0';
    40004af0:	f9405fe0 	ldr	x0, [sp, #184]
    40004af4:	91000401 	add	x1, x0, #0x1
    40004af8:	f9005fe1 	str	x1, [sp, #184]
    40004afc:	aa0003e1 	mov	x1, x0
    40004b00:	f9401fe0 	ldr	x0, [sp, #56]
    40004b04:	8b010000 	add	x0, x0, x1
    40004b08:	52800601 	mov	w1, #0x30                  	// #48
    40004b0c:	39000001 	strb	w1, [x0]
				buf[i++] = 'b';
    40004b10:	f9405fe0 	ldr	x0, [sp, #184]
    40004b14:	91000401 	add	x1, x0, #0x1
    40004b18:	f9005fe1 	str	x1, [sp, #184]
    40004b1c:	aa0003e1 	mov	x1, x0
    40004b20:	f9401fe0 	ldr	x0, [sp, #56]
    40004b24:	8b010000 	add	x0, x0, x1
    40004b28:	52800c41 	mov	w1, #0x62                  	// #98
    40004b2c:	39000001 	strb	w1, [x0]
				break;
    40004b30:	1400000b 	b	40004b5c <stdint_to_ascii+0x40c>
			case STDINT_BASE_REPR_OCT:
				buf[i++] = '0';
    40004b34:	f9405fe0 	ldr	x0, [sp, #184]
    40004b38:	91000401 	add	x1, x0, #0x1
    40004b3c:	f9005fe1 	str	x1, [sp, #184]
    40004b40:	aa0003e1 	mov	x1, x0
    40004b44:	f9401fe0 	ldr	x0, [sp, #56]
    40004b48:	8b010000 	add	x0, x0, x1
    40004b4c:	52800601 	mov	w1, #0x30                  	// #48
    40004b50:	39000001 	strb	w1, [x0]
				break;
    40004b54:	14000002 	b	40004b5c <stdint_to_ascii+0x40c>
				break;
    40004b58:	d503201f 	nop
		}
		buf[i++] = '0';
    40004b5c:	f9405fe0 	ldr	x0, [sp, #184]
    40004b60:	91000401 	add	x1, x0, #0x1
    40004b64:	f9005fe1 	str	x1, [sp, #184]
    40004b68:	aa0003e1 	mov	x1, x0
    40004b6c:	f9401fe0 	ldr	x0, [sp, #56]
    40004b70:	8b010000 	add	x0, x0, x1
    40004b74:	52800601 	mov	w1, #0x30                  	// #48
    40004b78:	39000001 	strb	w1, [x0]
		buf[i] = '\0';
    40004b7c:	f9405fe0 	ldr	x0, [sp, #184]
    40004b80:	f9401fe1 	ldr	x1, [sp, #56]
    40004b84:	8b000020 	add	x0, x1, x0
    40004b88:	3900001f 	strb	wzr, [x0]
		return buf;
    40004b8c:	f9401fe0 	ldr	x0, [sp, #56]
    40004b90:	140000a6 	b	40004e28 <stdint_to_ascii+0x6d8>
	}

	uint64 i = 0;
    40004b94:	f9005bff 	str	xzr, [sp, #176]
	while (value > 0) {
    40004b98:	1400001f 	b	40004c14 <stdint_to_ascii+0x4c4>
		// repr enum values represent the base
		uint8 digit = value % repr;
    40004b9c:	b94043e1 	ldr	w1, [sp, #64]
    40004ba0:	f94067e0 	ldr	x0, [sp, #200]
    40004ba4:	9ac10802 	udiv	x2, x0, x1
    40004ba8:	9b017c41 	mul	x1, x2, x1
    40004bac:	cb010000 	sub	x0, x0, x1
    40004bb0:	39027be0 	strb	w0, [sp, #158]
		value /= repr;
    40004bb4:	b94043e0 	ldr	w0, [sp, #64]
    40004bb8:	f94067e1 	ldr	x1, [sp, #200]
    40004bbc:	9ac00820 	udiv	x0, x1, x0
    40004bc0:	f90067e0 	str	x0, [sp, #200]

		// + 1 for the \0 + negative (0 or 1) for '-'
		if (i + 1 + (uint64)negative + repr_len >= buf_len) goto panic;
    40004bc4:	39431fe1 	ldrb	w1, [sp, #199]
    40004bc8:	f9405be0 	ldr	x0, [sp, #176]
    40004bcc:	8b000021 	add	x1, x1, x0
    40004bd0:	f94077e0 	ldr	x0, [sp, #232]
    40004bd4:	8b000020 	add	x0, x1, x0
    40004bd8:	91000400 	add	x0, x0, #0x1
    40004bdc:	f9401be1 	ldr	x1, [sp, #48]
    40004be0:	eb00003f 	cmp	x1, x0
    40004be4:	54000fa9 	b.ls	40004dd8 <stdint_to_ascii+0x688>  // b.plast

		buf[i++] = STDINT_BASE_REPR_CHARS[digit];
    40004be8:	39427be3 	ldrb	w3, [sp, #158]
    40004bec:	f9405be0 	ldr	x0, [sp, #176]
    40004bf0:	91000401 	add	x1, x0, #0x1
    40004bf4:	f9005be1 	str	x1, [sp, #176]
    40004bf8:	f9401fe1 	ldr	x1, [sp, #56]
    40004bfc:	8b000020 	add	x0, x1, x0
    40004c00:	b0000021 	adrp	x1, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004c04:	91300022 	add	x2, x1, #0xc00
    40004c08:	93407c61 	sxtw	x1, w3
    40004c0c:	38616841 	ldrb	w1, [x2, x1]
    40004c10:	39000001 	strb	w1, [x0]
	while (value > 0) {
    40004c14:	f94067e0 	ldr	x0, [sp, #200]
    40004c18:	f100001f 	cmp	x0, #0x0
    40004c1c:	54fffc01 	b.ne	40004b9c <stdint_to_ascii+0x44c>  // b.any
	}

	switch (repr) {
    40004c20:	b94043e0 	ldr	w0, [sp, #64]
    40004c24:	7100401f 	cmp	w0, #0x10
    40004c28:	54000220 	b.eq	40004c6c <stdint_to_ascii+0x51c>  // b.none
    40004c2c:	b94043e0 	ldr	w0, [sp, #64]
    40004c30:	7100401f 	cmp	w0, #0x10
    40004c34:	540006a8 	b.hi	40004d08 <stdint_to_ascii+0x5b8>  // b.pmore
    40004c38:	b94043e0 	ldr	w0, [sp, #64]
    40004c3c:	7100281f 	cmp	w0, #0xa
    40004c40:	54000620 	b.eq	40004d04 <stdint_to_ascii+0x5b4>  // b.none
    40004c44:	b94043e0 	ldr	w0, [sp, #64]
    40004c48:	7100281f 	cmp	w0, #0xa
    40004c4c:	540005e8 	b.hi	40004d08 <stdint_to_ascii+0x5b8>  // b.pmore
    40004c50:	b94043e0 	ldr	w0, [sp, #64]
    40004c54:	7100081f 	cmp	w0, #0x2
    40004c58:	54000280 	b.eq	40004ca8 <stdint_to_ascii+0x558>  // b.none
    40004c5c:	b94043e0 	ldr	w0, [sp, #64]
    40004c60:	7100201f 	cmp	w0, #0x8
    40004c64:	54000400 	b.eq	40004ce4 <stdint_to_ascii+0x594>  // b.none
    40004c68:	14000028 	b	40004d08 <stdint_to_ascii+0x5b8>
		case STDINT_BASE_REPR_DEC:
			break;
		case STDINT_BASE_REPR_HEX:	// Values are reversed after
			buf[i++] = 'x';
    40004c6c:	f9405be0 	ldr	x0, [sp, #176]
    40004c70:	91000401 	add	x1, x0, #0x1
    40004c74:	f9005be1 	str	x1, [sp, #176]
    40004c78:	f9401fe1 	ldr	x1, [sp, #56]
    40004c7c:	8b000020 	add	x0, x1, x0
    40004c80:	52800f01 	mov	w1, #0x78                  	// #120
    40004c84:	39000001 	strb	w1, [x0]
			buf[i++] = '0';
    40004c88:	f9405be0 	ldr	x0, [sp, #176]
    40004c8c:	91000401 	add	x1, x0, #0x1
    40004c90:	f9005be1 	str	x1, [sp, #176]
    40004c94:	f9401fe1 	ldr	x1, [sp, #56]
    40004c98:	8b000020 	add	x0, x1, x0
    40004c9c:	52800601 	mov	w1, #0x30                  	// #48
    40004ca0:	39000001 	strb	w1, [x0]
			break;
    40004ca4:	14000019 	b	40004d08 <stdint_to_ascii+0x5b8>
		case STDINT_BASE_REPR_BIN:
			buf[i++] = 'b';
    40004ca8:	f9405be0 	ldr	x0, [sp, #176]
    40004cac:	91000401 	add	x1, x0, #0x1
    40004cb0:	f9005be1 	str	x1, [sp, #176]
    40004cb4:	f9401fe1 	ldr	x1, [sp, #56]
    40004cb8:	8b000020 	add	x0, x1, x0
    40004cbc:	52800c41 	mov	w1, #0x62                  	// #98
    40004cc0:	39000001 	strb	w1, [x0]
			buf[i++] = '0';
    40004cc4:	f9405be0 	ldr	x0, [sp, #176]
    40004cc8:	91000401 	add	x1, x0, #0x1
    40004ccc:	f9005be1 	str	x1, [sp, #176]
    40004cd0:	f9401fe1 	ldr	x1, [sp, #56]
    40004cd4:	8b000020 	add	x0, x1, x0
    40004cd8:	52800601 	mov	w1, #0x30                  	// #48
    40004cdc:	39000001 	strb	w1, [x0]
			break;
    40004ce0:	1400000a 	b	40004d08 <stdint_to_ascii+0x5b8>
		case STDINT_BASE_REPR_OCT:
			buf[i++] = '0';
    40004ce4:	f9405be0 	ldr	x0, [sp, #176]
    40004ce8:	91000401 	add	x1, x0, #0x1
    40004cec:	f9005be1 	str	x1, [sp, #176]
    40004cf0:	f9401fe1 	ldr	x1, [sp, #56]
    40004cf4:	8b000020 	add	x0, x1, x0
    40004cf8:	52800601 	mov	w1, #0x30                  	// #48
    40004cfc:	39000001 	strb	w1, [x0]
			break;
    40004d00:	14000002 	b	40004d08 <stdint_to_ascii+0x5b8>
			break;
    40004d04:	d503201f 	nop
	}

	if (negative) buf[i++] = '-';
    40004d08:	39431fe0 	ldrb	w0, [sp, #199]
    40004d0c:	12000000 	and	w0, w0, #0x1
    40004d10:	7100001f 	cmp	w0, #0x0
    40004d14:	54000100 	b.eq	40004d34 <stdint_to_ascii+0x5e4>  // b.none
    40004d18:	f9405be0 	ldr	x0, [sp, #176]
    40004d1c:	91000401 	add	x1, x0, #0x1
    40004d20:	f9005be1 	str	x1, [sp, #176]
    40004d24:	f9401fe1 	ldr	x1, [sp, #56]
    40004d28:	8b000020 	add	x0, x1, x0
    40004d2c:	528005a1 	mov	w1, #0x2d                  	// #45
    40004d30:	39000001 	strb	w1, [x0]
	buf[i] = '\0';
    40004d34:	f9401fe1 	ldr	x1, [sp, #56]
    40004d38:	f9405be0 	ldr	x0, [sp, #176]
    40004d3c:	8b000020 	add	x0, x1, x0
    40004d40:	3900001f 	strb	wzr, [x0]

	// Reverse created string
	uint64 start = 0;
    40004d44:	f90057ff 	str	xzr, [sp, #168]
	uint64 end = i - 1;	 // i -1 to not include the '\0'
    40004d48:	f9405be0 	ldr	x0, [sp, #176]
    40004d4c:	d1000400 	sub	x0, x0, #0x1
    40004d50:	f90053e0 	str	x0, [sp, #160]
	while (start < end) {
    40004d54:	14000019 	b	40004db8 <stdint_to_ascii+0x668>
		char tmp = buf[start];
    40004d58:	f9401fe1 	ldr	x1, [sp, #56]
    40004d5c:	f94057e0 	ldr	x0, [sp, #168]
    40004d60:	8b000020 	add	x0, x1, x0
    40004d64:	39400000 	ldrb	w0, [x0]
    40004d68:	39027fe0 	strb	w0, [sp, #159]
		buf[start] = buf[end];
    40004d6c:	f9401fe1 	ldr	x1, [sp, #56]
    40004d70:	f94053e0 	ldr	x0, [sp, #160]
    40004d74:	8b000021 	add	x1, x1, x0
    40004d78:	f9401fe2 	ldr	x2, [sp, #56]
    40004d7c:	f94057e0 	ldr	x0, [sp, #168]
    40004d80:	8b000040 	add	x0, x2, x0
    40004d84:	39400021 	ldrb	w1, [x1]
    40004d88:	39000001 	strb	w1, [x0]
		buf[end] = tmp;
    40004d8c:	f9401fe1 	ldr	x1, [sp, #56]
    40004d90:	f94053e0 	ldr	x0, [sp, #160]
    40004d94:	8b000020 	add	x0, x1, x0
    40004d98:	39427fe1 	ldrb	w1, [sp, #159]
    40004d9c:	39000001 	strb	w1, [x0]
		start++;
    40004da0:	f94057e0 	ldr	x0, [sp, #168]
    40004da4:	91000400 	add	x0, x0, #0x1
    40004da8:	f90057e0 	str	x0, [sp, #168]
		end--;
    40004dac:	f94053e0 	ldr	x0, [sp, #160]
    40004db0:	d1000400 	sub	x0, x0, #0x1
    40004db4:	f90053e0 	str	x0, [sp, #160]
	while (start < end) {
    40004db8:	f94057e1 	ldr	x1, [sp, #168]
    40004dbc:	f94053e0 	ldr	x0, [sp, #160]
    40004dc0:	eb00003f 	cmp	x1, x0
    40004dc4:	54fffca3 	b.cc	40004d58 <stdint_to_ascii+0x608>  // b.lo, b.ul, b.last
	}

	return buf;
    40004dc8:	f9401fe0 	ldr	x0, [sp, #56]
    40004dcc:	14000017 	b	40004e28 <stdint_to_ascii+0x6d8>
		if (buf_len < 2 + repr_len) goto panic;
    40004dd0:	d503201f 	nop
    40004dd4:	14000002 	b	40004ddc <stdint_to_ascii+0x68c>
		if (i + 1 + (uint64)negative + repr_len >= buf_len) goto panic;
    40004dd8:	d503201f 	nop

panic:
	PANIC(
    40004ddc:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004de0:	9131a000 	add	x0, x0, #0xc68
    40004de4:	f9003fe0 	str	x0, [sp, #120]
    40004de8:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004dec:	912fa000 	add	x0, x0, #0xbe8
    40004df0:	f90043e0 	str	x0, [sp, #128]
    40004df4:	52801600 	mov	w0, #0xb0                  	// #176
    40004df8:	b9008be0 	str	w0, [sp, #136]
    40004dfc:	b9008fff 	str	wzr, [sp, #140]
    40004e00:	52800040 	mov	w0, #0x2                   	// #2
    40004e04:	b90093e0 	str	w0, [sp, #144]
    40004e08:	910043e0 	add	x0, sp, #0x10
    40004e0c:	9101e3e1 	add	x1, sp, #0x78
    40004e10:	3dc0003e 	ldr	q30, [x1]
    40004e14:	3dc0043f 	ldr	q31, [x1, #16]
    40004e18:	3d80001e 	str	q30, [x0]
    40004e1c:	3d80041f 	str	q31, [x0, #16]
    40004e20:	910043e0 	add	x0, sp, #0x10
    40004e24:	940001e5 	bl	400055b8 <set_and_throw_panic>
		"stdint_to_ascii: provided buffer is smaller than requied "
		"for provided stdint");

	return (char *)0x0;
}
    40004e28:	a8cf7bfd 	ldp	x29, x30, [sp], #240
    40004e2c:	d65f03c0 	ret

0000000040004e30 <memcpy64_aligned>:

// byte per byte
// extern void *_memcpy(void *dst, void *src, uint64 size);

void *memcpy64_aligned(void *dst, void *src, uint64 size)
{
    40004e30:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    40004e34:	910003fd 	mov	x29, sp
    40004e38:	f90027e0 	str	x0, [sp, #72]
    40004e3c:	f90023e1 	str	x1, [sp, #64]
    40004e40:	f9001fe2 	str	x2, [sp, #56]
	if (size == 0) return dst;
    40004e44:	f9401fe0 	ldr	x0, [sp, #56]
    40004e48:	f100001f 	cmp	x0, #0x0
    40004e4c:	54000061 	b.ne	40004e58 <memcpy64_aligned+0x28>  // b.any
    40004e50:	f94027e0 	ldr	x0, [sp, #72]
    40004e54:	1400004a 	b	40004f7c <memcpy64_aligned+0x14c>

	if (((uintptr)dst & 15) != 0)
    40004e58:	f94027e0 	ldr	x0, [sp, #72]
    40004e5c:	92400c00 	and	x0, x0, #0xf
    40004e60:	f100001f 	cmp	x0, #0x0
    40004e64:	54000280 	b.eq	40004eb4 <memcpy64_aligned+0x84>  // b.none
		PANIC("memcpy64_aligned: dst not aligned to 16 bytes");
    40004e68:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004e6c:	9132e000 	add	x0, x0, #0xcb8
    40004e70:	f9002be0 	str	x0, [sp, #80]
    40004e74:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004e78:	9133a000 	add	x0, x0, #0xce8
    40004e7c:	f9002fe0 	str	x0, [sp, #88]
    40004e80:	528002c0 	mov	w0, #0x16                  	// #22
    40004e84:	b90063e0 	str	w0, [sp, #96]
    40004e88:	b90067ff 	str	wzr, [sp, #100]
    40004e8c:	52800040 	mov	w0, #0x2                   	// #2
    40004e90:	b9006be0 	str	w0, [sp, #104]
    40004e94:	910043e0 	add	x0, sp, #0x10
    40004e98:	910143e1 	add	x1, sp, #0x50
    40004e9c:	3dc0003e 	ldr	q30, [x1]
    40004ea0:	3dc0043f 	ldr	q31, [x1, #16]
    40004ea4:	3d80001e 	str	q30, [x0]
    40004ea8:	3d80041f 	str	q31, [x0, #16]
    40004eac:	910043e0 	add	x0, sp, #0x10
    40004eb0:	940001c2 	bl	400055b8 <set_and_throw_panic>

	if (((uintptr)src & 15) != 0)
    40004eb4:	f94023e0 	ldr	x0, [sp, #64]
    40004eb8:	92400c00 	and	x0, x0, #0xf
    40004ebc:	f100001f 	cmp	x0, #0x0
    40004ec0:	54000280 	b.eq	40004f10 <memcpy64_aligned+0xe0>  // b.none
		PANIC("memcpy64_aligned: src not aligned to 16 bytes");
    40004ec4:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004ec8:	91342000 	add	x0, x0, #0xd08
    40004ecc:	f9002be0 	str	x0, [sp, #80]
    40004ed0:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004ed4:	9133a000 	add	x0, x0, #0xce8
    40004ed8:	f9002fe0 	str	x0, [sp, #88]
    40004edc:	52800320 	mov	w0, #0x19                  	// #25
    40004ee0:	b90063e0 	str	w0, [sp, #96]
    40004ee4:	b90067ff 	str	wzr, [sp, #100]
    40004ee8:	52800040 	mov	w0, #0x2                   	// #2
    40004eec:	b9006be0 	str	w0, [sp, #104]
    40004ef0:	910043e0 	add	x0, sp, #0x10
    40004ef4:	910143e1 	add	x1, sp, #0x50
    40004ef8:	3dc0003e 	ldr	q30, [x1]
    40004efc:	3dc0043f 	ldr	q31, [x1, #16]
    40004f00:	3d80001e 	str	q30, [x0]
    40004f04:	3d80041f 	str	q31, [x0, #16]
    40004f08:	910043e0 	add	x0, sp, #0x10
    40004f0c:	940001ab 	bl	400055b8 <set_and_throw_panic>

	if ((size & 63) != 0)
    40004f10:	f9401fe0 	ldr	x0, [sp, #56]
    40004f14:	92401400 	and	x0, x0, #0x3f
    40004f18:	f100001f 	cmp	x0, #0x0
    40004f1c:	54000280 	b.eq	40004f6c <memcpy64_aligned+0x13c>  // b.none
		PANIC("memcpy64_aligned: size is not a multiple of 64");
    40004f20:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004f24:	9134e000 	add	x0, x0, #0xd38
    40004f28:	f9002be0 	str	x0, [sp, #80]
    40004f2c:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004f30:	9133a000 	add	x0, x0, #0xce8
    40004f34:	f9002fe0 	str	x0, [sp, #88]
    40004f38:	52800380 	mov	w0, #0x1c                  	// #28
    40004f3c:	b90063e0 	str	w0, [sp, #96]
    40004f40:	b90067ff 	str	wzr, [sp, #100]
    40004f44:	52800040 	mov	w0, #0x2                   	// #2
    40004f48:	b9006be0 	str	w0, [sp, #104]
    40004f4c:	910043e0 	add	x0, sp, #0x10
    40004f50:	910143e1 	add	x1, sp, #0x50
    40004f54:	3dc0003e 	ldr	q30, [x1]
    40004f58:	3dc0043f 	ldr	q31, [x1, #16]
    40004f5c:	3d80001e 	str	q30, [x0]
    40004f60:	3d80041f 	str	q31, [x0, #16]
    40004f64:	910043e0 	add	x0, sp, #0x10
    40004f68:	94000194 	bl	400055b8 <set_and_throw_panic>

	return _memcpy64(dst, src, size);
    40004f6c:	f9401fe2 	ldr	x2, [sp, #56]
    40004f70:	f94023e1 	ldr	x1, [sp, #64]
    40004f74:	f94027e0 	ldr	x0, [sp, #72]
    40004f78:	97fff8a6 	bl	40003210 <_memcpy64>
}
    40004f7c:	a8c77bfd 	ldp	x29, x30, [sp], #112
    40004f80:	d65f03c0 	ret

0000000040004f84 <memcpy64>:

void *memcpy64(void *dst, void *src, uint64 size)
{
    40004f84:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    40004f88:	910003fd 	mov	x29, sp
    40004f8c:	f90027e0 	str	x0, [sp, #72]
    40004f90:	f90023e1 	str	x1, [sp, #64]
    40004f94:	f9001fe2 	str	x2, [sp, #56]
	if (size == 0) return dst;
    40004f98:	f9401fe0 	ldr	x0, [sp, #56]
    40004f9c:	f100001f 	cmp	x0, #0x0
    40004fa0:	54000061 	b.ne	40004fac <memcpy64+0x28>  // b.any
    40004fa4:	f94027e0 	ldr	x0, [sp, #72]
    40004fa8:	1400001c 	b	40005018 <memcpy64+0x94>

	if ((size & 63) != 0) PANIC("memcpy64: size is not a multiple of 64");
    40004fac:	f9401fe0 	ldr	x0, [sp, #56]
    40004fb0:	92401400 	and	x0, x0, #0x3f
    40004fb4:	f100001f 	cmp	x0, #0x0
    40004fb8:	54000280 	b.eq	40005008 <memcpy64+0x84>  // b.none
    40004fbc:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004fc0:	9135a000 	add	x0, x0, #0xd68
    40004fc4:	f9002be0 	str	x0, [sp, #80]
    40004fc8:	b0000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40004fcc:	9133a000 	add	x0, x0, #0xce8
    40004fd0:	f9002fe0 	str	x0, [sp, #88]
    40004fd4:	528004a0 	mov	w0, #0x25                  	// #37
    40004fd8:	b90063e0 	str	w0, [sp, #96]
    40004fdc:	b90067ff 	str	wzr, [sp, #100]
    40004fe0:	52800040 	mov	w0, #0x2                   	// #2
    40004fe4:	b9006be0 	str	w0, [sp, #104]
    40004fe8:	910043e0 	add	x0, sp, #0x10
    40004fec:	910143e1 	add	x1, sp, #0x50
    40004ff0:	3dc0003e 	ldr	q30, [x1]
    40004ff4:	3dc0043f 	ldr	q31, [x1, #16]
    40004ff8:	3d80001e 	str	q30, [x0]
    40004ffc:	3d80041f 	str	q31, [x0, #16]
    40005000:	910043e0 	add	x0, sp, #0x10
    40005004:	9400016d 	bl	400055b8 <set_and_throw_panic>

	return _memcpy64(dst, src, size);
    40005008:	f9401fe2 	ldr	x2, [sp, #56]
    4000500c:	f94023e1 	ldr	x1, [sp, #64]
    40005010:	f94027e0 	ldr	x0, [sp, #72]
    40005014:	97fff87f 	bl	40003210 <_memcpy64>
}
    40005018:	a8c77bfd 	ldp	x29, x30, [sp], #112
    4000501c:	d65f03c0 	ret

0000000040005020 <test_memcpy>:
_Alignas(64) uint8 src[MEMCPY_TEST_SIZE];
_Alignas(64) uint8 dst[MEMCPY_TEST_SIZE];
_Alignas(64) uint8 ref[MEMCPY_TEST_SIZE];

void test_memcpy(size_t size_start)
{
    40005020:	a9b57bfd 	stp	x29, x30, [sp, #-176]!
    40005024:	910003fd 	mov	x29, sp
    40005028:	f9000fe0 	str	x0, [sp, #24]
	char buf[100];

	for (size_t i = 0; i < sizeof(src); i++) {
    4000502c:	f90057ff 	str	xzr, [sp, #168]
    40005030:	14000011 	b	40005074 <test_memcpy+0x54>
		src[i] = (uint8)(i * 37 + 13);
    40005034:	f94057e0 	ldr	x0, [sp, #168]
    40005038:	12001c01 	and	w1, w0, #0xff
    4000503c:	528004a0 	mov	w0, #0x25                  	// #37
    40005040:	1b007c20 	mul	w0, w1, w0
    40005044:	12001c00 	and	w0, w0, #0xff
    40005048:	11003400 	add	w0, w0, #0xd
    4000504c:	12001c02 	and	w2, w0, #0xff
    40005050:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005054:	91220001 	add	x1, x0, #0x880
    40005058:	f94057e0 	ldr	x0, [sp, #168]
    4000505c:	8b000020 	add	x0, x1, x0
    40005060:	2a0203e1 	mov	w1, w2
    40005064:	39000001 	strb	w1, [x0]
	for (size_t i = 0; i < sizeof(src); i++) {
    40005068:	f94057e0 	ldr	x0, [sp, #168]
    4000506c:	91000400 	add	x0, x0, #0x1
    40005070:	f90057e0 	str	x0, [sp, #168]
    40005074:	f94057e1 	ldr	x1, [sp, #168]
    40005078:	b24057e0 	mov	x0, #0x3fffff              	// #4194303
    4000507c:	eb00003f 	cmp	x1, x0
    40005080:	54fffda9 	b.ls	40005034 <test_memcpy+0x14>  // b.plast
	}

	for (size_t i = size_start; i < sizeof(src); i++) {
    40005084:	f9400fe0 	ldr	x0, [sp, #24]
    40005088:	f90053e0 	str	x0, [sp, #160]
    4000508c:	14000064 	b	4000521c <test_memcpy+0x1fc>
		for (size_t j = 0; j < sizeof(src); j++) {
    40005090:	f9004fff 	str	xzr, [sp, #152]
    40005094:	1400000a 	b	400050bc <test_memcpy+0x9c>
			dst[j] = (uint8)(0xFF);
    40005098:	b0002020 	adrp	x0, 4040a000 <src+0x3ff780>
    4000509c:	91220001 	add	x1, x0, #0x880
    400050a0:	f9404fe0 	ldr	x0, [sp, #152]
    400050a4:	8b000020 	add	x0, x1, x0
    400050a8:	12800001 	mov	w1, #0xffffffff            	// #-1
    400050ac:	39000001 	strb	w1, [x0]
		for (size_t j = 0; j < sizeof(src); j++) {
    400050b0:	f9404fe0 	ldr	x0, [sp, #152]
    400050b4:	91000400 	add	x0, x0, #0x1
    400050b8:	f9004fe0 	str	x0, [sp, #152]
    400050bc:	f9404fe1 	ldr	x1, [sp, #152]
    400050c0:	b24057e0 	mov	x0, #0x3fffff              	// #4194303
    400050c4:	eb00003f 	cmp	x1, x0
    400050c8:	54fffe89 	b.ls	40005098 <test_memcpy+0x78>  // b.plast
		}

		memcpy(&dst[sizeof(dst) - 1 - i], &src[sizeof(src) - 1 - i], i);
    400050cc:	b24057e1 	mov	x1, #0x3fffff              	// #4194303
    400050d0:	f94053e0 	ldr	x0, [sp, #160]
    400050d4:	cb000021 	sub	x1, x1, x0
    400050d8:	b0002020 	adrp	x0, 4040a000 <src+0x3ff780>
    400050dc:	91220000 	add	x0, x0, #0x880
    400050e0:	8b000023 	add	x3, x1, x0
    400050e4:	b24057e1 	mov	x1, #0x3fffff              	// #4194303
    400050e8:	f94053e0 	ldr	x0, [sp, #160]
    400050ec:	cb000021 	sub	x1, x1, x0
    400050f0:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400050f4:	91220000 	add	x0, x0, #0x880
    400050f8:	8b000020 	add	x0, x1, x0
    400050fc:	f94053e2 	ldr	x2, [sp, #160]
    40005100:	aa0003e1 	mov	x1, x0
    40005104:	aa0303e0 	mov	x0, x3
    40005108:	97fff7fe 	bl	40003100 <_memcpy>

		for (size_t j = 0; j < i; j++) {
    4000510c:	f9004bff 	str	xzr, [sp, #144]
    40005110:	1400001c 	b	40005180 <test_memcpy+0x160>
			if (dst[(sizeof(dst) - 1 - i) + j] !=
    40005114:	f9404be1 	ldr	x1, [sp, #144]
    40005118:	f94053e0 	ldr	x0, [sp, #160]
    4000511c:	cb000021 	sub	x1, x1, x0
    40005120:	b24057e0 	mov	x0, #0x3fffff              	// #4194303
    40005124:	8b000020 	add	x0, x1, x0
    40005128:	b0002021 	adrp	x1, 4040a000 <src+0x3ff780>
    4000512c:	91220021 	add	x1, x1, #0x880
    40005130:	38606821 	ldrb	w1, [x1, x0]
				src[(sizeof(src) - 1 - i) + j]) {
    40005134:	f9404be2 	ldr	x2, [sp, #144]
    40005138:	f94053e0 	ldr	x0, [sp, #160]
    4000513c:	cb000042 	sub	x2, x2, x0
    40005140:	b24057e0 	mov	x0, #0x3fffff              	// #4194303
    40005144:	8b000040 	add	x0, x2, x0
    40005148:	b0000022 	adrp	x2, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    4000514c:	91220042 	add	x2, x2, #0x880
    40005150:	38606840 	ldrb	w0, [x2, x0]
			if (dst[(sizeof(dst) - 1 - i) + j] !=
    40005154:	6b00003f 	cmp	w1, w0
    40005158:	540000e0 	b.eq	40005174 <test_memcpy+0x154>  // b.none
				UART_puts(UART_ID_2, "Something went wrong");
    4000515c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005160:	91364001 	add	x1, x0, #0xd90
    40005164:	52800020 	mov	w0, #0x1                   	// #1
    40005168:	9400082c 	bl	40007218 <UART_puts>

				loop {}
    4000516c:	d503201f 	nop
    40005170:	17ffffff 	b	4000516c <test_memcpy+0x14c>
		for (size_t j = 0; j < i; j++) {
    40005174:	f9404be0 	ldr	x0, [sp, #144]
    40005178:	91000400 	add	x0, x0, #0x1
    4000517c:	f9004be0 	str	x0, [sp, #144]
    40005180:	f9404be1 	ldr	x1, [sp, #144]
    40005184:	f94053e0 	ldr	x0, [sp, #160]
    40005188:	eb00003f 	cmp	x1, x0
    4000518c:	54fffc43 	b.cc	40005114 <test_memcpy+0xf4>  // b.lo, b.ul, b.last
			}
		}

		if (i % 10000 == 0) {
    40005190:	f94053e1 	ldr	x1, [sp, #160]
    40005194:	d28b2960 	mov	x0, #0x594b                	// #22859
    40005198:	f2a710c0 	movk	x0, #0x3886, lsl #16
    4000519c:	f2d8bac0 	movk	x0, #0xc5d6, lsl #32
    400051a0:	f2e68da0 	movk	x0, #0x346d, lsl #48
    400051a4:	9bc07c20 	umulh	x0, x1, x0
    400051a8:	d34bfc00 	lsr	x0, x0, #11
    400051ac:	d284e202 	mov	x2, #0x2710                	// #10000
    400051b0:	9b027c00 	mul	x0, x0, x2
    400051b4:	cb000020 	sub	x0, x1, x0
    400051b8:	f100001f 	cmp	x0, #0x0
    400051bc:	540002a1 	b.ne	40005210 <test_memcpy+0x1f0>  // b.any
			UART_puts(UART_ID_2, "i: ");
    400051c0:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400051c4:	9136a001 	add	x1, x0, #0xda8
    400051c8:	52800020 	mov	w0, #0x1                   	// #1
    400051cc:	94000813 	bl	40007218 <UART_puts>
			UART_puts(UART_ID_2,
					  stdint_to_ascii((STDINT_UNION){.int64 = i}, STDINT_UINT64,
    400051d0:	f94053e0 	ldr	x0, [sp, #160]
    400051d4:	aa0003e5 	mov	x5, x0
    400051d8:	9100a3e0 	add	x0, sp, #0x28
    400051dc:	52800144 	mov	w4, #0xa                   	// #10
    400051e0:	d2800c83 	mov	x3, #0x64                  	// #100
    400051e4:	aa0003e2 	mov	x2, x0
    400051e8:	528000e1 	mov	w1, #0x7                   	// #7
    400051ec:	aa0503e0 	mov	x0, x5
    400051f0:	97fffd58 	bl	40004750 <stdint_to_ascii>
			UART_puts(UART_ID_2,
    400051f4:	aa0003e1 	mov	x1, x0
    400051f8:	52800020 	mov	w0, #0x1                   	// #1
    400051fc:	94000807 	bl	40007218 <UART_puts>
									  buf, 100, STDINT_BASE_REPR_DEC));
			UART_puts(UART_ID_2, " ok\n\r");
    40005200:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005204:	9136c001 	add	x1, x0, #0xdb0
    40005208:	52800020 	mov	w0, #0x1                   	// #1
    4000520c:	94000803 	bl	40007218 <UART_puts>
	for (size_t i = size_start; i < sizeof(src); i++) {
    40005210:	f94053e0 	ldr	x0, [sp, #160]
    40005214:	91000400 	add	x0, x0, #0x1
    40005218:	f90053e0 	str	x0, [sp, #160]
    4000521c:	f94053e1 	ldr	x1, [sp, #160]
    40005220:	b24057e0 	mov	x0, #0x3fffff              	// #4194303
    40005224:	eb00003f 	cmp	x1, x0
    40005228:	54fff349 	b.ls	40005090 <test_memcpy+0x70>  // b.plast
		}
	}

	UART_puts(UART_ID_2, "FINISHED without hang");
    4000522c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005230:	9136e001 	add	x1, x0, #0xdb8
    40005234:	52800020 	mov	w0, #0x1                   	// #1
    40005238:	940007f8 	bl	40007218 <UART_puts>
}
    4000523c:	d503201f 	nop
    40005240:	a8cb7bfd 	ldp	x29, x30, [sp], #176
    40005244:	d65f03c0 	ret

0000000040005248 <init_panic>:

_Alignas(16) static uint8 panic_message_buffer[PANIC_MESSAGE_LEN_INIT_VALUE];
_Alignas(16) static uint8 panic_file_buffer[PANIC_FILE_LEN_INIT_VALUE];

void init_panic()
{
    40005248:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000524c:	910003fd 	mov	x29, sp
	PANIC_MESSAGE_BUF_SIZE = sizeof(panic_message_buffer);
    40005250:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005254:	91220000 	add	x0, x0, #0x880
    40005258:	d2820001 	mov	x1, #0x1000                	// #4096
    4000525c:	f9000001 	str	x1, [x0]
	PANIC_FILE_BUF_SIZE = sizeof(panic_file_buffer);
    40005260:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005264:	91222000 	add	x0, x0, #0x888
    40005268:	d2808001 	mov	x1, #0x400                 	// #1024
    4000526c:	f9000001 	str	x1, [x0]

	PANIC_MESSAGE_BUF_PTR = panic_message_buffer;
    40005270:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005274:	91224000 	add	x0, x0, #0x890
    40005278:	b0006021 	adrp	x1, 40c0a000 <ref+0x3ff780>
    4000527c:	9126c021 	add	x1, x1, #0x9b0
    40005280:	f9000001 	str	x1, [x0]
	PANIC_FILE_BUF_PTR = panic_file_buffer;
    40005284:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005288:	91226000 	add	x0, x0, #0x898
    4000528c:	d0006021 	adrp	x1, 40c0b000 <panic_message_buffer+0x650>
    40005290:	9126c021 	add	x1, x1, #0x9b0
    40005294:	f9000001 	str	x1, [x0]

	PANIC_LINE = 0;
    40005298:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    4000529c:	91228000 	add	x0, x0, #0x8a0
    400052a0:	b900001f 	str	wzr, [x0]
	PANIC_COL = 0;
    400052a4:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    400052a8:	91229000 	add	x0, x0, #0x8a4
    400052ac:	b900001f 	str	wzr, [x0]

	PANIC_REASON = PANIC_REASON_UNDEFINED;
    400052b0:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    400052b4:	9122a000 	add	x0, x0, #0x8a8
    400052b8:	b900001f 	str	wzr, [x0]

	strcopy((char *)PANIC_MESSAGE_BUF_PTR,
    400052bc:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    400052c0:	91224000 	add	x0, x0, #0x890
    400052c4:	f9400003 	ldr	x3, [x0]
    400052c8:	d2820002 	mov	x2, #0x1000                	// #4096
    400052cc:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400052d0:	91374001 	add	x1, x0, #0xdd0
    400052d4:	aa0303e0 	mov	x0, x3
    400052d8:	97fffcdb 	bl	40004644 <strcopy>
			"Panic message not defined and not changed from init_panic() "
			"initialization stage.",
			PANIC_MESSAGE_LEN_INIT_VALUE);

	strcopy((char *)PANIC_FILE_BUF_PTR, "Panic file not defined",
    400052dc:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    400052e0:	91226000 	add	x0, x0, #0x898
    400052e4:	f9400003 	ldr	x3, [x0]
    400052e8:	d2808002 	mov	x2, #0x400                 	// #1024
    400052ec:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400052f0:	9138a001 	add	x1, x0, #0xe28
    400052f4:	aa0303e0 	mov	x0, x3
    400052f8:	97fffcd3 	bl	40004644 <strcopy>
			PANIC_FILE_LEN_INIT_VALUE);

	for (size_t i = 0; i < 32; i++) PANIC_REGISTERS[i] = 0xdeadbeefdeadbeef;
    400052fc:	f9000fff 	str	xzr, [sp, #24]
    40005300:	1400000d 	b	40005334 <init_panic+0xec>
    40005304:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005308:	9122c001 	add	x1, x0, #0x8b0
    4000530c:	f9400fe0 	ldr	x0, [sp, #24]
    40005310:	d37df000 	lsl	x0, x0, #3
    40005314:	8b000021 	add	x1, x1, x0
    40005318:	5297dde0 	mov	w0, #0xbeef                	// #48879
    4000531c:	72bbd5a0 	movk	w0, #0xdead, lsl #16
    40005320:	b9000020 	str	w0, [x1]
    40005324:	b9000420 	str	w0, [x1, #4]
    40005328:	f9400fe0 	ldr	x0, [sp, #24]
    4000532c:	91000400 	add	x0, x0, #0x1
    40005330:	f9000fe0 	str	x0, [sp, #24]
    40005334:	f9400fe0 	ldr	x0, [sp, #24]
    40005338:	f1007c1f 	cmp	x0, #0x1f
    4000533c:	54fffe49 	b.ls	40005304 <init_panic+0xbc>  // b.plast
}
    40005340:	d503201f 	nop
    40005344:	d503201f 	nop
    40005348:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000534c:	d65f03c0 	ret

0000000040005350 <set_panic>:

void set_panic(panic_info panic_info)
{
    40005350:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40005354:	910003fd 	mov	x29, sp
    40005358:	f9000bf3 	str	x19, [sp, #16]
    4000535c:	aa0003f3 	mov	x19, x0
	PANIC_LINE = panic_info.location.line;
    40005360:	b9401261 	ldr	w1, [x19, #16]
    40005364:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005368:	91228000 	add	x0, x0, #0x8a0
    4000536c:	b9000001 	str	w1, [x0]
	PANIC_COL = panic_info.location.col;
    40005370:	b9401661 	ldr	w1, [x19, #20]
    40005374:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005378:	91229000 	add	x0, x0, #0x8a4
    4000537c:	b9000001 	str	w1, [x0]
	PANIC_REASON = panic_info.panic_reason;
    40005380:	b9401a61 	ldr	w1, [x19, #24]
    40005384:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005388:	9122a000 	add	x0, x0, #0x8a8
    4000538c:	b9000001 	str	w1, [x0]

	strcopy((char *)PANIC_MESSAGE_BUF_PTR, panic_info.message,
    40005390:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005394:	91224000 	add	x0, x0, #0x890
    40005398:	f9400000 	ldr	x0, [x0]
    4000539c:	f9400261 	ldr	x1, [x19]
    400053a0:	d2820002 	mov	x2, #0x1000                	// #4096
    400053a4:	97fffca8 	bl	40004644 <strcopy>
			PANIC_MESSAGE_LEN_INIT_VALUE);

	strcopy((char *)PANIC_FILE_BUF_PTR, panic_info.location.file,
    400053a8:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    400053ac:	91226000 	add	x0, x0, #0x898
    400053b0:	f9400000 	ldr	x0, [x0]
    400053b4:	f9400661 	ldr	x1, [x19, #8]
    400053b8:	d2808002 	mov	x2, #0x400                 	// #1024
    400053bc:	97fffca2 	bl	40004644 <strcopy>
			PANIC_FILE_LEN_INIT_VALUE);
}
    400053c0:	d503201f 	nop
    400053c4:	f9400bf3 	ldr	x19, [sp, #16]
    400053c8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400053cc:	d65f03c0 	ret

00000000400053d0 <panic>:

static void log_system_info();

// TODO: use panic via exceptions
_Noreturn void panic()
{
    400053d0:	a9b07bfd 	stp	x29, x30, [sp, #-256]!
    400053d4:	910003fd 	mov	x29, sp
#ifdef DEBUG
	__attribute__((unused)) volatile uint64 GDB_esr = _ARM_ESR_EL1();
    400053d8:	97ffeb59 	bl	4000013c <_ARM_ESR_EL1>
    400053dc:	f9007be0 	str	x0, [sp, #240]
	__attribute__((unused)) volatile uint64 GDB_elr = _ARM_ELR_EL1();
    400053e0:	97ffeb59 	bl	40000144 <_ARM_ELR_EL1>
    400053e4:	f90077e0 	str	x0, [sp, #232]
	__attribute__((unused)) volatile uint64 GDB_far = _ARM_FAR_EL1();
    400053e8:	97ffeb59 	bl	4000014c <_ARM_FAR_EL1>
    400053ec:	f90073e0 	str	x0, [sp, #224]
	__attribute__((unused)) volatile uint64 GDB_spsr = _ARM_SPSR_EL1();
    400053f0:	97ffeb59 	bl	40000154 <_ARM_SPSR_EL1>
    400053f4:	f9006fe0 	str	x0, [sp, #216]
#endif

	char buf[200];

	UART_init(PANIC_UART_OUTPUT);
    400053f8:	52800020 	mov	w0, #0x1                   	// #1
    400053fc:	940007b1 	bl	400072c0 <UART_init>
	PANIC_puts("\n\r[PANIC!]");
    40005400:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005404:	91390001 	add	x1, x0, #0xe40
    40005408:	52800020 	mov	w0, #0x1                   	// #1
    4000540c:	94000783 	bl	40007218 <UART_puts>

	char *panic_reason_str = "INVALID";
    40005410:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005414:	91394000 	add	x0, x0, #0xe50
    40005418:	f9007fe0 	str	x0, [sp, #248]
	switch (PANIC_REASON) {
    4000541c:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005420:	9122a000 	add	x0, x0, #0x8a8
    40005424:	b9400000 	ldr	w0, [x0]
    40005428:	71000c1f 	cmp	w0, #0x3
    4000542c:	54000300 	b.eq	4000548c <panic+0xbc>  // b.none
    40005430:	71000c1f 	cmp	w0, #0x3
    40005434:	54000348 	b.hi	4000549c <panic+0xcc>  // b.pmore
    40005438:	7100081f 	cmp	w0, #0x2
    4000543c:	54000200 	b.eq	4000547c <panic+0xac>  // b.none
    40005440:	7100081f 	cmp	w0, #0x2
    40005444:	540002c8 	b.hi	4000549c <panic+0xcc>  // b.pmore
    40005448:	7100001f 	cmp	w0, #0x0
    4000544c:	54000080 	b.eq	4000545c <panic+0x8c>  // b.none
    40005450:	7100041f 	cmp	w0, #0x1
    40005454:	540000c0 	b.eq	4000546c <panic+0x9c>  // b.none
    40005458:	14000011 	b	4000549c <panic+0xcc>
		case PANIC_REASON_UNDEFINED:
			panic_reason_str = "UNDEFINED";
    4000545c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005460:	91396000 	add	x0, x0, #0xe58
    40005464:	f9007fe0 	str	x0, [sp, #248]
			break;
    40005468:	1400000d 	b	4000549c <panic+0xcc>
		case PANIC_REASON_EXCEPTION:
			panic_reason_str = "EXCEPTION";
    4000546c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005470:	9139a000 	add	x0, x0, #0xe68
    40005474:	f9007fe0 	str	x0, [sp, #248]
			break;
    40005478:	14000009 	b	4000549c <panic+0xcc>
		case PANIC_REASON_MANUAL_ABORT:
			panic_reason_str = "MANUAL_ABORT";
    4000547c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005480:	9139e000 	add	x0, x0, #0xe78
    40005484:	f9007fe0 	str	x0, [sp, #248]
			break;
    40005488:	14000005 	b	4000549c <panic+0xcc>
		case PANIC_REASON_RUST_PANIC:
			panic_reason_str = "RUST_PANIC";
    4000548c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005490:	913a2000 	add	x0, x0, #0xe88
    40005494:	f9007fe0 	str	x0, [sp, #248]
			break;
    40005498:	d503201f 	nop
	}

	PANIC_puts("\n\rPanic reason:\t");
    4000549c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400054a0:	913a6001 	add	x1, x0, #0xe98
    400054a4:	52800020 	mov	w0, #0x1                   	// #1
    400054a8:	9400075c 	bl	40007218 <UART_puts>
	PANIC_puts(panic_reason_str);
    400054ac:	f9407fe1 	ldr	x1, [sp, #248]
    400054b0:	52800020 	mov	w0, #0x1                   	// #1
    400054b4:	94000759 	bl	40007218 <UART_puts>

	PANIC_puts("\n\rPanic message:\t");
    400054b8:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400054bc:	913ac001 	add	x1, x0, #0xeb0
    400054c0:	52800020 	mov	w0, #0x1                   	// #1
    400054c4:	94000755 	bl	40007218 <UART_puts>
	PANIC_puts((char *)PANIC_MESSAGE_BUF_PTR);
    400054c8:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    400054cc:	91224000 	add	x0, x0, #0x890
    400054d0:	f9400000 	ldr	x0, [x0]
    400054d4:	aa0003e1 	mov	x1, x0
    400054d8:	52800020 	mov	w0, #0x1                   	// #1
    400054dc:	9400074f 	bl	40007218 <UART_puts>

	PANIC_puts("\n\rPanic file:\t");
    400054e0:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400054e4:	913b2001 	add	x1, x0, #0xec8
    400054e8:	52800020 	mov	w0, #0x1                   	// #1
    400054ec:	9400074b 	bl	40007218 <UART_puts>
	PANIC_puts((char *)PANIC_FILE_BUF_PTR);
    400054f0:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    400054f4:	91226000 	add	x0, x0, #0x898
    400054f8:	f9400000 	ldr	x0, [x0]
    400054fc:	aa0003e1 	mov	x1, x0
    40005500:	52800020 	mov	w0, #0x1                   	// #1
    40005504:	94000745 	bl	40007218 <UART_puts>
	PANIC_puts(" at line ");
    40005508:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000550c:	913b6001 	add	x1, x0, #0xed8
    40005510:	52800020 	mov	w0, #0x1                   	// #1
    40005514:	94000741 	bl	40007218 <UART_puts>

	PANIC_puts(stdint_to_ascii((STDINT_UNION){.uint32 = PANIC_LINE},
    40005518:	d2800000 	mov	x0, #0x0                   	// #0
    4000551c:	b0006021 	adrp	x1, 40c0a000 <ref+0x3ff780>
    40005520:	91228021 	add	x1, x1, #0x8a0
    40005524:	b9400021 	ldr	w1, [x1]
    40005528:	b3407c20 	bfxil	x0, x1, #0, #32
    4000552c:	910043e1 	add	x1, sp, #0x10
    40005530:	52800144 	mov	w4, #0xa                   	// #10
    40005534:	d2801903 	mov	x3, #0xc8                  	// #200
    40005538:	aa0103e2 	mov	x2, x1
    4000553c:	528000a1 	mov	w1, #0x5                   	// #5
    40005540:	97fffc84 	bl	40004750 <stdint_to_ascii>
    40005544:	aa0003e1 	mov	x1, x0
    40005548:	52800020 	mov	w0, #0x1                   	// #1
    4000554c:	94000733 	bl	40007218 <UART_puts>
							   STDINT_UINT32, buf, 200, STDINT_BASE_REPR_DEC));

	if (PANIC_COL != 0) {
    40005550:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005554:	91229000 	add	x0, x0, #0x8a4
    40005558:	b9400000 	ldr	w0, [x0]
    4000555c:	7100001f 	cmp	w0, #0x0
    40005560:	54000260 	b.eq	400055ac <panic+0x1dc>  // b.none
		PANIC_puts(":");
    40005564:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005568:	913ba001 	add	x1, x0, #0xee8
    4000556c:	52800020 	mov	w0, #0x1                   	// #1
    40005570:	9400072a 	bl	40007218 <UART_puts>
		PANIC_puts(stdint_to_ascii((STDINT_UNION){.uint32 = PANIC_COL},
    40005574:	d2800000 	mov	x0, #0x0                   	// #0
    40005578:	b0006021 	adrp	x1, 40c0a000 <ref+0x3ff780>
    4000557c:	91229021 	add	x1, x1, #0x8a4
    40005580:	b9400021 	ldr	w1, [x1]
    40005584:	b3407c20 	bfxil	x0, x1, #0, #32
    40005588:	910043e1 	add	x1, sp, #0x10
    4000558c:	52800144 	mov	w4, #0xa                   	// #10
    40005590:	d2801903 	mov	x3, #0xc8                  	// #200
    40005594:	aa0103e2 	mov	x2, x1
    40005598:	528000a1 	mov	w1, #0x5                   	// #5
    4000559c:	97fffc6d 	bl	40004750 <stdint_to_ascii>
    400055a0:	aa0003e1 	mov	x1, x0
    400055a4:	52800020 	mov	w0, #0x1                   	// #1
    400055a8:	9400071c 	bl	40007218 <UART_puts>
								   STDINT_UINT32, buf, 200,
								   STDINT_BASE_REPR_DEC));
	}

	log_system_info();
    400055ac:	94000011 	bl	400055f0 <log_system_info>

	loop {}	 // TODO: TUI with options
    400055b0:	d503201f 	nop
    400055b4:	17ffffff 	b	400055b0 <panic+0x1e0>

00000000400055b8 <set_and_throw_panic>:
}

_Noreturn void set_and_throw_panic(panic_info panic_info)
{
    400055b8:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    400055bc:	910003fd 	mov	x29, sp
    400055c0:	f9000bf3 	str	x19, [sp, #16]
    400055c4:	aa0003f3 	mov	x19, x0
	_panic_exception_save_gpr();
    400055c8:	97fff7aa 	bl	40003470 <_panic_exception_save_gpr>
	set_panic(panic_info);
    400055cc:	910083e0 	add	x0, sp, #0x20
    400055d0:	aa1303e1 	mov	x1, x19
    400055d4:	3dc0003e 	ldr	q30, [x1]
    400055d8:	3dc0043f 	ldr	q31, [x1, #16]
    400055dc:	3d80001e 	str	q30, [x0]
    400055e0:	3d80041f 	str	q31, [x0, #16]
    400055e4:	910083e0 	add	x0, sp, #0x20
    400055e8:	97ffff5a 	bl	40005350 <set_panic>
	panic();
    400055ec:	97ffff79 	bl	400053d0 <panic>

00000000400055f0 <log_system_info>:
// System info
static void log_exception_info();
static void log_registers();

static void log_system_info()
{
    400055f0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400055f4:	910003fd 	mov	x29, sp
	ARM_exception_status status = ARM_exceptions_get_status();
    400055f8:	97fffb68 	bl	40004398 <ARM_exceptions_get_status>
    400055fc:	b9001be0 	str	w0, [sp, #24]

	PANIC_puts("\n\rExceptions state:\n\r");
    40005600:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005604:	913bc001 	add	x1, x0, #0xef0
    40005608:	52800020 	mov	w0, #0x1                   	// #1
    4000560c:	94000703 	bl	40007218 <UART_puts>

	char *enabled = "enabled\n\r";
    40005610:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005614:	913c2000 	add	x0, x0, #0xf08
    40005618:	f90017e0 	str	x0, [sp, #40]
	char *disabled = "disabled\n\r";
    4000561c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005620:	913c6000 	add	x0, x0, #0xf18
    40005624:	f90013e0 	str	x0, [sp, #32]

	PANIC_puts("\tFIQ:    ");
    40005628:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000562c:	913ca001 	add	x1, x0, #0xf28
    40005630:	52800020 	mov	w0, #0x1                   	// #1
    40005634:	940006f9 	bl	40007218 <UART_puts>
	PANIC_puts(status.fiq ? enabled : disabled);
    40005638:	394063e0 	ldrb	w0, [sp, #24]
    4000563c:	12000000 	and	w0, w0, #0x1
    40005640:	7100001f 	cmp	w0, #0x0
    40005644:	54000060 	b.eq	40005650 <log_system_info+0x60>  // b.none
    40005648:	f94017e0 	ldr	x0, [sp, #40]
    4000564c:	14000002 	b	40005654 <log_system_info+0x64>
    40005650:	f94013e0 	ldr	x0, [sp, #32]
    40005654:	aa0003e1 	mov	x1, x0
    40005658:	52800020 	mov	w0, #0x1                   	// #1
    4000565c:	940006ef 	bl	40007218 <UART_puts>

	PANIC_puts("\tIRQ:    ");
    40005660:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005664:	913ce001 	add	x1, x0, #0xf38
    40005668:	52800020 	mov	w0, #0x1                   	// #1
    4000566c:	940006eb 	bl	40007218 <UART_puts>
	PANIC_puts(status.irq ? enabled : disabled);
    40005670:	394067e0 	ldrb	w0, [sp, #25]
    40005674:	12000000 	and	w0, w0, #0x1
    40005678:	7100001f 	cmp	w0, #0x0
    4000567c:	54000060 	b.eq	40005688 <log_system_info+0x98>  // b.none
    40005680:	f94017e0 	ldr	x0, [sp, #40]
    40005684:	14000002 	b	4000568c <log_system_info+0x9c>
    40005688:	f94013e0 	ldr	x0, [sp, #32]
    4000568c:	aa0003e1 	mov	x1, x0
    40005690:	52800020 	mov	w0, #0x1                   	// #1
    40005694:	940006e1 	bl	40007218 <UART_puts>

	PANIC_puts("\tSError: ");
    40005698:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    4000569c:	913d2001 	add	x1, x0, #0xf48
    400056a0:	52800020 	mov	w0, #0x1                   	// #1
    400056a4:	940006dd 	bl	40007218 <UART_puts>
	PANIC_puts(status.serror ? enabled : disabled);
    400056a8:	39406be0 	ldrb	w0, [sp, #26]
    400056ac:	12000000 	and	w0, w0, #0x1
    400056b0:	7100001f 	cmp	w0, #0x0
    400056b4:	54000060 	b.eq	400056c0 <log_system_info+0xd0>  // b.none
    400056b8:	f94017e0 	ldr	x0, [sp, #40]
    400056bc:	14000002 	b	400056c4 <log_system_info+0xd4>
    400056c0:	f94013e0 	ldr	x0, [sp, #32]
    400056c4:	aa0003e1 	mov	x1, x0
    400056c8:	52800020 	mov	w0, #0x1                   	// #1
    400056cc:	940006d3 	bl	40007218 <UART_puts>

	PANIC_puts("\tDebug:  ");
    400056d0:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400056d4:	913d6001 	add	x1, x0, #0xf58
    400056d8:	52800020 	mov	w0, #0x1                   	// #1
    400056dc:	940006cf 	bl	40007218 <UART_puts>
	PANIC_puts(status.debug ? enabled : disabled);
    400056e0:	39406fe0 	ldrb	w0, [sp, #27]
    400056e4:	12000000 	and	w0, w0, #0x1
    400056e8:	7100001f 	cmp	w0, #0x0
    400056ec:	54000060 	b.eq	400056f8 <log_system_info+0x108>  // b.none
    400056f0:	f94017e0 	ldr	x0, [sp, #40]
    400056f4:	14000002 	b	400056fc <log_system_info+0x10c>
    400056f8:	f94013e0 	ldr	x0, [sp, #32]
    400056fc:	aa0003e1 	mov	x1, x0
    40005700:	52800020 	mov	w0, #0x1                   	// #1
    40005704:	940006c5 	bl	40007218 <UART_puts>

	// TODO: log registers

	if (PANIC_REASON == PANIC_REASON_EXCEPTION) log_exception_info();
    40005708:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    4000570c:	9122a000 	add	x0, x0, #0x8a8
    40005710:	b9400000 	ldr	w0, [x0]
    40005714:	7100041f 	cmp	w0, #0x1
    40005718:	54000041 	b.ne	40005720 <log_system_info+0x130>  // b.any
    4000571c:	94000005 	bl	40005730 <log_exception_info>

	log_registers();
    40005720:	9400008c 	bl	40005950 <log_registers>
}
    40005724:	d503201f 	nop
    40005728:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000572c:	d65f03c0 	ret

0000000040005730 <log_exception_info>:
	"EL2",
	"EL3",
};

static void log_exception_info()
{
    40005730:	a9a97bfd 	stp	x29, x30, [sp, #-368]!
    40005734:	910003fd 	mov	x29, sp
	uint64 esr;
	uint64 elr;
	uint64 far;
	uint64 spsr;

	uint64 current_el = _ARM_currentEL();
    40005738:	97ffea70 	bl	400000f8 <_ARM_currentEL>
    4000573c:	f900a3e0 	str	x0, [sp, #320]

	switch (current_el) {
    40005740:	f940a3e0 	ldr	x0, [sp, #320]
    40005744:	f1000c1f 	cmp	x0, #0x3
    40005748:	54000220 	b.eq	4000578c <log_exception_info+0x5c>  // b.none
    4000574c:	f940a3e0 	ldr	x0, [sp, #320]
    40005750:	f1000c1f 	cmp	x0, #0x3
    40005754:	54000648 	b.hi	4000581c <log_exception_info+0xec>  // b.pmore
    40005758:	f940a3e0 	ldr	x0, [sp, #320]
    4000575c:	f100081f 	cmp	x0, #0x2
    40005760:	54000200 	b.eq	400057a0 <log_exception_info+0x70>  // b.none
    40005764:	f940a3e0 	ldr	x0, [sp, #320]
    40005768:	f100081f 	cmp	x0, #0x2
    4000576c:	54000588 	b.hi	4000581c <log_exception_info+0xec>  // b.pmore
    40005770:	f940a3e0 	ldr	x0, [sp, #320]
    40005774:	f100001f 	cmp	x0, #0x0
    40005778:	54000480 	b.eq	40005808 <log_exception_info+0xd8>  // b.none
    4000577c:	f940a3e0 	ldr	x0, [sp, #320]
    40005780:	f100041f 	cmp	x0, #0x1
    40005784:	54000280 	b.eq	400057d4 <log_exception_info+0xa4>  // b.none
    40005788:	14000025 	b	4000581c <log_exception_info+0xec>
		case 3:
			PANIC_puts("\n\rException info (EL3)!\n\r");
    4000578c:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    40005790:	913ea001 	add	x1, x0, #0xfa8
    40005794:	52800020 	mov	w0, #0x1                   	// #1
    40005798:	940006a0 	bl	40007218 <UART_puts>
			return;
    4000579c:	1400006b 	b	40005948 <log_exception_info+0x218>
		case 2:
			esr = _ARM_ESR_EL2();
    400057a0:	97ffea5f 	bl	4000011c <_ARM_ESR_EL2>
    400057a4:	f900b7e0 	str	x0, [sp, #360]
			elr = _ARM_ELR_EL2();
    400057a8:	97ffea5f 	bl	40000124 <_ARM_ELR_EL2>
    400057ac:	f900b3e0 	str	x0, [sp, #352]
			far = _ARM_FAR_EL2();
    400057b0:	97ffea5f 	bl	4000012c <_ARM_FAR_EL2>
    400057b4:	f900afe0 	str	x0, [sp, #344]
			spsr = _ARM_SPSR_EL2();
    400057b8:	97ffea5f 	bl	40000134 <_ARM_SPSR_EL2>
    400057bc:	f900abe0 	str	x0, [sp, #336]

			PANIC_puts("\n\rException info (EL2):\n\r");
    400057c0:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400057c4:	913f2001 	add	x1, x0, #0xfc8
    400057c8:	52800020 	mov	w0, #0x1                   	// #1
    400057cc:	94000693 	bl	40007218 <UART_puts>
			break;
    400057d0:	14000018 	b	40005830 <log_exception_info+0x100>
		case 1:
			esr = _ARM_ESR_EL1();
    400057d4:	97ffea5a 	bl	4000013c <_ARM_ESR_EL1>
    400057d8:	f900b7e0 	str	x0, [sp, #360]
			elr = _ARM_ELR_EL1();
    400057dc:	97ffea5a 	bl	40000144 <_ARM_ELR_EL1>
    400057e0:	f900b3e0 	str	x0, [sp, #352]
			far = _ARM_FAR_EL1();
    400057e4:	97ffea5a 	bl	4000014c <_ARM_FAR_EL1>
    400057e8:	f900afe0 	str	x0, [sp, #344]
			spsr = _ARM_SPSR_EL1();
    400057ec:	97ffea5a 	bl	40000154 <_ARM_SPSR_EL1>
    400057f0:	f900abe0 	str	x0, [sp, #336]

			PANIC_puts("\n\rException info (EL1):\n\r");
    400057f4:	90000020 	adrp	x0, 40009000 <UART_IRQ_HANDLERS+0x8>
    400057f8:	913fa001 	add	x1, x0, #0xfe8
    400057fc:	52800020 	mov	w0, #0x1                   	// #1
    40005800:	94000686 	bl	40007218 <UART_puts>
			break;
    40005804:	1400000b 	b	40005830 <log_exception_info+0x100>
		case 0:
			PANIC_puts("\n\rException info (EL0)!\n\r");
    40005808:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    4000580c:	91002001 	add	x1, x0, #0x8
    40005810:	52800020 	mov	w0, #0x1                   	// #1
    40005814:	94000681 	bl	40007218 <UART_puts>
			return;
    40005818:	1400004c 	b	40005948 <log_exception_info+0x218>
		default:
			PANIC_puts("\n\rERROR: log_exception_info\n\r");
    4000581c:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005820:	9100a001 	add	x1, x0, #0x28
    40005824:	52800020 	mov	w0, #0x1                   	// #1
    40005828:	9400067c 	bl	40007218 <UART_puts>
			return;
    4000582c:	14000047 	b	40005948 <log_exception_info+0x218>
	}

	char buf[256];

	uint64 values[4] = {
    40005830:	9105e3e0 	add	x0, sp, #0x178
    40005834:	d1058000 	sub	x0, x0, #0x160
    40005838:	f940b7e1 	ldr	x1, [sp, #360]
    4000583c:	f9000001 	str	x1, [x0]
    40005840:	9105e3e0 	add	x0, sp, #0x178
    40005844:	d1058000 	sub	x0, x0, #0x160
    40005848:	f940b3e1 	ldr	x1, [sp, #352]
    4000584c:	f9000401 	str	x1, [x0, #8]
    40005850:	9105e3e0 	add	x0, sp, #0x178
    40005854:	d1058000 	sub	x0, x0, #0x160
    40005858:	f940afe1 	ldr	x1, [sp, #344]
    4000585c:	f9000801 	str	x1, [x0, #16]
    40005860:	9105e3e0 	add	x0, sp, #0x178
    40005864:	d1058000 	sub	x0, x0, #0x160
    40005868:	f940abe1 	ldr	x1, [sp, #336]
    4000586c:	f9000c01 	str	x1, [x0, #24]
		elr,
		far,
		spsr,
	};

	for (size_t i = 0; i < 4; i++) {
    40005870:	f900a7ff 	str	xzr, [sp, #328]
    40005874:	14000032 	b	4000593c <log_exception_info+0x20c>
		char *fmt_value =
			stdint_to_ascii((STDINT_UNION){.uint64 = values[i]}, STDINT_UINT64,
    40005878:	9105e3e0 	add	x0, sp, #0x178
    4000587c:	d1058000 	sub	x0, x0, #0x160
    40005880:	f940a7e1 	ldr	x1, [sp, #328]
    40005884:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    40005888:	aa0003e5 	mov	x5, x0
    4000588c:	9100e3e0 	add	x0, sp, #0x38
    40005890:	52800204 	mov	w4, #0x10                  	// #16
    40005894:	d2801903 	mov	x3, #0xc8                  	// #200
    40005898:	aa0003e2 	mov	x2, x0
    4000589c:	528000e1 	mov	w1, #0x7                   	// #7
    400058a0:	aa0503e0 	mov	x0, x5
    400058a4:	97fffbab 	bl	40004750 <stdint_to_ascii>
    400058a8:	f9009fe0 	str	x0, [sp, #312]
							buf, 200, STDINT_BASE_REPR_HEX);
		PANIC_puts("\t");
    400058ac:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400058b0:	91012001 	add	x1, x0, #0x48
    400058b4:	52800020 	mov	w0, #0x1                   	// #1
    400058b8:	94000658 	bl	40007218 <UART_puts>
		PANIC_puts(exception_reg_names[i]);
    400058bc:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400058c0:	910d0000 	add	x0, x0, #0x340
    400058c4:	f940a7e1 	ldr	x1, [sp, #328]
    400058c8:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    400058cc:	aa0003e1 	mov	x1, x0
    400058d0:	52800020 	mov	w0, #0x1                   	// #1
    400058d4:	94000651 	bl	40007218 <UART_puts>
		PANIC_puts("_");
    400058d8:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400058dc:	91014001 	add	x1, x0, #0x50
    400058e0:	52800020 	mov	w0, #0x1                   	// #1
    400058e4:	9400064d 	bl	40007218 <UART_puts>
		PANIC_puts(el_names[current_el]);
    400058e8:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400058ec:	910d8000 	add	x0, x0, #0x360
    400058f0:	f940a3e1 	ldr	x1, [sp, #320]
    400058f4:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    400058f8:	aa0003e1 	mov	x1, x0
    400058fc:	52800020 	mov	w0, #0x1                   	// #1
    40005900:	94000646 	bl	40007218 <UART_puts>
		PANIC_puts(": ");
    40005904:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005908:	91016001 	add	x1, x0, #0x58
    4000590c:	52800020 	mov	w0, #0x1                   	// #1
    40005910:	94000642 	bl	40007218 <UART_puts>
		PANIC_puts(fmt_value);
    40005914:	f9409fe1 	ldr	x1, [sp, #312]
    40005918:	52800020 	mov	w0, #0x1                   	// #1
    4000591c:	9400063f 	bl	40007218 <UART_puts>
		PANIC_puts("\n\r");
    40005920:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005924:	91018001 	add	x1, x0, #0x60
    40005928:	52800020 	mov	w0, #0x1                   	// #1
    4000592c:	9400063b 	bl	40007218 <UART_puts>
	for (size_t i = 0; i < 4; i++) {
    40005930:	f940a7e0 	ldr	x0, [sp, #328]
    40005934:	91000400 	add	x0, x0, #0x1
    40005938:	f900a7e0 	str	x0, [sp, #328]
    4000593c:	f940a7e0 	ldr	x0, [sp, #328]
    40005940:	f1000c1f 	cmp	x0, #0x3
    40005944:	54fff9a9 	b.ls	40005878 <log_exception_info+0x148>  // b.plast
	}
}
    40005948:	a8d77bfd 	ldp	x29, x30, [sp], #368
    4000594c:	d65f03c0 	ret

0000000040005950 <log_registers>:

static void log_registers()
{
    40005950:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40005954:	910003fd 	mov	x29, sp
	PANIC_puts("Register info:\r\n");
    40005958:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    4000595c:	9101a001 	add	x1, x0, #0x68
    40005960:	52800020 	mov	w0, #0x1                   	// #1
    40005964:	9400062d 	bl	40007218 <UART_puts>
	char reg_n[8];
	char reg_v[24];

	for (size_t i = 0; i < 32; i++) {
    40005968:	f9001fff 	str	xzr, [sp, #56]
    4000596c:	14000033 	b	40005a38 <log_registers+0xe8>
		uint64 x_reg = PANIC_REGISTERS[i];
    40005970:	b0006020 	adrp	x0, 40c0a000 <ref+0x3ff780>
    40005974:	9122c000 	add	x0, x0, #0x8b0
    40005978:	f9401fe1 	ldr	x1, [sp, #56]
    4000597c:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    40005980:	f9001be0 	str	x0, [sp, #48]

		stdint_to_ascii((STDINT_UNION){.uint64 = i}, STDINT_UINT64, reg_n, 8,
    40005984:	f9401fe0 	ldr	x0, [sp, #56]
    40005988:	9100a3e1 	add	x1, sp, #0x28
    4000598c:	52800144 	mov	w4, #0xa                   	// #10
    40005990:	d2800103 	mov	x3, #0x8                   	// #8
    40005994:	aa0103e2 	mov	x2, x1
    40005998:	528000e1 	mov	w1, #0x7                   	// #7
    4000599c:	97fffb6d 	bl	40004750 <stdint_to_ascii>
						STDINT_BASE_REPR_DEC);

		stdint_to_ascii((STDINT_UNION){.uint64 = x_reg}, STDINT_UINT64, reg_v,
    400059a0:	f9401be0 	ldr	x0, [sp, #48]
    400059a4:	910043e1 	add	x1, sp, #0x10
    400059a8:	52800204 	mov	w4, #0x10                  	// #16
    400059ac:	d2800303 	mov	x3, #0x18                  	// #24
    400059b0:	aa0103e2 	mov	x2, x1
    400059b4:	528000e1 	mov	w1, #0x7                   	// #7
    400059b8:	97fffb66 	bl	40004750 <stdint_to_ascii>
						24, STDINT_BASE_REPR_HEX);

		if (i != 31) {	// Gpr
    400059bc:	f9401fe0 	ldr	x0, [sp, #56]
    400059c0:	f1007c1f 	cmp	x0, #0x1f
    400059c4:	540001c0 	b.eq	400059fc <log_registers+0xac>  // b.none
			PANIC_puts("\tx");
    400059c8:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400059cc:	91020001 	add	x1, x0, #0x80
    400059d0:	52800020 	mov	w0, #0x1                   	// #1
    400059d4:	94000611 	bl	40007218 <UART_puts>
			PANIC_puts(reg_n);
    400059d8:	9100a3e0 	add	x0, sp, #0x28
    400059dc:	aa0003e1 	mov	x1, x0
    400059e0:	52800020 	mov	w0, #0x1                   	// #1
    400059e4:	9400060d 	bl	40007218 <UART_puts>
			PANIC_puts(": ");
    400059e8:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400059ec:	91016001 	add	x1, x0, #0x58
    400059f0:	52800020 	mov	w0, #0x1                   	// #1
    400059f4:	94000609 	bl	40007218 <UART_puts>
    400059f8:	14000005 	b	40005a0c <log_registers+0xbc>
		} else	// sp
			PANIC_puts("\tsp: ");
    400059fc:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005a00:	91022001 	add	x1, x0, #0x88
    40005a04:	52800020 	mov	w0, #0x1                   	// #1
    40005a08:	94000604 	bl	40007218 <UART_puts>

		PANIC_puts(reg_v);
    40005a0c:	910043e0 	add	x0, sp, #0x10
    40005a10:	aa0003e1 	mov	x1, x0
    40005a14:	52800020 	mov	w0, #0x1                   	// #1
    40005a18:	94000600 	bl	40007218 <UART_puts>
		PANIC_puts("\n\r");
    40005a1c:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005a20:	91018001 	add	x1, x0, #0x60
    40005a24:	52800020 	mov	w0, #0x1                   	// #1
    40005a28:	940005fc 	bl	40007218 <UART_puts>
	for (size_t i = 0; i < 32; i++) {
    40005a2c:	f9401fe0 	ldr	x0, [sp, #56]
    40005a30:	91000400 	add	x0, x0, #0x1
    40005a34:	f9001fe0 	str	x0, [sp, #56]
    40005a38:	f9401fe0 	ldr	x0, [sp, #56]
    40005a3c:	f1007c1f 	cmp	x0, #0x1f
    40005a40:	54fff989 	b.ls	40005970 <log_registers+0x20>  // b.plast
	}
    40005a44:	d503201f 	nop
    40005a48:	d503201f 	nop
    40005a4c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40005a50:	d65f03c0 	ret

0000000040005a54 <GICV3_GICD_CTLR_write>:
MMIO_DECLARE_REG32_VALUE_STRUCT(GICD_CTLR_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER(GICV3, GICD_CTLR, GICD_CTLR_VALUE_STRUCT_NAME,
						  (GICV3_DISTRIBUTOR_BASE + GICD_CTLR_OFFSET));

MMIO_DECLARE_REG32_SETTER(GICV3, GICD_CTLR, GICD_CTLR_VALUE_STRUCT_NAME,
    40005a54:	d10043ff 	sub	sp, sp, #0x10
    40005a58:	b9000be0 	str	w0, [sp, #8]
    40005a5c:	d2a71000 	mov	x0, #0x38800000            	// #947912704
    40005a60:	b9400be1 	ldr	w1, [sp, #8]
    40005a64:	b9000001 	str	w1, [x0]
    40005a68:	910043ff 	add	sp, sp, #0x10
    40005a6c:	d65f03c0 	ret

0000000040005a70 <GICV3_GICD_CTLR_BF_set_EnableGrp1NS>:
GICD_CTLR_DECLARE_BIT_FIELD_FNS(EnableGrp1S, bool);

// EnableGrp1NS
#define EnableGrp1NS_SHIFT 1
#define EnableGrp1NS_MASK (1UL << EnableGrp1NS_SHIFT)
GICD_CTLR_DECLARE_BIT_FIELD_FNS(EnableGrp1NS, bool);
    40005a70:	d10043ff 	sub	sp, sp, #0x10
    40005a74:	f90007e0 	str	x0, [sp, #8]
    40005a78:	39001fe1 	strb	w1, [sp, #7]
    40005a7c:	f94007e0 	ldr	x0, [sp, #8]
    40005a80:	b9400000 	ldr	w0, [x0]
    40005a84:	121e7801 	and	w1, w0, #0xfffffffd
    40005a88:	39401fe0 	ldrb	w0, [sp, #7]
    40005a8c:	0b000000 	add	w0, w0, w0
    40005a90:	121f0000 	and	w0, w0, #0x2
    40005a94:	2a000021 	orr	w1, w1, w0
    40005a98:	f94007e0 	ldr	x0, [sp, #8]
    40005a9c:	b9000001 	str	w1, [x0]
    40005aa0:	910043ff 	add	sp, sp, #0x10
    40005aa4:	d65f03c0 	ret

0000000040005aa8 <GICV3_GICD_IGROUPR_read>:

#define GICD_IGROUPR_VALUE_STRUCT_NAME GicdIgroupr

MMIO_DECLARE_REG32_VALUE_STRUCT(GICD_IGROUPR_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_N_OFFSET(GICV3, GICD_IGROUPR,
    40005aa8:	d10043ff 	sub	sp, sp, #0x10
    40005aac:	f90007e0 	str	x0, [sp, #8]
    40005ab0:	f94007e1 	ldr	x1, [sp, #8]
    40005ab4:	d2800400 	mov	x0, #0x20                  	// #32
    40005ab8:	f2a1c400 	movk	x0, #0xe20, lsl #16
    40005abc:	8b000020 	add	x0, x1, x0
    40005ac0:	d37ef400 	lsl	x0, x0, #2
    40005ac4:	b9400000 	ldr	w0, [x0]
    40005ac8:	910043ff 	add	sp, sp, #0x10
    40005acc:	d65f03c0 	ret

0000000040005ad0 <GICV3_GICD_IGROUPR_write>:
								   GICD_IGROUPR_VALUE_STRUCT_NAME,
								   GICV3_DISTRIBUTOR_BASE, GICD_IGROUPR_OFFSET);

MMIO_DECLARE_REG32_SETTER_N_OFFSET(GICV3, GICD_IGROUPR,
    40005ad0:	d10043ff 	sub	sp, sp, #0x10
    40005ad4:	f90007e0 	str	x0, [sp, #8]
    40005ad8:	b90003e1 	str	w1, [sp]
    40005adc:	f94007e1 	ldr	x1, [sp, #8]
    40005ae0:	d2800400 	mov	x0, #0x20                  	// #32
    40005ae4:	f2a1c400 	movk	x0, #0xe20, lsl #16
    40005ae8:	8b000020 	add	x0, x1, x0
    40005aec:	d37ef400 	lsl	x0, x0, #2
    40005af0:	aa0003e1 	mov	x1, x0
    40005af4:	b94003e0 	ldr	w0, [sp]
    40005af8:	b9000020 	str	w0, [x1]
    40005afc:	910043ff 	add	sp, sp, #0x10
    40005b00:	d65f03c0 	ret

0000000040005b04 <GICV3_GICD_IGROUPR_BF_set>:
	return (bool)((r.val >> bit) & 1UL);
}

static inline void GICV3_GICD_IGROUPR_BF_set(GICD_IGROUPR_VALUE_STRUCT_NAME *r,
											 uint32 bit, bool v)
{
    40005b04:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40005b08:	910003fd 	mov	x29, sp
    40005b0c:	f9001fe0 	str	x0, [sp, #56]
    40005b10:	b90037e1 	str	w1, [sp, #52]
    40005b14:	3900cfe2 	strb	w2, [sp, #51]
	if (bit > 31) PANIC("GICD_IGROUPR: bit index must be <= 31");
    40005b18:	b94037e0 	ldr	w0, [sp, #52]
    40005b1c:	71007c1f 	cmp	w0, #0x1f
    40005b20:	54000289 	b.ls	40005b70 <GICV3_GICD_IGROUPR_BF_set+0x6c>  // b.plast
    40005b24:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005b28:	91024000 	add	x0, x0, #0x90
    40005b2c:	f90023e0 	str	x0, [sp, #64]
    40005b30:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005b34:	9102e000 	add	x0, x0, #0xb8
    40005b38:	f90027e0 	str	x0, [sp, #72]
    40005b3c:	528004e0 	mov	w0, #0x27                  	// #39
    40005b40:	b90053e0 	str	w0, [sp, #80]
    40005b44:	b90057ff 	str	wzr, [sp, #84]
    40005b48:	52800040 	mov	w0, #0x2                   	// #2
    40005b4c:	b9005be0 	str	w0, [sp, #88]
    40005b50:	910043e0 	add	x0, sp, #0x10
    40005b54:	910103e1 	add	x1, sp, #0x40
    40005b58:	3dc0003e 	ldr	q30, [x1]
    40005b5c:	3dc0043f 	ldr	q31, [x1, #16]
    40005b60:	3d80001e 	str	q30, [x0]
    40005b64:	3d80041f 	str	q31, [x0, #16]
    40005b68:	910043e0 	add	x0, sp, #0x10
    40005b6c:	97fffe93 	bl	400055b8 <set_and_throw_panic>

	r->val = (r->val & ~(1UL << bit)) | (((uint32)v & 1UL) << bit);
    40005b70:	f9401fe0 	ldr	x0, [sp, #56]
    40005b74:	b9400001 	ldr	w1, [x0]
    40005b78:	b94037e0 	ldr	w0, [sp, #52]
    40005b7c:	d2800022 	mov	x2, #0x1                   	// #1
    40005b80:	9ac02040 	lsl	x0, x2, x0
    40005b84:	2a2003e0 	mvn	w0, w0
    40005b88:	0a000020 	and	w0, w1, w0
    40005b8c:	3940cfe2 	ldrb	w2, [sp, #51]
    40005b90:	b94037e1 	ldr	w1, [sp, #52]
    40005b94:	9ac12041 	lsl	x1, x2, x1
    40005b98:	2a010001 	orr	w1, w0, w1
    40005b9c:	f9401fe0 	ldr	x0, [sp, #56]
    40005ba0:	b9000001 	str	w1, [x0]
    40005ba4:	d503201f 	nop
    40005ba8:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40005bac:	d65f03c0 	ret

0000000040005bb0 <GICV3_GICD_TYPER_read>:

#define GICD_TYPER_VALUE_STRUCT_NAME GicdTyper

MMIO_DECLARE_REG32_VALUE_STRUCT(GICD_TYPER_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER(GICV3, GICD_TYPER, GICD_TYPER_VALUE_STRUCT_NAME,
    40005bb0:	d2800080 	mov	x0, #0x4                   	// #4
    40005bb4:	f2a71000 	movk	x0, #0x3880, lsl #16
    40005bb8:	b9400000 	ldr	w0, [x0]
    40005bbc:	d65f03c0 	ret

0000000040005bc0 <GICV3_GICD_TYPER_BF_get_ITLinesNumber>:

/* ================= Bits [4:0] ================= */
/* ITLinesNumber */
#define ITLinesNumber_SHIFT 0
#define ITLinesNumber_MASK (0x1FUL << ITLinesNumber_SHIFT)
GICD_TYPER_DECLARE_BIT_FIELD_GETTER(ITLinesNumber, uint8);
    40005bc0:	d10043ff 	sub	sp, sp, #0x10
    40005bc4:	b9000be0 	str	w0, [sp, #8]
    40005bc8:	b9400be0 	ldr	w0, [sp, #8]
    40005bcc:	12001c00 	and	w0, w0, #0xff
    40005bd0:	12001000 	and	w0, w0, #0x1f
    40005bd4:	12001c00 	and	w0, w0, #0xff
    40005bd8:	910043ff 	add	sp, sp, #0x10
    40005bdc:	d65f03c0 	ret

0000000040005be0 <GICV3_GICD_ICFGR_read>:

#define GICD_ICFGR_VALUE_STRUCT_NAME GicdIcfgr

MMIO_DECLARE_REG32_VALUE_STRUCT(GICD_ICFGR_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_N_OFFSET(GICV3, GICD_ICFGR,
    40005be0:	d10043ff 	sub	sp, sp, #0x10
    40005be4:	f90007e0 	str	x0, [sp, #8]
    40005be8:	f94007e1 	ldr	x1, [sp, #8]
    40005bec:	d2806000 	mov	x0, #0x300                 	// #768
    40005bf0:	f2a1c400 	movk	x0, #0xe20, lsl #16
    40005bf4:	8b000020 	add	x0, x1, x0
    40005bf8:	d37ef400 	lsl	x0, x0, #2
    40005bfc:	b9400000 	ldr	w0, [x0]
    40005c00:	910043ff 	add	sp, sp, #0x10
    40005c04:	d65f03c0 	ret

0000000040005c08 <GICV3_GICD_ICFGR_write>:
								   GICD_ICFGR_VALUE_STRUCT_NAME,
								   GICV3_DISTRIBUTOR_BASE, GICD_ICFGR_OFFSET);

MMIO_DECLARE_REG32_SETTER_N_OFFSET(GICV3, GICD_ICFGR,
    40005c08:	d10043ff 	sub	sp, sp, #0x10
    40005c0c:	f90007e0 	str	x0, [sp, #8]
    40005c10:	b90003e1 	str	w1, [sp]
    40005c14:	f94007e1 	ldr	x1, [sp, #8]
    40005c18:	d2806000 	mov	x0, #0x300                 	// #768
    40005c1c:	f2a1c400 	movk	x0, #0xe20, lsl #16
    40005c20:	8b000020 	add	x0, x1, x0
    40005c24:	d37ef400 	lsl	x0, x0, #2
    40005c28:	aa0003e1 	mov	x1, x0
    40005c2c:	b94003e0 	ldr	w0, [sp]
    40005c30:	b9000020 	str	w0, [x1]
    40005c34:	910043ff 	add	sp, sp, #0x10
    40005c38:	d65f03c0 	ret

0000000040005c3c <GICV3_GICD_ICFGR_BF_set>:
	return (uint8)((r.val >> shift) & 0x3UL);
}

static inline void GICV3_GICD_ICFGR_BF_set(GICD_ICFGR_VALUE_STRUCT_NAME *r,
										   size_t slot, uint8 v)
{
    40005c3c:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    40005c40:	910003fd 	mov	x29, sp
    40005c44:	f90027e0 	str	x0, [sp, #72]
    40005c48:	f90023e1 	str	x1, [sp, #64]
    40005c4c:	3900ffe2 	strb	w2, [sp, #63]
	if (slot > 15) PANIC("GICD_ICFGR: slot must be <= 15");
    40005c50:	f94023e0 	ldr	x0, [sp, #64]
    40005c54:	f1003c1f 	cmp	x0, #0xf
    40005c58:	54000289 	b.ls	40005ca8 <GICV3_GICD_ICFGR_BF_set+0x6c>  // b.plast
    40005c5c:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005c60:	9103e000 	add	x0, x0, #0xf8
    40005c64:	f9002fe0 	str	x0, [sp, #88]
    40005c68:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005c6c:	91046000 	add	x0, x0, #0x118
    40005c70:	f90033e0 	str	x0, [sp, #96]
    40005c74:	52800520 	mov	w0, #0x29                  	// #41
    40005c78:	b9006be0 	str	w0, [sp, #104]
    40005c7c:	b9006fff 	str	wzr, [sp, #108]
    40005c80:	52800040 	mov	w0, #0x2                   	// #2
    40005c84:	b90073e0 	str	w0, [sp, #112]
    40005c88:	910043e0 	add	x0, sp, #0x10
    40005c8c:	910163e1 	add	x1, sp, #0x58
    40005c90:	3dc0003e 	ldr	q30, [x1]
    40005c94:	3dc0043f 	ldr	q31, [x1, #16]
    40005c98:	3d80001e 	str	q30, [x0]
    40005c9c:	3d80041f 	str	q31, [x0, #16]
    40005ca0:	910043e0 	add	x0, sp, #0x10
    40005ca4:	97fffe45 	bl	400055b8 <set_and_throw_panic>
	if (v != 0b10 && v != 0b00) PANIC("GICD_ICFGR: value must be 0b10 or 0b00");
    40005ca8:	3940ffe0 	ldrb	w0, [sp, #63]
    40005cac:	7100081f 	cmp	w0, #0x2
    40005cb0:	540002e0 	b.eq	40005d0c <GICV3_GICD_ICFGR_BF_set+0xd0>  // b.none
    40005cb4:	3940ffe0 	ldrb	w0, [sp, #63]
    40005cb8:	7100001f 	cmp	w0, #0x0
    40005cbc:	54000280 	b.eq	40005d0c <GICV3_GICD_ICFGR_BF_set+0xd0>  // b.none
    40005cc0:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005cc4:	91056000 	add	x0, x0, #0x158
    40005cc8:	f9002fe0 	str	x0, [sp, #88]
    40005ccc:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005cd0:	91046000 	add	x0, x0, #0x118
    40005cd4:	f90033e0 	str	x0, [sp, #96]
    40005cd8:	52800540 	mov	w0, #0x2a                  	// #42
    40005cdc:	b9006be0 	str	w0, [sp, #104]
    40005ce0:	b9006fff 	str	wzr, [sp, #108]
    40005ce4:	52800040 	mov	w0, #0x2                   	// #2
    40005ce8:	b90073e0 	str	w0, [sp, #112]
    40005cec:	910043e0 	add	x0, sp, #0x10
    40005cf0:	910163e1 	add	x1, sp, #0x58
    40005cf4:	3dc0003e 	ldr	q30, [x1]
    40005cf8:	3dc0043f 	ldr	q31, [x1, #16]
    40005cfc:	3d80001e 	str	q30, [x0]
    40005d00:	3d80041f 	str	q31, [x0, #16]
    40005d04:	910043e0 	add	x0, sp, #0x10
    40005d08:	97fffe2c 	bl	400055b8 <set_and_throw_panic>

	uint32 shift = (slot * 2);
    40005d0c:	f94023e0 	ldr	x0, [sp, #64]
    40005d10:	0b000000 	add	w0, w0, w0
    40005d14:	b9007fe0 	str	w0, [sp, #124]

	r->val = (r->val & ~(0x3UL << shift)) | (((uint32)v & 0x3UL) << shift);
    40005d18:	f94027e0 	ldr	x0, [sp, #72]
    40005d1c:	b9400001 	ldr	w1, [x0]
    40005d20:	b9407fe0 	ldr	w0, [sp, #124]
    40005d24:	d2800062 	mov	x2, #0x3                   	// #3
    40005d28:	9ac02040 	lsl	x0, x2, x0
    40005d2c:	2a2003e0 	mvn	w0, w0
    40005d30:	0a000020 	and	w0, w1, w0
    40005d34:	3940ffe1 	ldrb	w1, [sp, #63]
    40005d38:	92400422 	and	x2, x1, #0x3
    40005d3c:	b9407fe1 	ldr	w1, [sp, #124]
    40005d40:	9ac12041 	lsl	x1, x2, x1
    40005d44:	2a010001 	orr	w1, w0, w1
    40005d48:	f94027e0 	ldr	x0, [sp, #72]
    40005d4c:	b9000001 	str	w1, [x0]
    40005d50:	d503201f 	nop
    40005d54:	a8c87bfd 	ldp	x29, x30, [sp], #128
    40005d58:	d65f03c0 	ret

0000000040005d5c <GICV3_GICD_IPRIORITYR_read>:

#define GICD_IPRIORITYR_VALUE_STRUCT_NAME GicdIpriority

MMIO_DECLARE_REG32_VALUE_STRUCT(GICD_IPRIORITYR_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_N_OFFSET(GICV3, GICD_IPRIORITYR,
    40005d5c:	d10043ff 	sub	sp, sp, #0x10
    40005d60:	f90007e0 	str	x0, [sp, #8]
    40005d64:	f94007e1 	ldr	x1, [sp, #8]
    40005d68:	d2802000 	mov	x0, #0x100                 	// #256
    40005d6c:	f2a1c400 	movk	x0, #0xe20, lsl #16
    40005d70:	8b000020 	add	x0, x1, x0
    40005d74:	d37ef400 	lsl	x0, x0, #2
    40005d78:	b9400000 	ldr	w0, [x0]
    40005d7c:	910043ff 	add	sp, sp, #0x10
    40005d80:	d65f03c0 	ret

0000000040005d84 <GICV3_GICD_IPRIORITYR_write>:
								   GICD_IPRIORITYR_VALUE_STRUCT_NAME,
								   GICV3_DISTRIBUTOR_BASE,
								   GICD_IPRIORITYR_OFFSET);

MMIO_DECLARE_REG32_SETTER_N_OFFSET(GICV3, GICD_IPRIORITYR,
    40005d84:	d10043ff 	sub	sp, sp, #0x10
    40005d88:	f90007e0 	str	x0, [sp, #8]
    40005d8c:	b90003e1 	str	w1, [sp]
    40005d90:	f94007e1 	ldr	x1, [sp, #8]
    40005d94:	d2802000 	mov	x0, #0x100                 	// #256
    40005d98:	f2a1c400 	movk	x0, #0xe20, lsl #16
    40005d9c:	8b000020 	add	x0, x1, x0
    40005da0:	d37ef400 	lsl	x0, x0, #2
    40005da4:	aa0003e1 	mov	x1, x0
    40005da8:	b94003e0 	ldr	w0, [sp]
    40005dac:	b9000020 	str	w0, [x1]
    40005db0:	910043ff 	add	sp, sp, #0x10
    40005db4:	d65f03c0 	ret

0000000040005db8 <GICV3_GICD_IPRIORITYR_BF_set>:
	return (uint8)((r.val >> shift) & 0xFFUL);
}

static inline void GICV3_GICD_IPRIORITYR_BF_set(
	GICD_IPRIORITYR_VALUE_STRUCT_NAME *r, size_t byte_idx, uint8 priority)
{
    40005db8:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    40005dbc:	910003fd 	mov	x29, sp
    40005dc0:	f90027e0 	str	x0, [sp, #72]
    40005dc4:	f90023e1 	str	x1, [sp, #64]
    40005dc8:	3900ffe2 	strb	w2, [sp, #63]
	if (byte_idx > 3) PANIC("GICD_IPRIORITYR: byte_idx index must be <= 3");
    40005dcc:	f94023e0 	ldr	x0, [sp, #64]
    40005dd0:	f1000c1f 	cmp	x0, #0x3
    40005dd4:	54000289 	b.ls	40005e24 <GICV3_GICD_IPRIORITYR_BF_set+0x6c>  // b.plast
    40005dd8:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005ddc:	91060000 	add	x0, x0, #0x180
    40005de0:	f9002fe0 	str	x0, [sp, #88]
    40005de4:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005de8:	9106c000 	add	x0, x0, #0x1b0
    40005dec:	f90033e0 	str	x0, [sp, #96]
    40005df0:	52800560 	mov	w0, #0x2b                  	// #43
    40005df4:	b9006be0 	str	w0, [sp, #104]
    40005df8:	b9006fff 	str	wzr, [sp, #108]
    40005dfc:	52800040 	mov	w0, #0x2                   	// #2
    40005e00:	b90073e0 	str	w0, [sp, #112]
    40005e04:	910043e0 	add	x0, sp, #0x10
    40005e08:	910163e1 	add	x1, sp, #0x58
    40005e0c:	3dc0003e 	ldr	q30, [x1]
    40005e10:	3dc0043f 	ldr	q31, [x1, #16]
    40005e14:	3d80001e 	str	q30, [x0]
    40005e18:	3d80041f 	str	q31, [x0, #16]
    40005e1c:	910043e0 	add	x0, sp, #0x10
    40005e20:	97fffde6 	bl	400055b8 <set_and_throw_panic>

	uint32 shift = (byte_idx * 8);
    40005e24:	f94023e0 	ldr	x0, [sp, #64]
    40005e28:	531d7000 	lsl	w0, w0, #3
    40005e2c:	b9007fe0 	str	w0, [sp, #124]

	r->val =
		(r->val & ~(0xFFUL << shift)) | (((uint32)priority & 0xFFUL) << shift);
    40005e30:	f94027e0 	ldr	x0, [sp, #72]
    40005e34:	b9400001 	ldr	w1, [x0]
    40005e38:	b9407fe0 	ldr	w0, [sp, #124]
    40005e3c:	d2801fe2 	mov	x2, #0xff                  	// #255
    40005e40:	9ac02040 	lsl	x0, x2, x0
    40005e44:	2a2003e0 	mvn	w0, w0
    40005e48:	0a000020 	and	w0, w1, w0
    40005e4c:	3940ffe2 	ldrb	w2, [sp, #63]
    40005e50:	b9407fe1 	ldr	w1, [sp, #124]
    40005e54:	9ac12041 	lsl	x1, x2, x1
    40005e58:	2a010001 	orr	w1, w0, w1
	r->val =
    40005e5c:	f94027e0 	ldr	x0, [sp, #72]
    40005e60:	b9000001 	str	w1, [x0]
    40005e64:	d503201f 	nop
    40005e68:	a8c87bfd 	ldp	x29, x30, [sp], #128
    40005e6c:	d65f03c0 	ret

0000000040005e70 <GICV3_GICD_IROUTER_write>:

MMIO_DECLARE_REG64_GETTER_N_OFFSET(GICV3, GICD_IROUTER,
								   GICD_IROUTER_VALUE_STRUCT_NAME,
								   GICV3_DISTRIBUTOR_BASE, GICD_IROUTER_OFFSET);

MMIO_DECLARE_REG64_SETTER_N_OFFSET(GICV3, GICD_IROUTER,
    40005e70:	d10043ff 	sub	sp, sp, #0x10
    40005e74:	f90007e0 	str	x0, [sp, #8]
    40005e78:	f90003e1 	str	x1, [sp]
    40005e7c:	f94007e1 	ldr	x1, [sp, #8]
    40005e80:	d2818000 	mov	x0, #0xc00                 	// #3072
    40005e84:	f2a0e200 	movk	x0, #0x710, lsl #16
    40005e88:	8b000020 	add	x0, x1, x0
    40005e8c:	d37df000 	lsl	x0, x0, #3
    40005e90:	aa0003e1 	mov	x1, x0
    40005e94:	f94003e0 	ldr	x0, [sp]
    40005e98:	f9000020 	str	x0, [x1]
    40005e9c:	910043ff 	add	sp, sp, #0x10
    40005ea0:	d65f03c0 	ret

0000000040005ea4 <GICV3_GICD_IROUTER_BF_set_Aff3>:
								  bf_name##_SHIFT, bf_name##_MASK)

// Aff3 39:32
#define Aff3_SHIFT 32
#define Aff3_MASK (0xFFUL << Aff3_SHIFT)
GICD_IROUTER_DECLARE_BIT_FIELD_FNS(Aff3, uint8);
    40005ea4:	d10043ff 	sub	sp, sp, #0x10
    40005ea8:	f90007e0 	str	x0, [sp, #8]
    40005eac:	39001fe1 	strb	w1, [sp, #7]
    40005eb0:	f94007e0 	ldr	x0, [sp, #8]
    40005eb4:	f9400000 	ldr	x0, [x0]
    40005eb8:	9258dc01 	and	x1, x0, #0xffffff00ffffffff
    40005ebc:	39401fe0 	ldrb	w0, [sp, #7]
    40005ec0:	d3607c00 	lsl	x0, x0, #32
    40005ec4:	92601c00 	and	x0, x0, #0xff00000000
    40005ec8:	aa000021 	orr	x1, x1, x0
    40005ecc:	f94007e0 	ldr	x0, [sp, #8]
    40005ed0:	f9000001 	str	x1, [x0]
    40005ed4:	910043ff 	add	sp, sp, #0x10
    40005ed8:	d65f03c0 	ret

0000000040005edc <GICV3_GICD_IROUTER_BF_set_Interrupt_Routing_Mode>:

// Interrupt_Routing_Mode 31
#define Interrupt_Routing_Mode_SHIFT 31
#define Interrupt_Routing_Mode_MASK (1UL << Interrupt_Routing_Mode_SHIFT)
GICD_IROUTER_DECLARE_BIT_FIELD_FNS(Interrupt_Routing_Mode, bool);
    40005edc:	d10043ff 	sub	sp, sp, #0x10
    40005ee0:	f90007e0 	str	x0, [sp, #8]
    40005ee4:	39001fe1 	strb	w1, [sp, #7]
    40005ee8:	f94007e0 	ldr	x0, [sp, #8]
    40005eec:	f9400000 	ldr	x0, [x0]
    40005ef0:	9260f801 	and	x1, x0, #0xffffffff7fffffff
    40005ef4:	39401fe0 	ldrb	w0, [sp, #7]
    40005ef8:	d3618000 	lsl	x0, x0, #31
    40005efc:	92407c00 	and	x0, x0, #0xffffffff
    40005f00:	aa000021 	orr	x1, x1, x0
    40005f04:	f94007e0 	ldr	x0, [sp, #8]
    40005f08:	f9000001 	str	x1, [x0]
    40005f0c:	910043ff 	add	sp, sp, #0x10
    40005f10:	d65f03c0 	ret

0000000040005f14 <GICV3_GICD_IROUTER_BF_set_Aff2>:

// Aff2 23:16
#define Aff2_SHIFT 16
#define Aff2_MASK (0xFFUL << Aff2_SHIFT)
GICD_IROUTER_DECLARE_BIT_FIELD_FNS(Aff2, uint8);
    40005f14:	d10043ff 	sub	sp, sp, #0x10
    40005f18:	f90007e0 	str	x0, [sp, #8]
    40005f1c:	39001fe1 	strb	w1, [sp, #7]
    40005f20:	f94007e0 	ldr	x0, [sp, #8]
    40005f24:	f9400000 	ldr	x0, [x0]
    40005f28:	9268dc01 	and	x1, x0, #0xffffffffff00ffff
    40005f2c:	39401fe0 	ldrb	w0, [sp, #7]
    40005f30:	d370bc00 	lsl	x0, x0, #16
    40005f34:	92701c00 	and	x0, x0, #0xff0000
    40005f38:	aa000021 	orr	x1, x1, x0
    40005f3c:	f94007e0 	ldr	x0, [sp, #8]
    40005f40:	f9000001 	str	x1, [x0]
    40005f44:	910043ff 	add	sp, sp, #0x10
    40005f48:	d65f03c0 	ret

0000000040005f4c <GICV3_GICD_IROUTER_BF_set_Aff1>:

// Aff1 15:8
#define Aff1_SHIFT 8
#define Aff1_MASK (0xFFUL << Aff1_SHIFT)
GICD_IROUTER_DECLARE_BIT_FIELD_FNS(Aff1, uint8);
    40005f4c:	d10043ff 	sub	sp, sp, #0x10
    40005f50:	f90007e0 	str	x0, [sp, #8]
    40005f54:	39001fe1 	strb	w1, [sp, #7]
    40005f58:	f94007e0 	ldr	x0, [sp, #8]
    40005f5c:	f9400000 	ldr	x0, [x0]
    40005f60:	9270dc01 	and	x1, x0, #0xffffffffffff00ff
    40005f64:	39401fe0 	ldrb	w0, [sp, #7]
    40005f68:	d378dc00 	lsl	x0, x0, #8
    40005f6c:	92403c00 	and	x0, x0, #0xffff
    40005f70:	aa000021 	orr	x1, x1, x0
    40005f74:	f94007e0 	ldr	x0, [sp, #8]
    40005f78:	f9000001 	str	x1, [x0]
    40005f7c:	910043ff 	add	sp, sp, #0x10
    40005f80:	d65f03c0 	ret

0000000040005f84 <GICV3_GICD_IROUTER_BF_set_Aff0>:

// Aff0 7:0
#define Aff0_SHIFT 0
#define Aff0_MASK (0xFFUL << Aff0_SHIFT)
    40005f84:	d10043ff 	sub	sp, sp, #0x10
    40005f88:	f90007e0 	str	x0, [sp, #8]
    40005f8c:	39001fe1 	strb	w1, [sp, #7]
    40005f90:	f94007e0 	ldr	x0, [sp, #8]
    40005f94:	f9400000 	ldr	x0, [x0]
    40005f98:	9278dc01 	and	x1, x0, #0xffffffffffffff00
    40005f9c:	39401fe0 	ldrb	w0, [sp, #7]
    40005fa0:	aa000021 	orr	x1, x1, x0
    40005fa4:	f94007e0 	ldr	x0, [sp, #8]
    40005fa8:	f9000001 	str	x1, [x0]
    40005fac:	910043ff 	add	sp, sp, #0x10
    40005fb0:	d65f03c0 	ret

0000000040005fb4 <GICV3_GICD_ISENABLER_set_bit>:
#include "gicv3_map.h"

#define GICD_ISENABLER_OFFSET(n) (0x100UL + (4UL * n))

static inline void GICV3_GICD_ISENABLER_set_bit(uint32 n, uint32 bit)
{
    40005fb4:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40005fb8:	910003fd 	mov	x29, sp
    40005fbc:	b9003fe0 	str	w0, [sp, #60]
    40005fc0:	b9003be1 	str	w1, [sp, #56]
	if (bit > 31) PANIC("GICD_ISENABLER: bit must be <= 31");
    40005fc4:	b9403be0 	ldr	w0, [sp, #56]
    40005fc8:	71007c1f 	cmp	w0, #0x1f
    40005fcc:	54000289 	b.ls	4000601c <GICV3_GICD_ISENABLER_set_bit+0x68>  // b.plast
    40005fd0:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005fd4:	9107c000 	add	x0, x0, #0x1f0
    40005fd8:	f90023e0 	str	x0, [sp, #64]
    40005fdc:	b0000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40005fe0:	91086000 	add	x0, x0, #0x218
    40005fe4:	f90027e0 	str	x0, [sp, #72]
    40005fe8:	52800240 	mov	w0, #0x12                  	// #18
    40005fec:	b90053e0 	str	w0, [sp, #80]
    40005ff0:	b90057ff 	str	wzr, [sp, #84]
    40005ff4:	52800040 	mov	w0, #0x2                   	// #2
    40005ff8:	b9005be0 	str	w0, [sp, #88]
    40005ffc:	910043e0 	add	x0, sp, #0x10
    40006000:	910103e1 	add	x1, sp, #0x40
    40006004:	3dc0003e 	ldr	q30, [x1]
    40006008:	3dc0043f 	ldr	q31, [x1, #16]
    4000600c:	3d80001e 	str	q30, [x0]
    40006010:	3d80041f 	str	q31, [x0, #16]
    40006014:	910043e0 	add	x0, sp, #0x10
    40006018:	97fffd68 	bl	400055b8 <set_and_throw_panic>

	*((reg32_ptr)(GICV3_DISTRIBUTOR_BASE + GICD_ISENABLER_OFFSET(n))) =
		(1UL << bit);
    4000601c:	b9403be0 	ldr	w0, [sp, #56]
    40006020:	d2800021 	mov	x1, #0x1                   	// #1
    40006024:	9ac02022 	lsl	x2, x1, x0
	*((reg32_ptr)(GICV3_DISTRIBUTOR_BASE + GICD_ISENABLER_OFFSET(n))) =
    40006028:	b9403fe1 	ldr	w1, [sp, #60]
    4000602c:	d2800800 	mov	x0, #0x40                  	// #64
    40006030:	f2a1c400 	movk	x0, #0xe20, lsl #16
    40006034:	8b000020 	add	x0, x1, x0
    40006038:	d37ef400 	lsl	x0, x0, #2
    4000603c:	2a0203e1 	mov	w1, w2
    40006040:	b9000001 	str	w1, [x0]
    40006044:	d503201f 	nop
    40006048:	a8c67bfd 	ldp	x29, x30, [sp], #96
    4000604c:	d65f03c0 	ret

0000000040006050 <GICV3_GICR_WAKER_read>:

#define GICR_WAKER_VALUE_STRUCT_NAME GicrWaker

MMIO_DECLARE_REG32_VALUE_STRUCT(GICR_WAKER_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_N_BASE(GICV3, GICR_WAKER,
    40006050:	d10043ff 	sub	sp, sp, #0x10
    40006054:	f90007e0 	str	x0, [sp, #8]
    40006058:	f94007e0 	ldr	x0, [sp, #8]
    4000605c:	d36fb801 	lsl	x1, x0, #17
    40006060:	d2800280 	mov	x0, #0x14                  	// #20
    40006064:	f2a71100 	movk	x0, #0x3888, lsl #16
    40006068:	8b000020 	add	x0, x1, x0
    4000606c:	b9400000 	ldr	w0, [x0]
    40006070:	910043ff 	add	sp, sp, #0x10
    40006074:	d65f03c0 	ret

0000000040006078 <GICV3_GICR_WAKER_write>:
								 GICR_WAKER_VALUE_STRUCT_NAME,
								 GICV3_REDISTRIBUTOR_N_BASE, GICR_WAKER_OFFSET);
MMIO_DECLARE_REG32_SETTER_N_BASE(GICV3, GICR_WAKER,
    40006078:	d10043ff 	sub	sp, sp, #0x10
    4000607c:	f90007e0 	str	x0, [sp, #8]
    40006080:	b90003e1 	str	w1, [sp]
    40006084:	f94007e0 	ldr	x0, [sp, #8]
    40006088:	d36fb801 	lsl	x1, x0, #17
    4000608c:	d2800280 	mov	x0, #0x14                  	// #20
    40006090:	f2a71100 	movk	x0, #0x3888, lsl #16
    40006094:	8b000020 	add	x0, x1, x0
    40006098:	aa0003e1 	mov	x1, x0
    4000609c:	b94003e0 	ldr	w0, [sp]
    400060a0:	b9000020 	str	w0, [x1]
    400060a4:	910043ff 	add	sp, sp, #0x10
    400060a8:	d65f03c0 	ret

00000000400060ac <GICV3_GICR_WAKER_BF_get_ChildrenAsleep>:
GICR_WAKER_DECLARE_BIT_FIELD_GETTER(GICR_WAKER_BIT31, bool);

// ChildrenAsleep 2
#define ChildrenAsleep_SHIFT 2
#define ChildrenAsleep_MASK (1UL << ChildrenAsleep_SHIFT)
GICR_WAKER_DECLARE_BIT_FIELD_GETTER(ChildrenAsleep, bool);
    400060ac:	d10043ff 	sub	sp, sp, #0x10
    400060b0:	b9000be0 	str	w0, [sp, #8]
    400060b4:	b9400be0 	ldr	w0, [sp, #8]
    400060b8:	121e0000 	and	w0, w0, #0x4
    400060bc:	7100001f 	cmp	w0, #0x0
    400060c0:	1a9f07e0 	cset	w0, ne	// ne = any
    400060c4:	12001c00 	and	w0, w0, #0xff
    400060c8:	910043ff 	add	sp, sp, #0x10
    400060cc:	d65f03c0 	ret

00000000400060d0 <GICV3_GICR_WAKER_BF_set_ProcessorSleep>:

// ProcessorSleep
#define ProcessorSleep_SHIFT 1
#define ProcessorSleep_MASK (1UL << ProcessorSleep_SHIFT)
GICR_WAKER_DECLARE_BIT_FIELD_GETTER(ProcessorSleep, bool);
    400060d0:	d10043ff 	sub	sp, sp, #0x10
    400060d4:	f90007e0 	str	x0, [sp, #8]
    400060d8:	39001fe1 	strb	w1, [sp, #7]
    400060dc:	f94007e0 	ldr	x0, [sp, #8]
    400060e0:	b9400000 	ldr	w0, [x0]
    400060e4:	121e7801 	and	w1, w0, #0xfffffffd
    400060e8:	39401fe0 	ldrb	w0, [sp, #7]
    400060ec:	0b000000 	add	w0, w0, w0
    400060f0:	121f0000 	and	w0, w0, #0x2
    400060f4:	2a000021 	orr	w1, w1, w0
    400060f8:	f94007e0 	ldr	x0, [sp, #8]
    400060fc:	b9000001 	str	w1, [x0]
    40006100:	910043ff 	add	sp, sp, #0x10
    40006104:	d65f03c0 	ret

0000000040006108 <GICV3_arm_interface_enable>:
extern void GICV3_ARM_ICC_SRE_EL1_write(uint64 v);
extern void GICV3_ARM_ICC_PMR_EL1_write(uint64 v);
extern void GICV3_ARM_ICC_IGRPEN1_EL1_EL1_write(uint64 v);

static inline void GICV3_arm_interface_enable(void)
{
    40006108:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000610c:	910003fd 	mov	x29, sp
	// Enable system register interface
	GICV3_ARM_ICC_SRE_EL1_write(1);
    40006110:	d2800020 	mov	x0, #0x1                   	// #1
    40006114:	97fff4f3 	bl	400034e0 <GICV3_ARM_ICC_SRE_EL1_write>
	GICV3_ARM_ICC_PMR_EL1_write(0xFF);
    40006118:	d2801fe0 	mov	x0, #0xff                  	// #255
    4000611c:	97fff4f4 	bl	400034ec <GICV3_ARM_ICC_PMR_EL1_write>
	GICV3_ARM_ICC_IGRPEN1_EL1_EL1_write(1);
    40006120:	d2800020 	mov	x0, #0x1                   	// #1
    40006124:	97fff4f5 	bl	400034f8 <GICV3_ARM_ICC_IGRPEN1_EL1_EL1_write>
}
    40006128:	d503201f 	nop
    4000612c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006130:	d65f03c0 	ret

0000000040006134 <GICV3_validate_spi_id>:

/// If irq number is not valid panics
static void GICV3_validate_spi_id(uint32 intid)
{
    40006134:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    40006138:	910003fd 	mov	x29, sp
    4000613c:	b9003fe0 	str	w0, [sp, #60]
	GicdTyper typer = GICV3_GICD_TYPER_read();
    40006140:	97fffe9c 	bl	40005bb0 <GICV3_GICD_TYPER_read>
    40006144:	b90063e0 	str	w0, [sp, #96]
	uint32 itlines = (uint32)GICV3_GICD_TYPER_BF_get_ITLinesNumber(typer);
    40006148:	b94063e0 	ldr	w0, [sp, #96]
    4000614c:	97fffe9d 	bl	40005bc0 <GICV3_GICD_TYPER_BF_get_ITLinesNumber>
    40006150:	12001c00 	and	w0, w0, #0xff
    40006154:	b9006fe0 	str	w0, [sp, #108]

	uint32 max_spi = (32 * (itlines + 1)) - 1;
    40006158:	b9406fe0 	ldr	w0, [sp, #108]
    4000615c:	531b6800 	lsl	w0, w0, #5
    40006160:	11007c00 	add	w0, w0, #0x1f
    40006164:	b9006be0 	str	w0, [sp, #104]

	if (intid < 32 || intid > max_spi) PANIC("Invalid SPI INTID");
    40006168:	b9403fe0 	ldr	w0, [sp, #60]
    4000616c:	71007c1f 	cmp	w0, #0x1f
    40006170:	540000a9 	b.ls	40006184 <GICV3_validate_spi_id+0x50>  // b.plast
    40006174:	b9403fe1 	ldr	w1, [sp, #60]
    40006178:	b9406be0 	ldr	w0, [sp, #104]
    4000617c:	6b00003f 	cmp	w1, w0
    40006180:	54000289 	b.ls	400061d0 <GICV3_validate_spi_id+0x9c>  // b.plast
    40006184:	90000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40006188:	91096000 	add	x0, x0, #0x258
    4000618c:	f90023e0 	str	x0, [sp, #64]
    40006190:	90000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40006194:	9109c000 	add	x0, x0, #0x270
    40006198:	f90027e0 	str	x0, [sp, #72]
    4000619c:	528004a0 	mov	w0, #0x25                  	// #37
    400061a0:	b90053e0 	str	w0, [sp, #80]
    400061a4:	b90057ff 	str	wzr, [sp, #84]
    400061a8:	52800040 	mov	w0, #0x2                   	// #2
    400061ac:	b9005be0 	str	w0, [sp, #88]
    400061b0:	910043e0 	add	x0, sp, #0x10
    400061b4:	910103e1 	add	x1, sp, #0x40
    400061b8:	3dc0003e 	ldr	q30, [x1]
    400061bc:	3dc0043f 	ldr	q31, [x1, #16]
    400061c0:	3d80001e 	str	q30, [x0]
    400061c4:	3d80041f 	str	q31, [x0, #16]
    400061c8:	910043e0 	add	x0, sp, #0x10
    400061cc:	97fffcfb 	bl	400055b8 <set_and_throw_panic>
}
    400061d0:	d503201f 	nop
    400061d4:	a8c77bfd 	ldp	x29, x30, [sp], #112
    400061d8:	d65f03c0 	ret

00000000400061dc <GICV3_set_spi_group1ns>:

void GICV3_set_spi_group1ns(imx8mp_irq irq, bool v)
{
    400061dc:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400061e0:	910003fd 	mov	x29, sp
    400061e4:	b9001fe0 	str	w0, [sp, #28]
    400061e8:	39006fe1 	strb	w1, [sp, #27]
	// imx8mp irqs start from 32 as 0..31 in the gic are reserved
	uint32 intid = irq + 32;
    400061ec:	b9401fe0 	ldr	w0, [sp, #28]
    400061f0:	11008000 	add	w0, w0, #0x20
    400061f4:	b9002fe0 	str	w0, [sp, #44]

	GICV3_validate_spi_id(intid);
    400061f8:	b9402fe0 	ldr	w0, [sp, #44]
    400061fc:	97ffffce 	bl	40006134 <GICV3_validate_spi_id>

	uint32 n = ((uint32)intid) / 32;
    40006200:	b9402fe0 	ldr	w0, [sp, #44]
    40006204:	53057c00 	lsr	w0, w0, #5
    40006208:	b9002be0 	str	w0, [sp, #40]
	uint32 bit = ((uint32)intid) % 32;
    4000620c:	b9402fe0 	ldr	w0, [sp, #44]
    40006210:	12001000 	and	w0, w0, #0x1f
    40006214:	b90027e0 	str	w0, [sp, #36]

	GicdIgroupr igroupr = GICV3_GICD_IGROUPR_read(n);
    40006218:	b9402be0 	ldr	w0, [sp, #40]
    4000621c:	97fffe23 	bl	40005aa8 <GICV3_GICD_IGROUPR_read>
    40006220:	b90023e0 	str	w0, [sp, #32]
	GICV3_GICD_IGROUPR_BF_set(&igroupr, bit, v);
    40006224:	910083e0 	add	x0, sp, #0x20
    40006228:	39406fe2 	ldrb	w2, [sp, #27]
    4000622c:	b94027e1 	ldr	w1, [sp, #36]
    40006230:	97fffe35 	bl	40005b04 <GICV3_GICD_IGROUPR_BF_set>
	GICV3_GICD_IGROUPR_write(n, igroupr);
    40006234:	b9402be0 	ldr	w0, [sp, #40]
    40006238:	b94023e1 	ldr	w1, [sp, #32]
    4000623c:	97fffe25 	bl	40005ad0 <GICV3_GICD_IGROUPR_write>
}
    40006240:	d503201f 	nop
    40006244:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006248:	d65f03c0 	ret

000000004000624c <GICV3_route_spi_to_cpu>:

void GICV3_route_spi_to_cpu(imx8mp_irq irq, ARM_cpu_affinity affinity)
{
    4000624c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40006250:	910003fd 	mov	x29, sp
    40006254:	b9001fe0 	str	w0, [sp, #28]
    40006258:	b9001be1 	str	w1, [sp, #24]
	uint32 intid = irq + 32;
    4000625c:	b9401fe0 	ldr	w0, [sp, #28]
    40006260:	11008000 	add	w0, w0, #0x20
    40006264:	b9002fe0 	str	w0, [sp, #44]

	GICV3_validate_spi_id(intid);
    40006268:	b9402fe0 	ldr	w0, [sp, #44]
    4000626c:	97ffffb2 	bl	40006134 <GICV3_validate_spi_id>

	GicdIrouter r = {0};
    40006270:	f90013ff 	str	xzr, [sp, #32]

	GICV3_GICD_IROUTER_BF_set_Interrupt_Routing_Mode(&r, false);
    40006274:	910083e0 	add	x0, sp, #0x20
    40006278:	52800001 	mov	w1, #0x0                   	// #0
    4000627c:	97ffff18 	bl	40005edc <GICV3_GICD_IROUTER_BF_set_Interrupt_Routing_Mode>

	GICV3_GICD_IROUTER_BF_set_Aff3(&r, affinity.aff3);
    40006280:	394063e1 	ldrb	w1, [sp, #24]
    40006284:	910083e0 	add	x0, sp, #0x20
    40006288:	97ffff07 	bl	40005ea4 <GICV3_GICD_IROUTER_BF_set_Aff3>
	GICV3_GICD_IROUTER_BF_set_Aff2(&r, affinity.aff2);
    4000628c:	394067e1 	ldrb	w1, [sp, #25]
    40006290:	910083e0 	add	x0, sp, #0x20
    40006294:	97ffff20 	bl	40005f14 <GICV3_GICD_IROUTER_BF_set_Aff2>
	GICV3_GICD_IROUTER_BF_set_Aff1(&r, affinity.aff1);
    40006298:	39406be1 	ldrb	w1, [sp, #26]
    4000629c:	910083e0 	add	x0, sp, #0x20
    400062a0:	97ffff2b 	bl	40005f4c <GICV3_GICD_IROUTER_BF_set_Aff1>
	GICV3_GICD_IROUTER_BF_set_Aff0(&r, affinity.aff0);
    400062a4:	39406fe1 	ldrb	w1, [sp, #27]
    400062a8:	910083e0 	add	x0, sp, #0x20
    400062ac:	97ffff36 	bl	40005f84 <GICV3_GICD_IROUTER_BF_set_Aff0>

	GICV3_GICD_IROUTER_write(intid, r);
    400062b0:	b9402fe0 	ldr	w0, [sp, #44]
    400062b4:	f94013e1 	ldr	x1, [sp, #32]
    400062b8:	97fffeee 	bl	40005e70 <GICV3_GICD_IROUTER_write>
}
    400062bc:	d503201f 	nop
    400062c0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400062c4:	d65f03c0 	ret

00000000400062c8 <GICV3_route_spi_to_self>:

void GICV3_route_spi_to_self(imx8mp_irq irq)
{
    400062c8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400062cc:	910003fd 	mov	x29, sp
    400062d0:	b9001fe0 	str	w0, [sp, #28]
	GICV3_route_spi_to_cpu(irq, ARM_get_cpu_affinity());
    400062d4:	97fff584 	bl	400038e4 <ARM_get_cpu_affinity>
    400062d8:	2a0003e1 	mov	w1, w0
    400062dc:	b9401fe0 	ldr	w0, [sp, #28]
    400062e0:	97ffffdb 	bl	4000624c <GICV3_route_spi_to_cpu>
}
    400062e4:	d503201f 	nop
    400062e8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400062ec:	d65f03c0 	ret

00000000400062f0 <GICV3_enable_spi>:

void GICV3_enable_spi(imx8mp_irq irq)
{
    400062f0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400062f4:	910003fd 	mov	x29, sp
    400062f8:	b9001fe0 	str	w0, [sp, #28]
	uint32 intid = irq + 32;
    400062fc:	b9401fe0 	ldr	w0, [sp, #28]
    40006300:	11008000 	add	w0, w0, #0x20
    40006304:	b9002fe0 	str	w0, [sp, #44]

	GICV3_validate_spi_id(intid);
    40006308:	b9402fe0 	ldr	w0, [sp, #44]
    4000630c:	97ffff8a 	bl	40006134 <GICV3_validate_spi_id>

	uint32 n = ((uint32)intid) / 32;
    40006310:	b9402fe0 	ldr	w0, [sp, #44]
    40006314:	53057c00 	lsr	w0, w0, #5
    40006318:	b9002be0 	str	w0, [sp, #40]
	uint32 bit = ((uint32)intid) % 32;
    4000631c:	b9402fe0 	ldr	w0, [sp, #44]
    40006320:	12001000 	and	w0, w0, #0x1f
    40006324:	b90027e0 	str	w0, [sp, #36]

	GICV3_GICD_ISENABLER_set_bit(n, bit);
    40006328:	b94027e1 	ldr	w1, [sp, #36]
    4000632c:	b9402be0 	ldr	w0, [sp, #40]
    40006330:	97ffff21 	bl	40005fb4 <GICV3_GICD_ISENABLER_set_bit>
}
    40006334:	d503201f 	nop
    40006338:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000633c:	d65f03c0 	ret

0000000040006340 <GICV3_set_priority>:

void GICV3_set_priority(imx8mp_irq irq, uint8 priority)
{
    40006340:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40006344:	910003fd 	mov	x29, sp
    40006348:	b9001fe0 	str	w0, [sp, #28]
    4000634c:	39006fe1 	strb	w1, [sp, #27]
	uint32 intid = irq + 32;
    40006350:	b9401fe0 	ldr	w0, [sp, #28]
    40006354:	11008000 	add	w0, w0, #0x20
    40006358:	b9002fe0 	str	w0, [sp, #44]

	GICV3_validate_spi_id(intid);
    4000635c:	b9402fe0 	ldr	w0, [sp, #44]
    40006360:	97ffff75 	bl	40006134 <GICV3_validate_spi_id>

	uint32 n = ((uint32)intid) / 4;
    40006364:	b9402fe0 	ldr	w0, [sp, #44]
    40006368:	53027c00 	lsr	w0, w0, #2
    4000636c:	b9002be0 	str	w0, [sp, #40]
	uint32 byte_idx = ((uint32)intid) % 4;
    40006370:	b9402fe0 	ldr	w0, [sp, #44]
    40006374:	12000400 	and	w0, w0, #0x3
    40006378:	b90027e0 	str	w0, [sp, #36]

	GicdIpriority r = GICV3_GICD_IPRIORITYR_read(n);
    4000637c:	b9402be0 	ldr	w0, [sp, #40]
    40006380:	97fffe77 	bl	40005d5c <GICV3_GICD_IPRIORITYR_read>
    40006384:	b90023e0 	str	w0, [sp, #32]
	GICV3_GICD_IPRIORITYR_BF_set(&r, byte_idx, priority);
    40006388:	b94027e1 	ldr	w1, [sp, #36]
    4000638c:	910083e0 	add	x0, sp, #0x20
    40006390:	39406fe2 	ldrb	w2, [sp, #27]
    40006394:	97fffe89 	bl	40005db8 <GICV3_GICD_IPRIORITYR_BF_set>
	GICV3_GICD_IPRIORITYR_write(n, r);
    40006398:	b9402be0 	ldr	w0, [sp, #40]
    4000639c:	b94023e1 	ldr	w1, [sp, #32]
    400063a0:	97fffe79 	bl	40005d84 <GICV3_GICD_IPRIORITYR_write>
}
    400063a4:	d503201f 	nop
    400063a8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400063ac:	d65f03c0 	ret

00000000400063b0 <GICV3_set_edge_triggered>:

void GICV3_set_edge_triggered(imx8mp_irq irq)
{
    400063b0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400063b4:	910003fd 	mov	x29, sp
    400063b8:	b9001fe0 	str	w0, [sp, #28]
	uint32 intid = irq + 32;
    400063bc:	b9401fe0 	ldr	w0, [sp, #28]
    400063c0:	11008000 	add	w0, w0, #0x20
    400063c4:	b9002fe0 	str	w0, [sp, #44]

	GICV3_validate_spi_id(intid);
    400063c8:	b9402fe0 	ldr	w0, [sp, #44]
    400063cc:	97ffff5a 	bl	40006134 <GICV3_validate_spi_id>

	uint32 n = ((uint32)intid) / 16;
    400063d0:	b9402fe0 	ldr	w0, [sp, #44]
    400063d4:	53047c00 	lsr	w0, w0, #4
    400063d8:	b9002be0 	str	w0, [sp, #40]
	uint32 slot = ((uint32)intid) % 16;
    400063dc:	b9402fe0 	ldr	w0, [sp, #44]
    400063e0:	12000c00 	and	w0, w0, #0xf
    400063e4:	b90027e0 	str	w0, [sp, #36]

	GicdIcfgr r = GICV3_GICD_ICFGR_read(n);
    400063e8:	b9402be0 	ldr	w0, [sp, #40]
    400063ec:	97fffdfd 	bl	40005be0 <GICV3_GICD_ICFGR_read>
    400063f0:	b90023e0 	str	w0, [sp, #32]
	GICV3_GICD_ICFGR_BF_set(&r, slot, 0b10);
    400063f4:	b94027e1 	ldr	w1, [sp, #36]
    400063f8:	910083e0 	add	x0, sp, #0x20
    400063fc:	52800042 	mov	w2, #0x2                   	// #2
    40006400:	97fffe0f 	bl	40005c3c <GICV3_GICD_ICFGR_BF_set>
	GICV3_GICD_ICFGR_write(n, r);
    40006404:	b9402be0 	ldr	w0, [sp, #40]
    40006408:	b94023e1 	ldr	w1, [sp, #32]
    4000640c:	97fffdff 	bl	40005c08 <GICV3_GICD_ICFGR_write>
}
    40006410:	d503201f 	nop
    40006414:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006418:	d65f03c0 	ret

000000004000641c <GICV3_set_level_sensitive>:

void GICV3_set_level_sensitive(imx8mp_irq irq)
{
    4000641c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40006420:	910003fd 	mov	x29, sp
    40006424:	b9001fe0 	str	w0, [sp, #28]
	uint32 intid = irq + 32;
    40006428:	b9401fe0 	ldr	w0, [sp, #28]
    4000642c:	11008000 	add	w0, w0, #0x20
    40006430:	b9002fe0 	str	w0, [sp, #44]

	GICV3_validate_spi_id(intid);
    40006434:	b9402fe0 	ldr	w0, [sp, #44]
    40006438:	97ffff3f 	bl	40006134 <GICV3_validate_spi_id>

	uint32 n = ((uint32)intid) / 16;
    4000643c:	b9402fe0 	ldr	w0, [sp, #44]
    40006440:	53047c00 	lsr	w0, w0, #4
    40006444:	b9002be0 	str	w0, [sp, #40]
	uint32 slot = ((uint32)intid) % 16;
    40006448:	b9402fe0 	ldr	w0, [sp, #44]
    4000644c:	12000c00 	and	w0, w0, #0xf
    40006450:	b90027e0 	str	w0, [sp, #36]

	GicdIcfgr r = GICV3_GICD_ICFGR_read(n);
    40006454:	b9402be0 	ldr	w0, [sp, #40]
    40006458:	97fffde2 	bl	40005be0 <GICV3_GICD_ICFGR_read>
    4000645c:	b90023e0 	str	w0, [sp, #32]
	GICV3_GICD_ICFGR_BF_set(&r, slot, 0b00);
    40006460:	b94027e1 	ldr	w1, [sp, #36]
    40006464:	910083e0 	add	x0, sp, #0x20
    40006468:	52800002 	mov	w2, #0x0                   	// #0
    4000646c:	97fffdf4 	bl	40005c3c <GICV3_GICD_ICFGR_BF_set>
	GICV3_GICD_ICFGR_write(n, r);
    40006470:	b9402be0 	ldr	w0, [sp, #40]
    40006474:	b94023e1 	ldr	w1, [sp, #32]
    40006478:	97fffde4 	bl	40005c08 <GICV3_GICD_ICFGR_write>
}
    4000647c:	d503201f 	nop
    40006480:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006484:	d65f03c0 	ret

0000000040006488 <GICV3_wake_redistributor>:

void GICV3_wake_redistributor(size_t n)
{
    40006488:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000648c:	910003fd 	mov	x29, sp
    40006490:	f9000fe0 	str	x0, [sp, #24]
	GicrWaker w = GICV3_GICR_WAKER_read(n);
    40006494:	f9400fe0 	ldr	x0, [sp, #24]
    40006498:	97fffeee 	bl	40006050 <GICV3_GICR_WAKER_read>
    4000649c:	b9002be0 	str	w0, [sp, #40]
	GICV3_GICR_WAKER_BF_set_ProcessorSleep(&w, false);
    400064a0:	9100a3e0 	add	x0, sp, #0x28
    400064a4:	52800001 	mov	w1, #0x0                   	// #0
    400064a8:	97ffff0a 	bl	400060d0 <GICV3_GICR_WAKER_BF_set_ProcessorSleep>
	GICV3_GICR_WAKER_write(n, w);
    400064ac:	b9402be1 	ldr	w1, [sp, #40]
    400064b0:	f9400fe0 	ldr	x0, [sp, #24]
    400064b4:	97fffef1 	bl	40006078 <GICV3_GICR_WAKER_write>

	bool asleep = true;
    400064b8:	52800020 	mov	w0, #0x1                   	// #1
    400064bc:	3900ffe0 	strb	w0, [sp, #63]

	while (asleep) {
    400064c0:	14000011 	b	40006504 <GICV3_wake_redistributor+0x7c>
		for (size_t i = 0; i < 5000; i++) asm volatile("nop");
    400064c4:	f9001bff 	str	xzr, [sp, #48]
    400064c8:	14000005 	b	400064dc <GICV3_wake_redistributor+0x54>
    400064cc:	d503201f 	nop
    400064d0:	f9401be0 	ldr	x0, [sp, #48]
    400064d4:	91000400 	add	x0, x0, #0x1
    400064d8:	f9001be0 	str	x0, [sp, #48]
    400064dc:	f9401be1 	ldr	x1, [sp, #48]
    400064e0:	d28270e0 	mov	x0, #0x1387                	// #4999
    400064e4:	eb00003f 	cmp	x1, x0
    400064e8:	54ffff29 	b.ls	400064cc <GICV3_wake_redistributor+0x44>  // b.plast

		GicrWaker r = GICV3_GICR_WAKER_read(n);
    400064ec:	f9400fe0 	ldr	x0, [sp, #24]
    400064f0:	97fffed8 	bl	40006050 <GICV3_GICR_WAKER_read>
    400064f4:	b90023e0 	str	w0, [sp, #32]
		asleep = GICV3_GICR_WAKER_BF_get_ChildrenAsleep(r);
    400064f8:	b94023e0 	ldr	w0, [sp, #32]
    400064fc:	97fffeec 	bl	400060ac <GICV3_GICR_WAKER_BF_get_ChildrenAsleep>
    40006500:	3900ffe0 	strb	w0, [sp, #63]
	while (asleep) {
    40006504:	3940ffe0 	ldrb	w0, [sp, #63]
    40006508:	12000000 	and	w0, w0, #0x1
    4000650c:	7100001f 	cmp	w0, #0x0
    40006510:	54fffda1 	b.ne	400064c4 <GICV3_wake_redistributor+0x3c>  // b.any
	}
}
    40006514:	d503201f 	nop
    40006518:	d503201f 	nop
    4000651c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40006520:	d65f03c0 	ret

0000000040006524 <GICV3_init_distributor>:

void GICV3_init_distributor(void)
{
    40006524:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006528:	910003fd 	mov	x29, sp
	GICV3_GICD_CTLR_write((GicdCtlr){.val = 0});  // disable
    4000652c:	52800000 	mov	w0, #0x0                   	// #0
    40006530:	97fffd49 	bl	40005a54 <GICV3_GICD_CTLR_write>
	asm volatile("dsb sy");
    40006534:	d5033f9f 	dsb	sy

	// TODO: clean pending

	GicdCtlr ctlr = {0};
    40006538:	b9001bff 	str	wzr, [sp, #24]
	GICV3_GICD_CTLR_BF_set_EnableGrp1NS(&ctlr, true);
    4000653c:	910063e0 	add	x0, sp, #0x18
    40006540:	52800021 	mov	w1, #0x1                   	// #1
    40006544:	97fffd4b 	bl	40005a70 <GICV3_GICD_CTLR_BF_set_EnableGrp1NS>
	GICV3_GICD_CTLR_write(ctlr);
    40006548:	b9401be0 	ldr	w0, [sp, #24]
    4000654c:	97fffd42 	bl	40005a54 <GICV3_GICD_CTLR_write>

	asm volatile("dsb sy");
    40006550:	d5033f9f 	dsb	sy
}
    40006554:	d503201f 	nop
    40006558:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000655c:	d65f03c0 	ret

0000000040006560 <GICV3_init_cpu>:

void GICV3_init_cpu(size_t cpu)
{
    40006560:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006564:	910003fd 	mov	x29, sp
    40006568:	f9000fe0 	str	x0, [sp, #24]
	GICV3_wake_redistributor(cpu);
    4000656c:	f9400fe0 	ldr	x0, [sp, #24]
    40006570:	97ffffc6 	bl	40006488 <GICV3_wake_redistributor>
	GICV3_arm_interface_enable();
    40006574:	97fffee5 	bl	40006108 <GICV3_arm_interface_enable>
}
    40006578:	d503201f 	nop
    4000657c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006580:	d65f03c0 	ret

0000000040006584 <uart_irq_init>:

void uart_irq_init()
{
    40006584:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006588:	910003fd 	mov	x29, sp
	imx8mp_irq uart_irq = IMX8MP_IRQ_UART2;
    4000658c:	52800360 	mov	w0, #0x1b                  	// #27
    40006590:	b9001fe0 	str	w0, [sp, #28]

	// Non secure group
	GICV3_set_spi_group1ns(uart_irq, true);
    40006594:	52800021 	mov	w1, #0x1                   	// #1
    40006598:	b9401fe0 	ldr	w0, [sp, #28]
    4000659c:	97ffff10 	bl	400061dc <GICV3_set_spi_group1ns>

	GICV3_set_level_sensitive(uart_irq);
    400065a0:	b9401fe0 	ldr	w0, [sp, #28]
    400065a4:	97ffff9e 	bl	4000641c <GICV3_set_level_sensitive>

	GICV3_set_priority(uart_irq, 0x80);
    400065a8:	12800fe1 	mov	w1, #0xffffff80            	// #-128
    400065ac:	b9401fe0 	ldr	w0, [sp, #28]
    400065b0:	97ffff64 	bl	40006340 <GICV3_set_priority>

	GICV3_route_spi_to_self(uart_irq);
    400065b4:	b9401fe0 	ldr	w0, [sp, #28]
    400065b8:	97ffff44 	bl	400062c8 <GICV3_route_spi_to_self>

	GICV3_enable_spi(uart_irq);
    400065bc:	b9401fe0 	ldr	w0, [sp, #28]
    400065c0:	97ffff4c 	bl	400062f0 <GICV3_enable_spi>
}
    400065c4:	d503201f 	nop
    400065c8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400065cc:	d65f03c0 	ret

00000000400065d0 <GICV3_get_intid_el1>:

extern uint64 GICV3_ARM_ICC_IAR1_EL1_read(void);

uint64 GICV3_get_intid_el1()
{
    400065d0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400065d4:	910003fd 	mov	x29, sp
	return GICV3_ARM_ICC_IAR1_EL1_read() & 0xFFFFFF;
    400065d8:	97fff3cb 	bl	40003504 <GICV3_ARM_ICC_IAR1_EL1_read>
    400065dc:	92405c00 	and	x0, x0, #0xffffff
}
    400065e0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400065e4:	d65f03c0 	ret

00000000400065e8 <GICV3_imx8mp_irq_from_intid>:

imx8mp_irq GICV3_imx8mp_irq_from_intid(uint64 intid)
{
    400065e8:	a9ad7bfd 	stp	x29, x30, [sp, #-304]!
    400065ec:	910003fd 	mov	x29, sp
    400065f0:	f9001fe0 	str	x0, [sp, #56]
#if TEST
	if (ARM_get_exception_level() != 1)
    400065f4:	97fff80f 	bl	40004630 <ARM_get_exception_level>
    400065f8:	f100041f 	cmp	x0, #0x1
    400065fc:	54000280 	b.eq	4000664c <GICV3_imx8mp_irq_from_intid+0x64>  // b.none
		PANIC("Reading EL1 source while not being in EL1");
    40006600:	90000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40006604:	910a6000 	add	x0, x0, #0x298
    40006608:	f90037e0 	str	x0, [sp, #104]
    4000660c:	90000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40006610:	9109c000 	add	x0, x0, #0x270
    40006614:	f9003be0 	str	x0, [sp, #112]
    40006618:	52801860 	mov	w0, #0xc3                  	// #195
    4000661c:	b9007be0 	str	w0, [sp, #120]
    40006620:	b9007fff 	str	wzr, [sp, #124]
    40006624:	52800040 	mov	w0, #0x2                   	// #2
    40006628:	b90083e0 	str	w0, [sp, #128]
    4000662c:	910043e0 	add	x0, sp, #0x10
    40006630:	9101a3e1 	add	x1, sp, #0x68
    40006634:	3dc0003e 	ldr	q30, [x1]
    40006638:	3dc0043f 	ldr	q31, [x1, #16]
    4000663c:	3d80001e 	str	q30, [x0]
    40006640:	3d80041f 	str	q31, [x0, #16]
    40006644:	910043e0 	add	x0, sp, #0x10
    40006648:	97fffbdc 	bl	400055b8 <set_and_throw_panic>

	if (intid <= 32 || intid > IMX8MP_IRQ_SIZE + 32) {
    4000664c:	f9401fe0 	ldr	x0, [sp, #56]
    40006650:	f100801f 	cmp	x0, #0x20
    40006654:	54000089 	b.ls	40006664 <GICV3_imx8mp_irq_from_intid+0x7c>  // b.plast
    40006658:	f9401fe0 	ldr	x0, [sp, #56]
    4000665c:	f103001f 	cmp	x0, #0xc0
    40006660:	54000469 	b.ls	400066ec <GICV3_imx8mp_irq_from_intid+0x104>  // b.plast
		char buf[200];
		stdint_to_ascii((STDINT_UNION){.uint64 = intid}, STDINT_UINT64, buf,
    40006664:	f9401fe0 	ldr	x0, [sp, #56]
    40006668:	9101a3e1 	add	x1, sp, #0x68
    4000666c:	52800144 	mov	w4, #0xa                   	// #10
    40006670:	d2801903 	mov	x3, #0xc8                  	// #200
    40006674:	aa0103e2 	mov	x2, x1
    40006678:	528000e1 	mov	w1, #0x7                   	// #7
    4000667c:	97fff835 	bl	40004750 <stdint_to_ascii>
						200, STDINT_BASE_REPR_DEC);
		UART_puts(UART_ID_2, "\r\nUnhandled irq number:\t");
    40006680:	90000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40006684:	910b2001 	add	x1, x0, #0x2c8
    40006688:	52800020 	mov	w0, #0x1                   	// #1
    4000668c:	940002e3 	bl	40007218 <UART_puts>
		UART_puts(UART_ID_2, buf);
    40006690:	9101a3e0 	add	x0, sp, #0x68
    40006694:	aa0003e1 	mov	x1, x0
    40006698:	52800020 	mov	w0, #0x1                   	// #1
    4000669c:	940002df 	bl	40007218 <UART_puts>

		PANIC("UNHANDLED IRQ");
    400066a0:	90000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400066a4:	910ba000 	add	x0, x0, #0x2e8
    400066a8:	f90027e0 	str	x0, [sp, #72]
    400066ac:	90000020 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400066b0:	9109c000 	add	x0, x0, #0x270
    400066b4:	f9002be0 	str	x0, [sp, #80]
    400066b8:	52801980 	mov	w0, #0xcc                  	// #204
    400066bc:	b9005be0 	str	w0, [sp, #88]
    400066c0:	b9005fff 	str	wzr, [sp, #92]
    400066c4:	52800040 	mov	w0, #0x2                   	// #2
    400066c8:	b90063e0 	str	w0, [sp, #96]
    400066cc:	910043e0 	add	x0, sp, #0x10
    400066d0:	910123e1 	add	x1, sp, #0x48
    400066d4:	3dc0003e 	ldr	q30, [x1]
    400066d8:	3dc0043f 	ldr	q31, [x1, #16]
    400066dc:	3d80001e 	str	q30, [x0]
    400066e0:	3d80041f 	str	q31, [x0, #16]
    400066e4:	910043e0 	add	x0, sp, #0x10
    400066e8:	97fffbb4 	bl	400055b8 <set_and_throw_panic>
	}
#endif

	return (imx8mp_irq)(intid - 32);
    400066ec:	f9401fe0 	ldr	x0, [sp, #56]
    400066f0:	51008000 	sub	w0, w0, #0x20
}
    400066f4:	a8d37bfd 	ldp	x29, x30, [sp], #304
    400066f8:	d65f03c0 	ret

00000000400066fc <GICV3_ack_intid_el1>:

extern void GICV3_ARM_ICC_EOIR1_EL1_write(uint64 v);

void GICV3_ack_intid_el1(uint64 irq_token)
{
    400066fc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006700:	910003fd 	mov	x29, sp
    40006704:	f9000fe0 	str	x0, [sp, #24]
	GICV3_ARM_ICC_EOIR1_EL1_write(irq_token);
    40006708:	f9400fe0 	ldr	x0, [sp, #24]
    4000670c:	97fff380 	bl	4000350c <GICV3_ARM_ICC_EOIR1_EL1_write>
    40006710:	d503201f 	nop
    40006714:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006718:	d65f03c0 	ret

000000004000671c <UART_UBIR_write>:
MMIO_DECLARE_REG32_VALUE_STRUCT(UBIR_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UBIR, UBIR_VALUE_STRUCT_NAME,
									UART_UBIR_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UBIR, UBIR_VALUE_STRUCT_NAME,
    4000671c:	d10043ff 	sub	sp, sp, #0x10
    40006720:	f90007e0 	str	x0, [sp, #8]
    40006724:	b90003e1 	str	w1, [sp]
    40006728:	f94007e0 	ldr	x0, [sp, #8]
    4000672c:	91029000 	add	x0, x0, #0xa4
    40006730:	aa0003e1 	mov	x1, x0
    40006734:	b94003e0 	ldr	w0, [sp]
    40006738:	b9000020 	str	w0, [x1]
    4000673c:	910043ff 	add	sp, sp, #0x10
    40006740:	d65f03c0 	ret

0000000040006744 <UART_UBIR_BF_set_INC>:
	UART_DECLARE_BIT_FIELD_SETTER(UBIR, bf_name, UBIR_VALUE_STRUCT_NAME, T, \
								  bf_name##_SHIFT, bf_name##_MASK);

#define INC_SHIFT 0
#define INC_MASK (0xFFFF << INC_SHIFT)
    40006744:	d10043ff 	sub	sp, sp, #0x10
    40006748:	f90007e0 	str	x0, [sp, #8]
    4000674c:	79000fe1 	strh	w1, [sp, #6]
    40006750:	f94007e0 	ldr	x0, [sp, #8]
    40006754:	b9400000 	ldr	w0, [x0]
    40006758:	12103c01 	and	w1, w0, #0xffff0000
    4000675c:	79400fe0 	ldrh	w0, [sp, #6]
    40006760:	2a000021 	orr	w1, w1, w0
    40006764:	f94007e0 	ldr	x0, [sp, #8]
    40006768:	b9000001 	str	w1, [x0]
    4000676c:	910043ff 	add	sp, sp, #0x10
    40006770:	d65f03c0 	ret

0000000040006774 <UART_UBMR_write>:
MMIO_DECLARE_REG32_VALUE_STRUCT(UBMR_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UBMR, UBMR_VALUE_STRUCT_NAME,
									UART_UBMR_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UBMR, UBMR_VALUE_STRUCT_NAME,
    40006774:	d10043ff 	sub	sp, sp, #0x10
    40006778:	f90007e0 	str	x0, [sp, #8]
    4000677c:	b90003e1 	str	w1, [sp]
    40006780:	f94007e0 	ldr	x0, [sp, #8]
    40006784:	9102a000 	add	x0, x0, #0xa8
    40006788:	aa0003e1 	mov	x1, x0
    4000678c:	b94003e0 	ldr	w0, [sp]
    40006790:	b9000020 	str	w0, [x1]
    40006794:	910043ff 	add	sp, sp, #0x10
    40006798:	d65f03c0 	ret

000000004000679c <UART_UBMR_BF_set_MOD>:
	UART_DECLARE_BIT_FIELD_SETTER(UBMR, bf_name, UBMR_VALUE_STRUCT_NAME, T, \
								  bf_name##_SHIFT, bf_name##_MASK);

#define MOD_SHIFT 0
#define MOD_MASK (0xFFFF << MOD_SHIFT)
UBMR_DECLARE_BIT_FIELD_FNS(MOD, uint16);
    4000679c:	d10043ff 	sub	sp, sp, #0x10
    400067a0:	f90007e0 	str	x0, [sp, #8]
    400067a4:	79000fe1 	strh	w1, [sp, #6]
    400067a8:	f94007e0 	ldr	x0, [sp, #8]
    400067ac:	b9400000 	ldr	w0, [x0]
    400067b0:	12103c01 	and	w1, w0, #0xffff0000
    400067b4:	79400fe0 	ldrh	w0, [sp, #6]
    400067b8:	2a000021 	orr	w1, w1, w0
    400067bc:	f94007e0 	ldr	x0, [sp, #8]
    400067c0:	b9000001 	str	w1, [x0]
    400067c4:	910043ff 	add	sp, sp, #0x10
    400067c8:	d65f03c0 	ret

00000000400067cc <UART_UCR1_read>:

#define UCR1_VALUE_STRUCT_NAME UartUcr1Value

MMIO_DECLARE_REG32_VALUE_STRUCT(UCR1_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UCR1, UCR1_VALUE_STRUCT_NAME,
    400067cc:	d10043ff 	sub	sp, sp, #0x10
    400067d0:	f90007e0 	str	x0, [sp, #8]
    400067d4:	f94007e0 	ldr	x0, [sp, #8]
    400067d8:	91020000 	add	x0, x0, #0x80
    400067dc:	b9400000 	ldr	w0, [x0]
    400067e0:	910043ff 	add	sp, sp, #0x10
    400067e4:	d65f03c0 	ret

00000000400067e8 <UART_UCR1_write>:
									UART_UCR1_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UCR1, UCR1_VALUE_STRUCT_NAME,
    400067e8:	d10043ff 	sub	sp, sp, #0x10
    400067ec:	f90007e0 	str	x0, [sp, #8]
    400067f0:	b90003e1 	str	w1, [sp]
    400067f4:	f94007e0 	ldr	x0, [sp, #8]
    400067f8:	91020000 	add	x0, x0, #0x80
    400067fc:	aa0003e1 	mov	x1, x0
    40006800:	b94003e0 	ldr	w0, [sp]
    40006804:	b9000020 	str	w0, [x1]
    40006808:	910043ff 	add	sp, sp, #0x10
    4000680c:	d65f03c0 	ret

0000000040006810 <UART_UCR1_BF_set_UARTEN>:
								  bf_name##_SHIFT, bf_name##_MASK);

// UARTEN
#define UARTEN_SHIFT 0
#define UARTEN_MASK (0b1 << UARTEN_SHIFT)
UCR1_DECLARE_BIT_FIELD_FNS(UARTEN, bool);
    40006810:	d10043ff 	sub	sp, sp, #0x10
    40006814:	f90007e0 	str	x0, [sp, #8]
    40006818:	39001fe1 	strb	w1, [sp, #7]
    4000681c:	f94007e0 	ldr	x0, [sp, #8]
    40006820:	b9400000 	ldr	w0, [x0]
    40006824:	121f7801 	and	w1, w0, #0xfffffffe
    40006828:	39401fe0 	ldrb	w0, [sp, #7]
    4000682c:	2a000021 	orr	w1, w1, w0
    40006830:	f94007e0 	ldr	x0, [sp, #8]
    40006834:	b9000001 	str	w1, [x0]
    40006838:	910043ff 	add	sp, sp, #0x10
    4000683c:	d65f03c0 	ret

0000000040006840 <UART_UCR1_BF_get_RTSDEN>:
UCR1_DECLARE_BIT_FIELD_FNS(SNDBRK, bool);

// RTSDEN
#define RTSDEN_SHIFT 5
#define RTSDEN_MASK (0b1 << RTSDEN_SHIFT)
UCR1_DECLARE_BIT_FIELD_FNS(RTSDEN, bool);
    40006840:	d10043ff 	sub	sp, sp, #0x10
    40006844:	b9000be0 	str	w0, [sp, #8]
    40006848:	b9400be0 	ldr	w0, [sp, #8]
    4000684c:	121b0000 	and	w0, w0, #0x20
    40006850:	7100001f 	cmp	w0, #0x0
    40006854:	1a9f07e0 	cset	w0, ne	// ne = any
    40006858:	12001c00 	and	w0, w0, #0xff
    4000685c:	910043ff 	add	sp, sp, #0x10
    40006860:	d65f03c0 	ret

0000000040006864 <UART_UCR1_BF_get_TXMPTYEN>:

// TXMPTYEN
#define TXMPTYEN_SHIFT 6
#define TXMPTYEN_MASK (0b1 << TXMPTYEN_SHIFT)
UCR1_DECLARE_BIT_FIELD_FNS(TXMPTYEN, bool);
    40006864:	d10043ff 	sub	sp, sp, #0x10
    40006868:	b9000be0 	str	w0, [sp, #8]
    4000686c:	b9400be0 	ldr	w0, [sp, #8]
    40006870:	121a0000 	and	w0, w0, #0x40
    40006874:	7100001f 	cmp	w0, #0x0
    40006878:	1a9f07e0 	cset	w0, ne	// ne = any
    4000687c:	12001c00 	and	w0, w0, #0xff
    40006880:	910043ff 	add	sp, sp, #0x10
    40006884:	d65f03c0 	ret

0000000040006888 <UART_UCR1_BF_get_RRDYEN>:
UCR1_DECLARE_BIT_FIELD_FNS(RXDMAEN, bool);

// RRDYEN
#define RRDYEN_SHIFT 9
#define RRDYEN_MASK (0b1 << RRDYEN_SHIFT)
UCR1_DECLARE_BIT_FIELD_FNS(RRDYEN, bool);
    40006888:	d10043ff 	sub	sp, sp, #0x10
    4000688c:	b9000be0 	str	w0, [sp, #8]
    40006890:	b9400be0 	ldr	w0, [sp, #8]
    40006894:	12170000 	and	w0, w0, #0x200
    40006898:	7100001f 	cmp	w0, #0x0
    4000689c:	1a9f07e0 	cset	w0, ne	// ne = any
    400068a0:	12001c00 	and	w0, w0, #0xff
    400068a4:	910043ff 	add	sp, sp, #0x10
    400068a8:	d65f03c0 	ret

00000000400068ac <UART_UCR1_BF_set_RRDYEN>:
    400068ac:	d10043ff 	sub	sp, sp, #0x10
    400068b0:	f90007e0 	str	x0, [sp, #8]
    400068b4:	39001fe1 	strb	w1, [sp, #7]
    400068b8:	f94007e0 	ldr	x0, [sp, #8]
    400068bc:	b9400000 	ldr	w0, [x0]
    400068c0:	12167801 	and	w1, w0, #0xfffffdff
    400068c4:	39401fe0 	ldrb	w0, [sp, #7]
    400068c8:	53175800 	lsl	w0, w0, #9
    400068cc:	12170000 	and	w0, w0, #0x200
    400068d0:	2a000021 	orr	w1, w1, w0
    400068d4:	f94007e0 	ldr	x0, [sp, #8]
    400068d8:	b9000001 	str	w1, [x0]
    400068dc:	910043ff 	add	sp, sp, #0x10
    400068e0:	d65f03c0 	ret

00000000400068e4 <UART_UCR1_BF_get_IDEN>:

// IDEN
#define IDEN_SHIFT 12
#define IDEN_MASK (0b1 << IDEN_SHIFT)

UCR1_DECLARE_BIT_FIELD_FNS(IDEN, bool);
    400068e4:	d10043ff 	sub	sp, sp, #0x10
    400068e8:	b9000be0 	str	w0, [sp, #8]
    400068ec:	b9400be0 	ldr	w0, [sp, #8]
    400068f0:	12140000 	and	w0, w0, #0x1000
    400068f4:	7100001f 	cmp	w0, #0x0
    400068f8:	1a9f07e0 	cset	w0, ne	// ne = any
    400068fc:	12001c00 	and	w0, w0, #0xff
    40006900:	910043ff 	add	sp, sp, #0x10
    40006904:	d65f03c0 	ret

0000000040006908 <UART_UCR1_BF_set_IDEN>:
    40006908:	d10043ff 	sub	sp, sp, #0x10
    4000690c:	f90007e0 	str	x0, [sp, #8]
    40006910:	39001fe1 	strb	w1, [sp, #7]
    40006914:	f94007e0 	ldr	x0, [sp, #8]
    40006918:	b9400000 	ldr	w0, [x0]
    4000691c:	12137801 	and	w1, w0, #0xffffefff
    40006920:	39401fe0 	ldrb	w0, [sp, #7]
    40006924:	53144c00 	lsl	w0, w0, #12
    40006928:	12140000 	and	w0, w0, #0x1000
    4000692c:	2a000021 	orr	w1, w1, w0
    40006930:	f94007e0 	ldr	x0, [sp, #8]
    40006934:	b9000001 	str	w1, [x0]
    40006938:	910043ff 	add	sp, sp, #0x10
    4000693c:	d65f03c0 	ret

0000000040006940 <UART_UCR1_BF_get_TRDYEN>:

// TRDYEN
#define TRDYEN_SHIFT 13
#define TRDYEN_MASK (0b1 << TRDYEN_SHIFT)
UCR1_DECLARE_BIT_FIELD_FNS(TRDYEN, bool);
    40006940:	d10043ff 	sub	sp, sp, #0x10
    40006944:	b9000be0 	str	w0, [sp, #8]
    40006948:	b9400be0 	ldr	w0, [sp, #8]
    4000694c:	12130000 	and	w0, w0, #0x2000
    40006950:	7100001f 	cmp	w0, #0x0
    40006954:	1a9f07e0 	cset	w0, ne	// ne = any
    40006958:	12001c00 	and	w0, w0, #0xff
    4000695c:	910043ff 	add	sp, sp, #0x10
    40006960:	d65f03c0 	ret

0000000040006964 <UART_UCR2_read>:

#define UCR2_VALUE_STRUCT_NAME UartUcr2Value

MMIO_DECLARE_REG32_VALUE_STRUCT(UCR2_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UCR2, UCR2_VALUE_STRUCT_NAME,
    40006964:	d10043ff 	sub	sp, sp, #0x10
    40006968:	f90007e0 	str	x0, [sp, #8]
    4000696c:	f94007e0 	ldr	x0, [sp, #8]
    40006970:	91021000 	add	x0, x0, #0x84
    40006974:	b9400000 	ldr	w0, [x0]
    40006978:	910043ff 	add	sp, sp, #0x10
    4000697c:	d65f03c0 	ret

0000000040006980 <UART_UCR2_write>:
									UART_UCR2_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UCR2, UCR2_VALUE_STRUCT_NAME,
    40006980:	d10043ff 	sub	sp, sp, #0x10
    40006984:	f90007e0 	str	x0, [sp, #8]
    40006988:	b90003e1 	str	w1, [sp]
    4000698c:	f94007e0 	ldr	x0, [sp, #8]
    40006990:	91021000 	add	x0, x0, #0x84
    40006994:	aa0003e1 	mov	x1, x0
    40006998:	b94003e0 	ldr	w0, [sp]
    4000699c:	b9000020 	str	w0, [x1]
    400069a0:	910043ff 	add	sp, sp, #0x10
    400069a4:	d65f03c0 	ret

00000000400069a8 <UART_UCR2_BF_get_ESCI>:
								  bf_name##_SHIFT, bf_name##_MASK);

// ESCI
#define ESCI_SHIFT 15
#define ESCI_MASK (0b1 << ESCI_SHIFT)
UCR2_DECLARE_BIT_FIELD_FNS(ESCI, bool);
    400069a8:	d10043ff 	sub	sp, sp, #0x10
    400069ac:	b9000be0 	str	w0, [sp, #8]
    400069b0:	b9400be0 	ldr	w0, [sp, #8]
    400069b4:	12110000 	and	w0, w0, #0x8000
    400069b8:	7100001f 	cmp	w0, #0x0
    400069bc:	1a9f07e0 	cset	w0, ne	// ne = any
    400069c0:	12001c00 	and	w0, w0, #0xff
    400069c4:	910043ff 	add	sp, sp, #0x10
    400069c8:	d65f03c0 	ret

00000000400069cc <UART_UCR2_BF_set_IRTS>:

// IRTS
#define IRTS_SHIFT 14
#define IRTS_MASK (0b1 << IRTS_SHIFT)
UCR2_DECLARE_BIT_FIELD_FNS(IRTS, bool);
    400069cc:	d10043ff 	sub	sp, sp, #0x10
    400069d0:	f90007e0 	str	x0, [sp, #8]
    400069d4:	39001fe1 	strb	w1, [sp, #7]
    400069d8:	f94007e0 	ldr	x0, [sp, #8]
    400069dc:	b9400000 	ldr	w0, [x0]
    400069e0:	12117801 	and	w1, w0, #0xffffbfff
    400069e4:	39401fe0 	ldrb	w0, [sp, #7]
    400069e8:	53124400 	lsl	w0, w0, #14
    400069ec:	12120000 	and	w0, w0, #0x4000
    400069f0:	2a000021 	orr	w1, w1, w0
    400069f4:	f94007e0 	ldr	x0, [sp, #8]
    400069f8:	b9000001 	str	w1, [x0]
    400069fc:	910043ff 	add	sp, sp, #0x10
    40006a00:	d65f03c0 	ret

0000000040006a04 <UART_UCR2_BF_set_WS>:
UCR2_DECLARE_BIT_FIELD_FNS(STPB, bool);

// WS
#define WS_SHIFT 5
#define WS_MASK (0b1 << WS_SHIFT)
UCR2_DECLARE_BIT_FIELD_FNS(WS, bool);
    40006a04:	d10043ff 	sub	sp, sp, #0x10
    40006a08:	f90007e0 	str	x0, [sp, #8]
    40006a0c:	39001fe1 	strb	w1, [sp, #7]
    40006a10:	f94007e0 	ldr	x0, [sp, #8]
    40006a14:	b9400000 	ldr	w0, [x0]
    40006a18:	121a7801 	and	w1, w0, #0xffffffdf
    40006a1c:	39401fe0 	ldrb	w0, [sp, #7]
    40006a20:	531b6800 	lsl	w0, w0, #5
    40006a24:	121b0000 	and	w0, w0, #0x20
    40006a28:	2a000021 	orr	w1, w1, w0
    40006a2c:	f94007e0 	ldr	x0, [sp, #8]
    40006a30:	b9000001 	str	w1, [x0]
    40006a34:	910043ff 	add	sp, sp, #0x10
    40006a38:	d65f03c0 	ret

0000000040006a3c <UART_UCR2_BF_get_ATEN>:
UCR2_DECLARE_BIT_FIELD_FNS(RTSEN, bool);

// ATEN
#define ATEN_SHIFT 3
#define ATEN_MASK (0b1 << ATEN_SHIFT)
UCR2_DECLARE_BIT_FIELD_FNS(ATEN, bool);
    40006a3c:	d10043ff 	sub	sp, sp, #0x10
    40006a40:	b9000be0 	str	w0, [sp, #8]
    40006a44:	b9400be0 	ldr	w0, [sp, #8]
    40006a48:	121d0000 	and	w0, w0, #0x8
    40006a4c:	7100001f 	cmp	w0, #0x0
    40006a50:	1a9f07e0 	cset	w0, ne	// ne = any
    40006a54:	12001c00 	and	w0, w0, #0xff
    40006a58:	910043ff 	add	sp, sp, #0x10
    40006a5c:	d65f03c0 	ret

0000000040006a60 <UART_UCR2_BF_set_TXEN>:

// TXEN
#define TXEN_SHIFT 2
#define TXEN_MASK (0b1 << TXEN_SHIFT)
UCR2_DECLARE_BIT_FIELD_FNS(TXEN, bool);
    40006a60:	d10043ff 	sub	sp, sp, #0x10
    40006a64:	f90007e0 	str	x0, [sp, #8]
    40006a68:	39001fe1 	strb	w1, [sp, #7]
    40006a6c:	f94007e0 	ldr	x0, [sp, #8]
    40006a70:	b9400000 	ldr	w0, [x0]
    40006a74:	121d7801 	and	w1, w0, #0xfffffffb
    40006a78:	39401fe0 	ldrb	w0, [sp, #7]
    40006a7c:	531e7400 	lsl	w0, w0, #2
    40006a80:	121e0000 	and	w0, w0, #0x4
    40006a84:	2a000021 	orr	w1, w1, w0
    40006a88:	f94007e0 	ldr	x0, [sp, #8]
    40006a8c:	b9000001 	str	w1, [x0]
    40006a90:	910043ff 	add	sp, sp, #0x10
    40006a94:	d65f03c0 	ret

0000000040006a98 <UART_UCR2_BF_set_RXEN>:

// RXEN
#define RXEN_SHIFT 1
#define RXEN_MASK (0b1 << RXEN_SHIFT)
UCR2_DECLARE_BIT_FIELD_FNS(RXEN, bool);
    40006a98:	d10043ff 	sub	sp, sp, #0x10
    40006a9c:	f90007e0 	str	x0, [sp, #8]
    40006aa0:	39001fe1 	strb	w1, [sp, #7]
    40006aa4:	f94007e0 	ldr	x0, [sp, #8]
    40006aa8:	b9400000 	ldr	w0, [x0]
    40006aac:	121e7801 	and	w1, w0, #0xfffffffd
    40006ab0:	39401fe0 	ldrb	w0, [sp, #7]
    40006ab4:	0b000000 	add	w0, w0, w0
    40006ab8:	121f0000 	and	w0, w0, #0x2
    40006abc:	2a000021 	orr	w1, w1, w0
    40006ac0:	f94007e0 	ldr	x0, [sp, #8]
    40006ac4:	b9000001 	str	w1, [x0]
    40006ac8:	910043ff 	add	sp, sp, #0x10
    40006acc:	d65f03c0 	ret

0000000040006ad0 <UART_UCR2_BF_set_SRST>:

// SRST
#define SRST_SHIFT 0
#define SRST_MASK (0b1 << SRST_SHIFT)
UCR2_DECLARE_BIT_FIELD_FNS(SRST, bool);
    40006ad0:	d10043ff 	sub	sp, sp, #0x10
    40006ad4:	f90007e0 	str	x0, [sp, #8]
    40006ad8:	39001fe1 	strb	w1, [sp, #7]
    40006adc:	f94007e0 	ldr	x0, [sp, #8]
    40006ae0:	b9400000 	ldr	w0, [x0]
    40006ae4:	121f7801 	and	w1, w0, #0xfffffffe
    40006ae8:	39401fe0 	ldrb	w0, [sp, #7]
    40006aec:	2a000021 	orr	w1, w1, w0
    40006af0:	f94007e0 	ldr	x0, [sp, #8]
    40006af4:	b9000001 	str	w1, [x0]
    40006af8:	910043ff 	add	sp, sp, #0x10
    40006afc:	d65f03c0 	ret

0000000040006b00 <UART_UCR3_read>:

#define UCR3_VALUE_STRUCT_NAME UartUcr3Value

MMIO_DECLARE_REG32_VALUE_STRUCT(UCR3_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UCR3, UCR3_VALUE_STRUCT_NAME,
    40006b00:	d10043ff 	sub	sp, sp, #0x10
    40006b04:	f90007e0 	str	x0, [sp, #8]
    40006b08:	f94007e0 	ldr	x0, [sp, #8]
    40006b0c:	91022000 	add	x0, x0, #0x88
    40006b10:	b9400000 	ldr	w0, [x0]
    40006b14:	910043ff 	add	sp, sp, #0x10
    40006b18:	d65f03c0 	ret

0000000040006b1c <UART_UCR3_write>:
									UART_UCR3_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UCR3, UCR3_VALUE_STRUCT_NAME,
    40006b1c:	d10043ff 	sub	sp, sp, #0x10
    40006b20:	f90007e0 	str	x0, [sp, #8]
    40006b24:	b90003e1 	str	w1, [sp]
    40006b28:	f94007e0 	ldr	x0, [sp, #8]
    40006b2c:	91022000 	add	x0, x0, #0x88
    40006b30:	aa0003e1 	mov	x1, x0
    40006b34:	b94003e0 	ldr	w0, [sp]
    40006b38:	b9000020 	str	w0, [x1]
    40006b3c:	910043ff 	add	sp, sp, #0x10
    40006b40:	d65f03c0 	ret

0000000040006b44 <UART_UCR3_BF_get_PARERREN>:
UCR3_DECLARE_BIT_FIELD_FNS(DTREN, bool);

// PARERREN
#define PARERREN_SHIFT 12
#define PARERREN_MASK (0b1 << PARERREN_SHIFT)
UCR3_DECLARE_BIT_FIELD_FNS(PARERREN, bool);
    40006b44:	d10043ff 	sub	sp, sp, #0x10
    40006b48:	b9000be0 	str	w0, [sp, #8]
    40006b4c:	b9400be0 	ldr	w0, [sp, #8]
    40006b50:	12140000 	and	w0, w0, #0x1000
    40006b54:	7100001f 	cmp	w0, #0x0
    40006b58:	1a9f07e0 	cset	w0, ne	// ne = any
    40006b5c:	12001c00 	and	w0, w0, #0xff
    40006b60:	910043ff 	add	sp, sp, #0x10
    40006b64:	d65f03c0 	ret

0000000040006b68 <UART_UCR3_BF_get_FRAERREN>:

// FRAERREN
#define FRAERREN_SHIFT 11
#define FRAERREN_MASK (0b1 << FRAERREN_SHIFT)
UCR3_DECLARE_BIT_FIELD_FNS(FRAERREN, bool);
    40006b68:	d10043ff 	sub	sp, sp, #0x10
    40006b6c:	b9000be0 	str	w0, [sp, #8]
    40006b70:	b9400be0 	ldr	w0, [sp, #8]
    40006b74:	12150000 	and	w0, w0, #0x800
    40006b78:	7100001f 	cmp	w0, #0x0
    40006b7c:	1a9f07e0 	cset	w0, ne	// ne = any
    40006b80:	12001c00 	and	w0, w0, #0xff
    40006b84:	910043ff 	add	sp, sp, #0x10
    40006b88:	d65f03c0 	ret

0000000040006b8c <UART_UCR3_BF_set_RXDSEN>:
UCR3_DECLARE_BIT_FIELD_FNS(ADNIMP, bool);

// RXDSEN
#define RXDSEN_SHIFT 6
#define RXDSEN_MASK (0b1 << RXDSEN_SHIFT)
UCR3_DECLARE_BIT_FIELD_FNS(RXDSEN, bool);
    40006b8c:	d10043ff 	sub	sp, sp, #0x10
    40006b90:	f90007e0 	str	x0, [sp, #8]
    40006b94:	39001fe1 	strb	w1, [sp, #7]
    40006b98:	f94007e0 	ldr	x0, [sp, #8]
    40006b9c:	b9400000 	ldr	w0, [x0]
    40006ba0:	12197801 	and	w1, w0, #0xffffffbf
    40006ba4:	39401fe0 	ldrb	w0, [sp, #7]
    40006ba8:	531a6400 	lsl	w0, w0, #6
    40006bac:	121a0000 	and	w0, w0, #0x40
    40006bb0:	2a000021 	orr	w1, w1, w0
    40006bb4:	f94007e0 	ldr	x0, [sp, #8]
    40006bb8:	b9000001 	str	w1, [x0]
    40006bbc:	910043ff 	add	sp, sp, #0x10
    40006bc0:	d65f03c0 	ret

0000000040006bc4 <UART_UCR3_BF_set_AWAKEN>:
UCR3_DECLARE_BIT_FIELD_FNS(AIRINTEN, bool);

// AWAKEN
#define AWAKEN_SHIFT 4
#define AWAKEN_MASK (0b1 << AWAKEN_SHIFT)
UCR3_DECLARE_BIT_FIELD_FNS(AWAKEN, bool);
    40006bc4:	d10043ff 	sub	sp, sp, #0x10
    40006bc8:	f90007e0 	str	x0, [sp, #8]
    40006bcc:	39001fe1 	strb	w1, [sp, #7]
    40006bd0:	f94007e0 	ldr	x0, [sp, #8]
    40006bd4:	b9400000 	ldr	w0, [x0]
    40006bd8:	121b7801 	and	w1, w0, #0xffffffef
    40006bdc:	39401fe0 	ldrb	w0, [sp, #7]
    40006be0:	531c6c00 	lsl	w0, w0, #4
    40006be4:	121c0000 	and	w0, w0, #0x10
    40006be8:	2a000021 	orr	w1, w1, w0
    40006bec:	f94007e0 	ldr	x0, [sp, #8]
    40006bf0:	b9000001 	str	w1, [x0]
    40006bf4:	910043ff 	add	sp, sp, #0x10
    40006bf8:	d65f03c0 	ret

0000000040006bfc <UART_UCR3_BF_set_RXDMUXSEL>:
UCR3_DECLARE_BIT_FIELD_FNS(DTRDEN, bool);

// RXDMUXSEL
#define RXDMUXSEL_SHIFT 2
#define RXDMUXSEL_MASK (0b1 << RXDMUXSEL_SHIFT)
UCR3_DECLARE_BIT_FIELD_FNS(RXDMUXSEL, bool);
    40006bfc:	d10043ff 	sub	sp, sp, #0x10
    40006c00:	f90007e0 	str	x0, [sp, #8]
    40006c04:	39001fe1 	strb	w1, [sp, #7]
    40006c08:	f94007e0 	ldr	x0, [sp, #8]
    40006c0c:	b9400000 	ldr	w0, [x0]
    40006c10:	121d7801 	and	w1, w0, #0xfffffffb
    40006c14:	39401fe0 	ldrb	w0, [sp, #7]
    40006c18:	531e7400 	lsl	w0, w0, #2
    40006c1c:	121e0000 	and	w0, w0, #0x4
    40006c20:	2a000021 	orr	w1, w1, w0
    40006c24:	f94007e0 	ldr	x0, [sp, #8]
    40006c28:	b9000001 	str	w1, [x0]
    40006c2c:	910043ff 	add	sp, sp, #0x10
    40006c30:	d65f03c0 	ret

0000000040006c34 <UART_UCR4_read>:

#define UCR4_VALUE_STRUCT_NAME UartUcr4Value

MMIO_DECLARE_REG32_VALUE_STRUCT(UCR4_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UCR4, UCR4_VALUE_STRUCT_NAME,
    40006c34:	d10043ff 	sub	sp, sp, #0x10
    40006c38:	f90007e0 	str	x0, [sp, #8]
    40006c3c:	f94007e0 	ldr	x0, [sp, #8]
    40006c40:	91023000 	add	x0, x0, #0x8c
    40006c44:	b9400000 	ldr	w0, [x0]
    40006c48:	910043ff 	add	sp, sp, #0x10
    40006c4c:	d65f03c0 	ret

0000000040006c50 <UART_UCR4_write>:
									UART_UCR4_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UCR4, UCR4_VALUE_STRUCT_NAME,
    40006c50:	d10043ff 	sub	sp, sp, #0x10
    40006c54:	f90007e0 	str	x0, [sp, #8]
    40006c58:	b90003e1 	str	w1, [sp]
    40006c5c:	f94007e0 	ldr	x0, [sp, #8]
    40006c60:	91023000 	add	x0, x0, #0x8c
    40006c64:	aa0003e1 	mov	x1, x0
    40006c68:	b94003e0 	ldr	w0, [sp]
    40006c6c:	b9000020 	str	w0, [x1]
    40006c70:	910043ff 	add	sp, sp, #0x10
    40006c74:	d65f03c0 	ret

0000000040006c78 <UART_UCR4_BF_set_CTSTL>:
								  bf_name##_SHIFT, bf_name##_MASK);

// CTSTL
#define CTSTL_SHIFT 10
#define CTSTL_MASK (0b111111 << CTSTL_SHIFT)
UCR4_DECLARE_BIT_FIELD_FNS(CTSTL, uint8);
    40006c78:	d10043ff 	sub	sp, sp, #0x10
    40006c7c:	f90007e0 	str	x0, [sp, #8]
    40006c80:	39001fe1 	strb	w1, [sp, #7]
    40006c84:	f94007e0 	ldr	x0, [sp, #8]
    40006c88:	b9400000 	ldr	w0, [x0]
    40006c8c:	12106401 	and	w1, w0, #0xffff03ff
    40006c90:	39401fe0 	ldrb	w0, [sp, #7]
    40006c94:	53165400 	lsl	w0, w0, #10
    40006c98:	12003c00 	and	w0, w0, #0xffff
    40006c9c:	2a000021 	orr	w1, w1, w0
    40006ca0:	f94007e0 	ldr	x0, [sp, #8]
    40006ca4:	b9000001 	str	w1, [x0]
    40006ca8:	910043ff 	add	sp, sp, #0x10
    40006cac:	d65f03c0 	ret

0000000040006cb0 <UART_UCR4_BF_get_WKEN>:
UCR4_DECLARE_BIT_FIELD_FNS(ENIRI, bool);

// WKEN
#define WKEN_SHIFT 7
#define WKEN_MASK (0b1 << WKEN_SHIFT)
UCR4_DECLARE_BIT_FIELD_FNS(WKEN, bool);
    40006cb0:	d10043ff 	sub	sp, sp, #0x10
    40006cb4:	b9000be0 	str	w0, [sp, #8]
    40006cb8:	b9400be0 	ldr	w0, [sp, #8]
    40006cbc:	12190000 	and	w0, w0, #0x80
    40006cc0:	7100001f 	cmp	w0, #0x0
    40006cc4:	1a9f07e0 	cset	w0, ne	// ne = any
    40006cc8:	12001c00 	and	w0, w0, #0xff
    40006ccc:	910043ff 	add	sp, sp, #0x10
    40006cd0:	d65f03c0 	ret

0000000040006cd4 <UART_UCR4_BF_get_TCEN>:
UCR4_DECLARE_BIT_FIELD_FNS(LPBYP, bool);

// TCEN
#define TCEN_SHIFT 3
#define TCEN_MASK (0b1 << TCEN_SHIFT)
UCR4_DECLARE_BIT_FIELD_FNS(TCEN, bool);
    40006cd4:	d10043ff 	sub	sp, sp, #0x10
    40006cd8:	b9000be0 	str	w0, [sp, #8]
    40006cdc:	b9400be0 	ldr	w0, [sp, #8]
    40006ce0:	121d0000 	and	w0, w0, #0x8
    40006ce4:	7100001f 	cmp	w0, #0x0
    40006ce8:	1a9f07e0 	cset	w0, ne	// ne = any
    40006cec:	12001c00 	and	w0, w0, #0xff
    40006cf0:	910043ff 	add	sp, sp, #0x10
    40006cf4:	d65f03c0 	ret

0000000040006cf8 <UART_UCR4_BF_get_BKEN>:

// BKEN
#define BKEN_SHIFT 2
#define BKEN_MASK (0b1 << BKEN_SHIFT)
UCR4_DECLARE_BIT_FIELD_FNS(BKEN, bool);
    40006cf8:	d10043ff 	sub	sp, sp, #0x10
    40006cfc:	b9000be0 	str	w0, [sp, #8]
    40006d00:	b9400be0 	ldr	w0, [sp, #8]
    40006d04:	121e0000 	and	w0, w0, #0x4
    40006d08:	7100001f 	cmp	w0, #0x0
    40006d0c:	1a9f07e0 	cset	w0, ne	// ne = any
    40006d10:	12001c00 	and	w0, w0, #0xff
    40006d14:	910043ff 	add	sp, sp, #0x10
    40006d18:	d65f03c0 	ret

0000000040006d1c <UART_UCR4_BF_get_OREN>:

// OREN
#define OREN_SHIFT 1
#define OREN_MASK (0b1 << OREN_SHIFT)
UCR4_DECLARE_BIT_FIELD_FNS(OREN, bool);
    40006d1c:	d10043ff 	sub	sp, sp, #0x10
    40006d20:	b9000be0 	str	w0, [sp, #8]
    40006d24:	b9400be0 	ldr	w0, [sp, #8]
    40006d28:	121f0000 	and	w0, w0, #0x2
    40006d2c:	7100001f 	cmp	w0, #0x0
    40006d30:	1a9f07e0 	cset	w0, ne	// ne = any
    40006d34:	12001c00 	and	w0, w0, #0xff
    40006d38:	910043ff 	add	sp, sp, #0x10
    40006d3c:	d65f03c0 	ret

0000000040006d40 <UART_UFCR_write>:
MMIO_DECLARE_REG32_VALUE_STRUCT(UFCR_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UFCR, UFCR_VALUE_STRUCT_NAME,
									UART_UFCR_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UFCR, UFCR_VALUE_STRUCT_NAME,
    40006d40:	d10043ff 	sub	sp, sp, #0x10
    40006d44:	f90007e0 	str	x0, [sp, #8]
    40006d48:	b90003e1 	str	w1, [sp]
    40006d4c:	f94007e0 	ldr	x0, [sp, #8]
    40006d50:	91024000 	add	x0, x0, #0x90
    40006d54:	aa0003e1 	mov	x1, x0
    40006d58:	b94003e0 	ldr	w0, [sp]
    40006d5c:	b9000020 	str	w0, [x1]
    40006d60:	910043ff 	add	sp, sp, #0x10
    40006d64:	d65f03c0 	ret

0000000040006d68 <UART_UFCR_BF_set_TXTL>:
								  bf_name##_SHIFT, bf_name##_MASK);

// TXTL
#define TXTL_SHIFT 10
#define TXTL_MASK (0b111111 << TXTL_SHIFT)
UFCR_DECLARE_BIT_FIELD_FNS(TXTL, uint8);
    40006d68:	d10043ff 	sub	sp, sp, #0x10
    40006d6c:	f90007e0 	str	x0, [sp, #8]
    40006d70:	39001fe1 	strb	w1, [sp, #7]
    40006d74:	f94007e0 	ldr	x0, [sp, #8]
    40006d78:	b9400000 	ldr	w0, [x0]
    40006d7c:	12106401 	and	w1, w0, #0xffff03ff
    40006d80:	39401fe0 	ldrb	w0, [sp, #7]
    40006d84:	53165400 	lsl	w0, w0, #10
    40006d88:	12003c00 	and	w0, w0, #0xffff
    40006d8c:	2a000021 	orr	w1, w1, w0
    40006d90:	f94007e0 	ldr	x0, [sp, #8]
    40006d94:	b9000001 	str	w1, [x0]
    40006d98:	910043ff 	add	sp, sp, #0x10
    40006d9c:	d65f03c0 	ret

0000000040006da0 <UART_UFCR_BF_set_RFDIV>:
	UART_UFCR_RFDIV_DIV_BY_1 = 0b101,
	UART_UFCR_RFDIV_DIV_BY_7 = 0b110,
	// 111 is reserved
} UART_UFCR_RFDIV;

UFCR_DECLARE_BIT_FIELD_FNS(RFDIV, UART_UFCR_RFDIV);
    40006da0:	d10043ff 	sub	sp, sp, #0x10
    40006da4:	f90007e0 	str	x0, [sp, #8]
    40006da8:	b90007e1 	str	w1, [sp, #4]
    40006dac:	f94007e0 	ldr	x0, [sp, #8]
    40006db0:	b9400000 	ldr	w0, [x0]
    40006db4:	12167001 	and	w1, w0, #0xfffffc7f
    40006db8:	b94007e0 	ldr	w0, [sp, #4]
    40006dbc:	53196000 	lsl	w0, w0, #7
    40006dc0:	12190800 	and	w0, w0, #0x380
    40006dc4:	2a000021 	orr	w1, w1, w0
    40006dc8:	f94007e0 	ldr	x0, [sp, #8]
    40006dcc:	b9000001 	str	w1, [x0]
    40006dd0:	910043ff 	add	sp, sp, #0x10
    40006dd4:	d65f03c0 	ret

0000000040006dd8 <UART_UFCR_BF_set_DCEDTE>:

// DCEDTE
#define DCEDTE_SHIFT 6
#define DCEDTE_MASK (0b1 << DCEDTE_SHIFT)
UFCR_DECLARE_BIT_FIELD_FNS(DCEDTE, bool);
    40006dd8:	d10043ff 	sub	sp, sp, #0x10
    40006ddc:	f90007e0 	str	x0, [sp, #8]
    40006de0:	39001fe1 	strb	w1, [sp, #7]
    40006de4:	f94007e0 	ldr	x0, [sp, #8]
    40006de8:	b9400000 	ldr	w0, [x0]
    40006dec:	12197801 	and	w1, w0, #0xffffffbf
    40006df0:	39401fe0 	ldrb	w0, [sp, #7]
    40006df4:	531a6400 	lsl	w0, w0, #6
    40006df8:	121a0000 	and	w0, w0, #0x40
    40006dfc:	2a000021 	orr	w1, w1, w0
    40006e00:	f94007e0 	ldr	x0, [sp, #8]
    40006e04:	b9000001 	str	w1, [x0]
    40006e08:	910043ff 	add	sp, sp, #0x10
    40006e0c:	d65f03c0 	ret

0000000040006e10 <UART_UFCR_BF_set_RXTL>:

// RXTL
#define RXTL_SHIFT 0
#define RXTL_MASK (0b111111 << RXTL_SHIFT)
UFCR_DECLARE_BIT_FIELD_FNS(RXTL, uint8);
    40006e10:	d10043ff 	sub	sp, sp, #0x10
    40006e14:	f90007e0 	str	x0, [sp, #8]
    40006e18:	39001fe1 	strb	w1, [sp, #7]
    40006e1c:	f94007e0 	ldr	x0, [sp, #8]
    40006e20:	b9400000 	ldr	w0, [x0]
    40006e24:	121a6401 	and	w1, w0, #0xffffffc0
    40006e28:	39401fe0 	ldrb	w0, [sp, #7]
    40006e2c:	12001400 	and	w0, w0, #0x3f
    40006e30:	2a000021 	orr	w1, w1, w0
    40006e34:	f94007e0 	ldr	x0, [sp, #8]
    40006e38:	b9000001 	str	w1, [x0]
    40006e3c:	910043ff 	add	sp, sp, #0x10
    40006e40:	d65f03c0 	ret

0000000040006e44 <UART_UMCR_write>:
MMIO_DECLARE_REG32_VALUE_STRUCT(UMCR_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UMCR, UMCR_VALUE_STRUCT_NAME,
									UART_UMCR_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UMCR, UMCR_VALUE_STRUCT_NAME,
    40006e44:	d10043ff 	sub	sp, sp, #0x10
    40006e48:	f90007e0 	str	x0, [sp, #8]
    40006e4c:	b90003e1 	str	w1, [sp]
    40006e50:	f94007e0 	ldr	x0, [sp, #8]
    40006e54:	9102e000 	add	x0, x0, #0xb8
    40006e58:	aa0003e1 	mov	x1, x0
    40006e5c:	b94003e0 	ldr	w0, [sp]
    40006e60:	b9000020 	str	w0, [x1]
    40006e64:	910043ff 	add	sp, sp, #0x10
    40006e68:	d65f03c0 	ret

0000000040006e6c <UART_URXD_read>:

#define URXD_VALUE_STRUCT_NAME UartUrxdValue

MMIO_DECLARE_REG32_VALUE_STRUCT(URXD_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, URXD, URXD_VALUE_STRUCT_NAME,
    40006e6c:	d10043ff 	sub	sp, sp, #0x10
    40006e70:	f90007e0 	str	x0, [sp, #8]
    40006e74:	f94007e0 	ldr	x0, [sp, #8]
    40006e78:	b9400000 	ldr	w0, [x0]
    40006e7c:	910043ff 	add	sp, sp, #0x10
    40006e80:	d65f03c0 	ret

0000000040006e84 <UART_URDX_BF_get_RX_DATA>:
// RX_DATA

#define RX_DATA_SHIFT 0
#define RX_DATA_MASK (0xFF << RX_DATA_SHIFT)

UART_DECLARE_BIT_FIELD_GETTER(URDX, RX_DATA, URXD_VALUE_STRUCT_NAME, uint8,
    40006e84:	d10043ff 	sub	sp, sp, #0x10
    40006e88:	b9000be0 	str	w0, [sp, #8]
    40006e8c:	b9400be0 	ldr	w0, [sp, #8]
    40006e90:	12001c00 	and	w0, w0, #0xff
    40006e94:	910043ff 	add	sp, sp, #0x10
    40006e98:	d65f03c0 	ret

0000000040006e9c <UART_USR1_read>:

#define USR1_VALUE_STRUCT_NAME UartUsr1Value

MMIO_DECLARE_REG32_VALUE_STRUCT(USR1_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, USR1, USR1_VALUE_STRUCT_NAME,
    40006e9c:	d10043ff 	sub	sp, sp, #0x10
    40006ea0:	f90007e0 	str	x0, [sp, #8]
    40006ea4:	f94007e0 	ldr	x0, [sp, #8]
    40006ea8:	91025000 	add	x0, x0, #0x94
    40006eac:	b9400000 	ldr	w0, [x0]
    40006eb0:	910043ff 	add	sp, sp, #0x10
    40006eb4:	d65f03c0 	ret

0000000040006eb8 <UART_USR1_write>:
									UART_USR1_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, USR1, USR1_VALUE_STRUCT_NAME,
    40006eb8:	d10043ff 	sub	sp, sp, #0x10
    40006ebc:	f90007e0 	str	x0, [sp, #8]
    40006ec0:	b90003e1 	str	w1, [sp]
    40006ec4:	f94007e0 	ldr	x0, [sp, #8]
    40006ec8:	91025000 	add	x0, x0, #0x94
    40006ecc:	aa0003e1 	mov	x1, x0
    40006ed0:	b94003e0 	ldr	w0, [sp]
    40006ed4:	b9000020 	str	w0, [x1]
    40006ed8:	910043ff 	add	sp, sp, #0x10
    40006edc:	d65f03c0 	ret

0000000040006ee0 <UART_USR1_BF_get_PARITYERR>:
								  bf_name##_SHIFT, bf_name##_MASK);

// PARITYERR
#define PARITYERR_SHIFT 15
#define PARITYERR_MASK (0b1 << PARITYERR_SHIFT)
USR1_DECLARE_BIT_FIELD_FNS(PARITYERR, bool);
    40006ee0:	d10043ff 	sub	sp, sp, #0x10
    40006ee4:	b9000be0 	str	w0, [sp, #8]
    40006ee8:	b9400be0 	ldr	w0, [sp, #8]
    40006eec:	12110000 	and	w0, w0, #0x8000
    40006ef0:	7100001f 	cmp	w0, #0x0
    40006ef4:	1a9f07e0 	cset	w0, ne	// ne = any
    40006ef8:	12001c00 	and	w0, w0, #0xff
    40006efc:	910043ff 	add	sp, sp, #0x10
    40006f00:	d65f03c0 	ret

0000000040006f04 <UART_USR1_BF_get_TRDY>:
USR1_DECLARE_BIT_FIELD_FNS(RTSS, bool);

// TRDY
#define TRDY_SHIFT 13
#define TRDY_MASK (0b1 << TRDY_SHIFT)
USR1_DECLARE_BIT_FIELD_FNS(TRDY, bool);
    40006f04:	d10043ff 	sub	sp, sp, #0x10
    40006f08:	b9000be0 	str	w0, [sp, #8]
    40006f0c:	b9400be0 	ldr	w0, [sp, #8]
    40006f10:	12130000 	and	w0, w0, #0x2000
    40006f14:	7100001f 	cmp	w0, #0x0
    40006f18:	1a9f07e0 	cset	w0, ne	// ne = any
    40006f1c:	12001c00 	and	w0, w0, #0xff
    40006f20:	910043ff 	add	sp, sp, #0x10
    40006f24:	d65f03c0 	ret

0000000040006f28 <UART_USR1_BF_get_RTSD>:

// RTSD
#define RTSD_SHIFT 12
#define RTSD_MASK (0b1 << RTSD_SHIFT)
USR1_DECLARE_BIT_FIELD_FNS(RTSD, bool);
    40006f28:	d10043ff 	sub	sp, sp, #0x10
    40006f2c:	b9000be0 	str	w0, [sp, #8]
    40006f30:	b9400be0 	ldr	w0, [sp, #8]
    40006f34:	12140000 	and	w0, w0, #0x1000
    40006f38:	7100001f 	cmp	w0, #0x0
    40006f3c:	1a9f07e0 	cset	w0, ne	// ne = any
    40006f40:	12001c00 	and	w0, w0, #0xff
    40006f44:	910043ff 	add	sp, sp, #0x10
    40006f48:	d65f03c0 	ret

0000000040006f4c <UART_USR1_BF_get_ESCF>:

// ESCF
#define ESCF_SHIFT 11
#define ESCF_MASK (0b1 << ESCF_SHIFT)
USR1_DECLARE_BIT_FIELD_FNS(ESCF, bool);
    40006f4c:	d10043ff 	sub	sp, sp, #0x10
    40006f50:	b9000be0 	str	w0, [sp, #8]
    40006f54:	b9400be0 	ldr	w0, [sp, #8]
    40006f58:	12150000 	and	w0, w0, #0x800
    40006f5c:	7100001f 	cmp	w0, #0x0
    40006f60:	1a9f07e0 	cset	w0, ne	// ne = any
    40006f64:	12001c00 	and	w0, w0, #0xff
    40006f68:	910043ff 	add	sp, sp, #0x10
    40006f6c:	d65f03c0 	ret

0000000040006f70 <UART_USR1_BF_get_FRAMERR>:

// FRAMERR
#define FRAMERR_SHIFT 10
#define FRAMERR_MASK (0b1 << FRAMERR_SHIFT)
USR1_DECLARE_BIT_FIELD_FNS(FRAMERR, bool);
    40006f70:	d10043ff 	sub	sp, sp, #0x10
    40006f74:	b9000be0 	str	w0, [sp, #8]
    40006f78:	b9400be0 	ldr	w0, [sp, #8]
    40006f7c:	12160000 	and	w0, w0, #0x400
    40006f80:	7100001f 	cmp	w0, #0x0
    40006f84:	1a9f07e0 	cset	w0, ne	// ne = any
    40006f88:	12001c00 	and	w0, w0, #0xff
    40006f8c:	910043ff 	add	sp, sp, #0x10
    40006f90:	d65f03c0 	ret

0000000040006f94 <UART_USR1_BF_get_RRDY>:

// RRDY
#define RRDY_SHIFT 9
#define RRDY_MASK (0b1 << RRDY_SHIFT)
USR1_DECLARE_BIT_FIELD_FNS(RRDY, bool);
    40006f94:	d10043ff 	sub	sp, sp, #0x10
    40006f98:	b9000be0 	str	w0, [sp, #8]
    40006f9c:	b9400be0 	ldr	w0, [sp, #8]
    40006fa0:	12170000 	and	w0, w0, #0x200
    40006fa4:	7100001f 	cmp	w0, #0x0
    40006fa8:	1a9f07e0 	cset	w0, ne	// ne = any
    40006fac:	12001c00 	and	w0, w0, #0xff
    40006fb0:	910043ff 	add	sp, sp, #0x10
    40006fb4:	d65f03c0 	ret

0000000040006fb8 <UART_USR1_BF_get_AGTIM>:

// AGTIM
#define AGTIM_SHIFT 8
#define AGTIM_MASK (0b1 << AGTIM_SHIFT)
USR1_DECLARE_BIT_FIELD_FNS(AGTIM, bool);
    40006fb8:	d10043ff 	sub	sp, sp, #0x10
    40006fbc:	b9000be0 	str	w0, [sp, #8]
    40006fc0:	b9400be0 	ldr	w0, [sp, #8]
    40006fc4:	12180000 	and	w0, w0, #0x100
    40006fc8:	7100001f 	cmp	w0, #0x0
    40006fcc:	1a9f07e0 	cset	w0, ne	// ne = any
    40006fd0:	12001c00 	and	w0, w0, #0xff
    40006fd4:	910043ff 	add	sp, sp, #0x10
    40006fd8:	d65f03c0 	ret

0000000040006fdc <UART_USR2_read>:

#define USR2_VALUE_STRUCT_NAME UartUsr2Value

MMIO_DECLARE_REG32_VALUE_STRUCT(USR2_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, USR2, USR2_VALUE_STRUCT_NAME,
    40006fdc:	d10043ff 	sub	sp, sp, #0x10
    40006fe0:	f90007e0 	str	x0, [sp, #8]
    40006fe4:	f94007e0 	ldr	x0, [sp, #8]
    40006fe8:	91026000 	add	x0, x0, #0x98
    40006fec:	b9400000 	ldr	w0, [x0]
    40006ff0:	910043ff 	add	sp, sp, #0x10
    40006ff4:	d65f03c0 	ret

0000000040006ff8 <UART_USR2_write>:
									UART_USR2_OFFSET);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, USR2, USR2_VALUE_STRUCT_NAME,
    40006ff8:	d10043ff 	sub	sp, sp, #0x10
    40006ffc:	f90007e0 	str	x0, [sp, #8]
    40007000:	b90003e1 	str	w1, [sp]
    40007004:	f94007e0 	ldr	x0, [sp, #8]
    40007008:	91026000 	add	x0, x0, #0x98
    4000700c:	aa0003e1 	mov	x1, x0
    40007010:	b94003e0 	ldr	w0, [sp]
    40007014:	b9000020 	str	w0, [x1]
    40007018:	910043ff 	add	sp, sp, #0x10
    4000701c:	d65f03c0 	ret

0000000040007020 <UART_USR2_BF_get_TXFE>:
USR2_DECLARE_BIT_FIELD_FNS(ADET, bool);

// TXFE
#define TXFE_SHIFT 14
#define TXFE_MASK (0b1 << TXFE_SHIFT)
USR2_DECLARE_BIT_FIELD_FNS(TXFE, bool);
    40007020:	d10043ff 	sub	sp, sp, #0x10
    40007024:	b9000be0 	str	w0, [sp, #8]
    40007028:	b9400be0 	ldr	w0, [sp, #8]
    4000702c:	12120000 	and	w0, w0, #0x4000
    40007030:	7100001f 	cmp	w0, #0x0
    40007034:	1a9f07e0 	cset	w0, ne	// ne = any
    40007038:	12001c00 	and	w0, w0, #0xff
    4000703c:	910043ff 	add	sp, sp, #0x10
    40007040:	d65f03c0 	ret

0000000040007044 <UART_USR2_BF_get_IDLE>:
USR2_DECLARE_BIT_FIELD_FNS(DTRF, bool);

// IDLE
#define IDLE_SHIFT 12
#define IDLE_MASK (0b1 << IDLE_SHIFT)
USR2_DECLARE_BIT_FIELD_FNS(IDLE, bool);
    40007044:	d10043ff 	sub	sp, sp, #0x10
    40007048:	b9000be0 	str	w0, [sp, #8]
    4000704c:	b9400be0 	ldr	w0, [sp, #8]
    40007050:	12140000 	and	w0, w0, #0x1000
    40007054:	7100001f 	cmp	w0, #0x0
    40007058:	1a9f07e0 	cset	w0, ne	// ne = any
    4000705c:	12001c00 	and	w0, w0, #0xff
    40007060:	910043ff 	add	sp, sp, #0x10
    40007064:	d65f03c0 	ret

0000000040007068 <UART_USR2_BF_get_WAKE>:
USR2_DECLARE_BIT_FIELD_FNS(IRINT, bool);

// WAKE
#define WAKE_SHIFT 7
#define WAKE_MASK (0b1 << WAKE_SHIFT)
USR2_DECLARE_BIT_FIELD_FNS(WAKE, bool);
    40007068:	d10043ff 	sub	sp, sp, #0x10
    4000706c:	b9000be0 	str	w0, [sp, #8]
    40007070:	b9400be0 	ldr	w0, [sp, #8]
    40007074:	12190000 	and	w0, w0, #0x80
    40007078:	7100001f 	cmp	w0, #0x0
    4000707c:	1a9f07e0 	cset	w0, ne	// ne = any
    40007080:	12001c00 	and	w0, w0, #0xff
    40007084:	910043ff 	add	sp, sp, #0x10
    40007088:	d65f03c0 	ret

000000004000708c <UART_USR2_BF_get_TXDC>:
USR2_DECLARE_BIT_FIELD_FNS(RTSF, bool);

// TXDC
#define TXDC_SHIFT 3
#define TXDC_MASK (0b1 << TXDC_SHIFT)
USR2_DECLARE_BIT_FIELD_FNS(TXDC, bool);
    4000708c:	d10043ff 	sub	sp, sp, #0x10
    40007090:	b9000be0 	str	w0, [sp, #8]
    40007094:	b9400be0 	ldr	w0, [sp, #8]
    40007098:	121d0000 	and	w0, w0, #0x8
    4000709c:	7100001f 	cmp	w0, #0x0
    400070a0:	1a9f07e0 	cset	w0, ne	// ne = any
    400070a4:	12001c00 	and	w0, w0, #0xff
    400070a8:	910043ff 	add	sp, sp, #0x10
    400070ac:	d65f03c0 	ret

00000000400070b0 <UART_USR2_BF_get_BRCD>:

// BRCD
#define BRCD_SHIFT 2
#define BRCD_MASK (0b1 << BRCD_SHIFT)
USR2_DECLARE_BIT_FIELD_FNS(BRCD, bool);
    400070b0:	d10043ff 	sub	sp, sp, #0x10
    400070b4:	b9000be0 	str	w0, [sp, #8]
    400070b8:	b9400be0 	ldr	w0, [sp, #8]
    400070bc:	121e0000 	and	w0, w0, #0x4
    400070c0:	7100001f 	cmp	w0, #0x0
    400070c4:	1a9f07e0 	cset	w0, ne	// ne = any
    400070c8:	12001c00 	and	w0, w0, #0xff
    400070cc:	910043ff 	add	sp, sp, #0x10
    400070d0:	d65f03c0 	ret

00000000400070d4 <UART_USR2_BF_get_ORE>:

// ORE
#define ORE_SHIFT 1
#define ORE_MASK (0b1 << ORE_SHIFT)
USR2_DECLARE_BIT_FIELD_FNS(ORE, bool);
    400070d4:	d10043ff 	sub	sp, sp, #0x10
    400070d8:	b9000be0 	str	w0, [sp, #8]
    400070dc:	b9400be0 	ldr	w0, [sp, #8]
    400070e0:	121f0000 	and	w0, w0, #0x2
    400070e4:	7100001f 	cmp	w0, #0x0
    400070e8:	1a9f07e0 	cset	w0, ne	// ne = any
    400070ec:	12001c00 	and	w0, w0, #0xff
    400070f0:	910043ff 	add	sp, sp, #0x10
    400070f4:	d65f03c0 	ret

00000000400070f8 <UART_UTS_read>:

#define UTS_VALUE_STRUCT_NAME UartUtsValue

MMIO_DECLARE_REG32_VALUE_STRUCT(UTS_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_GETTER_WITH_BASE(UART, UTS, UTS_VALUE_STRUCT_NAME,
    400070f8:	d10043ff 	sub	sp, sp, #0x10
    400070fc:	f90007e0 	str	x0, [sp, #8]
    40007100:	f94007e0 	ldr	x0, [sp, #8]
    40007104:	9102d000 	add	x0, x0, #0xb4
    40007108:	b9400000 	ldr	w0, [x0]
    4000710c:	910043ff 	add	sp, sp, #0x10
    40007110:	d65f03c0 	ret

0000000040007114 <UART_UTS_BF_get_RXEMPTY>:
UTS_DECLARE_BIT_FIELD_FNS(TXEMPTY, bool);

// RXEMPTY
#define RXEMPTY_SHIFT 5
#define RXEMPTY_MASK (0b1 << RXEMPTY_SHIFT)
UTS_DECLARE_BIT_FIELD_FNS(RXEMPTY, bool);
    40007114:	d10043ff 	sub	sp, sp, #0x10
    40007118:	b9000be0 	str	w0, [sp, #8]
    4000711c:	b9400be0 	ldr	w0, [sp, #8]
    40007120:	121b0000 	and	w0, w0, #0x20
    40007124:	7100001f 	cmp	w0, #0x0
    40007128:	1a9f07e0 	cset	w0, ne	// ne = any
    4000712c:	12001c00 	and	w0, w0, #0xff
    40007130:	910043ff 	add	sp, sp, #0x10
    40007134:	d65f03c0 	ret

0000000040007138 <UART_UTS_BF_get_TXFULL>:

// TXFULL
#define TXFULL_SHIFT 4
#define TXFULL_MASK (0b1 << TXFULL_SHIFT)
UTS_DECLARE_BIT_FIELD_FNS(TXFULL, bool);
    40007138:	d10043ff 	sub	sp, sp, #0x10
    4000713c:	b9000be0 	str	w0, [sp, #8]
    40007140:	b9400be0 	ldr	w0, [sp, #8]
    40007144:	121c0000 	and	w0, w0, #0x10
    40007148:	7100001f 	cmp	w0, #0x0
    4000714c:	1a9f07e0 	cset	w0, ne	// ne = any
    40007150:	12001c00 	and	w0, w0, #0xff
    40007154:	910043ff 	add	sp, sp, #0x10
    40007158:	d65f03c0 	ret

000000004000715c <UART_UTXD_write>:

#define UTXD_VALUE_STRUCT_NAME UartUtxdValue

MMIO_DECLARE_REG32_VALUE_STRUCT(UTXD_VALUE_STRUCT_NAME);

MMIO_DECLARE_REG32_SETTER_WITH_BASE(UART, UTXD, UTXD_VALUE_STRUCT_NAME,
    4000715c:	d10043ff 	sub	sp, sp, #0x10
    40007160:	f90007e0 	str	x0, [sp, #8]
    40007164:	b90003e1 	str	w1, [sp]
    40007168:	f94007e0 	ldr	x0, [sp, #8]
    4000716c:	91010000 	add	x0, x0, #0x40
    40007170:	aa0003e1 	mov	x1, x0
    40007174:	b94003e0 	ldr	w0, [sp]
    40007178:	b9000020 	str	w0, [x1]
    4000717c:	910043ff 	add	sp, sp, #0x10
    40007180:	d65f03c0 	ret

0000000040007184 <UART_tx_fifo_full>:
	1, 2, 4, 7, 8, 11, 12, 15,
};

// Tx fifo full
static inline bool UART_tx_fifo_full(uintptr periph_base)
{
    40007184:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40007188:	910003fd 	mov	x29, sp
    4000718c:	f9000fe0 	str	x0, [sp, #24]
	UartUtsValue uts = UART_UTS_read(periph_base);
    40007190:	f9400fe0 	ldr	x0, [sp, #24]
    40007194:	97ffffd9 	bl	400070f8 <UART_UTS_read>
    40007198:	b9002be0 	str	w0, [sp, #40]
	return UART_UTS_BF_get_TXFULL(uts);
    4000719c:	b9402be0 	ldr	w0, [sp, #40]
    400071a0:	97ffffe6 	bl	40007138 <UART_UTS_BF_get_TXFULL>
    400071a4:	12001c00 	and	w0, w0, #0xff
}
    400071a8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400071ac:	d65f03c0 	ret

00000000400071b0 <UART_putc>:

void UART_putc(UART_ID id, uint8 c)
{
    400071b0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400071b4:	910003fd 	mov	x29, sp
    400071b8:	b9001fe0 	str	w0, [sp, #28]
    400071bc:	39006fe1 	strb	w1, [sp, #27]
	UartUtxdValue utxd = {(uint32)c};
    400071c0:	39406fe0 	ldrb	w0, [sp, #27]
    400071c4:	b9002be0 	str	w0, [sp, #40]

	while (UART_tx_fifo_full(UART_N_BASE[id])) {
    400071c8:	14000002 	b	400071d0 <UART_putc+0x20>
		asm volatile("nop");
    400071cc:	d503201f 	nop
	while (UART_tx_fifo_full(UART_N_BASE[id])) {
    400071d0:	f0000000 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400071d4:	910be000 	add	x0, x0, #0x2f8
    400071d8:	b9401fe1 	ldr	w1, [sp, #28]
    400071dc:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    400071e0:	97ffffe9 	bl	40007184 <UART_tx_fifo_full>
    400071e4:	12001c00 	and	w0, w0, #0xff
    400071e8:	12000000 	and	w0, w0, #0x1
    400071ec:	7100001f 	cmp	w0, #0x0
    400071f0:	54fffee1 	b.ne	400071cc <UART_putc+0x1c>  // b.any
	}

	UART_UTXD_write(UART_N_BASE[id], utxd);
    400071f4:	f0000000 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400071f8:	910be000 	add	x0, x0, #0x2f8
    400071fc:	b9401fe1 	ldr	w1, [sp, #28]
    40007200:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    40007204:	b9402be1 	ldr	w1, [sp, #40]
    40007208:	97ffffd5 	bl	4000715c <UART_UTXD_write>
}
    4000720c:	d503201f 	nop
    40007210:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40007214:	d65f03c0 	ret

0000000040007218 <UART_puts>:

void UART_puts(const UART_ID id, const char *s)
{
    40007218:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000721c:	910003fd 	mov	x29, sp
    40007220:	b9001fe0 	str	w0, [sp, #28]
    40007224:	f9000be1 	str	x1, [sp, #16]
	while (*s) UART_putc(id, *s++);
    40007228:	14000008 	b	40007248 <UART_puts+0x30>
    4000722c:	f9400be0 	ldr	x0, [sp, #16]
    40007230:	91000401 	add	x1, x0, #0x1
    40007234:	f9000be1 	str	x1, [sp, #16]
    40007238:	39400000 	ldrb	w0, [x0]
    4000723c:	2a0003e1 	mov	w1, w0
    40007240:	b9401fe0 	ldr	w0, [sp, #28]
    40007244:	97ffffdb 	bl	400071b0 <UART_putc>
    40007248:	f9400be0 	ldr	x0, [sp, #16]
    4000724c:	39400000 	ldrb	w0, [x0]
    40007250:	7100001f 	cmp	w0, #0x0
    40007254:	54fffec1 	b.ne	4000722c <UART_puts+0x14>  // b.any
}
    40007258:	d503201f 	nop
    4000725c:	d503201f 	nop
    40007260:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007264:	d65f03c0 	ret

0000000040007268 <UART_reset>:

void UART_reset(UART_ID id)
{
    40007268:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000726c:	910003fd 	mov	x29, sp
    40007270:	b9001fe0 	str	w0, [sp, #28]
	// FIXME:

	uintptr base = UART_N_BASE[id];
    40007274:	f0000000 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40007278:	910be000 	add	x0, x0, #0x2f8
    4000727c:	b9401fe1 	ldr	w1, [sp, #28]
    40007280:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    40007284:	f90017e0 	str	x0, [sp, #40]

	UART_UCR2_write(base, (UartUcr2Value){.val = 0});
    40007288:	52800000 	mov	w0, #0x0                   	// #0
    4000728c:	2a0003e1 	mov	w1, w0
    40007290:	f94017e0 	ldr	x0, [sp, #40]
    40007294:	97fffdbb 	bl	40006980 <UART_UCR2_write>

	while (!(UART_UCR2_read(base).val & (1 << 0)));
    40007298:	d503201f 	nop
    4000729c:	f94017e0 	ldr	x0, [sp, #40]
    400072a0:	97fffdb1 	bl	40006964 <UART_UCR2_read>
    400072a4:	12000000 	and	w0, w0, #0x1
    400072a8:	7100001f 	cmp	w0, #0x0
    400072ac:	54ffff80 	b.eq	4000729c <UART_reset+0x34>  // b.none
}
    400072b0:	d503201f 	nop
    400072b4:	d503201f 	nop
    400072b8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400072bc:	d65f03c0 	ret

00000000400072c0 <UART_init>:

void UART_init(UART_ID id)
{
    400072c0:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    400072c4:	910003fd 	mov	x29, sp
    400072c8:	b9001fe0 	str	w0, [sp, #28]
	UART_reset(id);
    400072cc:	b9401fe0 	ldr	w0, [sp, #28]
    400072d0:	97ffffe6 	bl	40007268 <UART_reset>

	// 17.2.12.1 7357
	uintptr periph_base = UART_N_BASE[id];
    400072d4:	f0000000 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400072d8:	910be000 	add	x0, x0, #0x2f8
    400072dc:	b9401fe1 	ldr	w1, [sp, #28]
    400072e0:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    400072e4:	f90037e0 	str	x0, [sp, #104]

	UartUcr1Value ucr1 = {0};
    400072e8:	b90063ff 	str	wzr, [sp, #96]
	UART_UCR1_BF_set_UARTEN(&ucr1, true);
    400072ec:	910183e0 	add	x0, sp, #0x60
    400072f0:	52800021 	mov	w1, #0x1                   	// #1
    400072f4:	97fffd47 	bl	40006810 <UART_UCR1_BF_set_UARTEN>
	UART_UCR1_BF_set_RRDYEN(&ucr1, true);  // Rx IRQsw
    400072f8:	910183e0 	add	x0, sp, #0x60
    400072fc:	52800021 	mov	w1, #0x1                   	// #1
    40007300:	97fffd6b 	bl	400068ac <UART_UCR1_BF_set_RRDYEN>
	UART_UCR1_BF_set_IDEN(&ucr1, false);
    40007304:	910183e0 	add	x0, sp, #0x60
    40007308:	52800001 	mov	w1, #0x0                   	// #0
    4000730c:	97fffd7f 	bl	40006908 <UART_UCR1_BF_set_IDEN>
	UART_UCR1_write(periph_base, ucr1);
    40007310:	b94063e1 	ldr	w1, [sp, #96]
    40007314:	f94037e0 	ldr	x0, [sp, #104]
    40007318:	97fffd34 	bl	400067e8 <UART_UCR1_write>

	UartUcr2Value ucr2 = {0};
    4000731c:	b9005bff 	str	wzr, [sp, #88]
	UART_UCR2_BF_set_SRST(&ucr2, true);
    40007320:	910163e0 	add	x0, sp, #0x58
    40007324:	52800021 	mov	w1, #0x1                   	// #1
    40007328:	97fffdea 	bl	40006ad0 <UART_UCR2_BF_set_SRST>
	UART_UCR2_BF_set_RXEN(&ucr2, true);
    4000732c:	910163e0 	add	x0, sp, #0x58
    40007330:	52800021 	mov	w1, #0x1                   	// #1
    40007334:	97fffdd9 	bl	40006a98 <UART_UCR2_BF_set_RXEN>
	UART_UCR2_BF_set_TXEN(&ucr2, true);
    40007338:	910163e0 	add	x0, sp, #0x58
    4000733c:	52800021 	mov	w1, #0x1                   	// #1
    40007340:	97fffdc8 	bl	40006a60 <UART_UCR2_BF_set_TXEN>
	UART_UCR2_BF_set_WS(&ucr2, true);
    40007344:	910163e0 	add	x0, sp, #0x58
    40007348:	52800021 	mov	w1, #0x1                   	// #1
    4000734c:	97fffdae 	bl	40006a04 <UART_UCR2_BF_set_WS>
	UART_UCR2_BF_set_IRTS(&ucr2, true);
    40007350:	910163e0 	add	x0, sp, #0x58
    40007354:	52800021 	mov	w1, #0x1                   	// #1
    40007358:	97fffd9d 	bl	400069cc <UART_UCR2_BF_set_IRTS>
	UART_UCR2_write(periph_base, ucr2);
    4000735c:	b9405be1 	ldr	w1, [sp, #88]
    40007360:	f94037e0 	ldr	x0, [sp, #104]
    40007364:	97fffd87 	bl	40006980 <UART_UCR2_write>

	UartUcr3Value ucr3 = {0};
    40007368:	b90053ff 	str	wzr, [sp, #80]
	UART_UCR3_BF_set_RXDMUXSEL(&ucr3, true);
    4000736c:	910143e0 	add	x0, sp, #0x50
    40007370:	52800021 	mov	w1, #0x1                   	// #1
    40007374:	97fffe22 	bl	40006bfc <UART_UCR3_BF_set_RXDMUXSEL>
	UART_UCR3_BF_set_RXDSEN(&ucr3, false);
    40007378:	910143e0 	add	x0, sp, #0x50
    4000737c:	52800001 	mov	w1, #0x0                   	// #0
    40007380:	97fffe03 	bl	40006b8c <UART_UCR3_BF_set_RXDSEN>
	UART_UCR3_BF_set_AWAKEN(&ucr3, false);
    40007384:	910143e0 	add	x0, sp, #0x50
    40007388:	52800001 	mov	w1, #0x0                   	// #0
    4000738c:	97fffe0e 	bl	40006bc4 <UART_UCR3_BF_set_AWAKEN>

	UART_UCR3_write(periph_base, ucr3);
    40007390:	b94053e1 	ldr	w1, [sp, #80]
    40007394:	f94037e0 	ldr	x0, [sp, #104]
    40007398:	97fffde1 	bl	40006b1c <UART_UCR3_write>

	UartUcr4Value ucr4 = {0};
    4000739c:	b9004bff 	str	wzr, [sp, #72]
	UART_UCR4_BF_set_CTSTL(&ucr4, 31);
    400073a0:	910123e0 	add	x0, sp, #0x48
    400073a4:	528003e1 	mov	w1, #0x1f                  	// #31
    400073a8:	97fffe34 	bl	40006c78 <UART_UCR4_BF_set_CTSTL>
	UART_UCR4_write(periph_base, ucr4);
    400073ac:	b9404be1 	ldr	w1, [sp, #72]
    400073b0:	f94037e0 	ldr	x0, [sp, #104]
    400073b4:	97fffe27 	bl	40006c50 <UART_UCR4_write>

	UartUfcrValue ufcr = {0};		  // 0000 1010 0000 0001
    400073b8:	b90043ff 	str	wzr, [sp, #64]
	UART_UFCR_BF_set_RXTL(&ufcr, 1);  // RX fifo threashold interrupt 1
    400073bc:	910103e0 	add	x0, sp, #0x40
    400073c0:	52800021 	mov	w1, #0x1                   	// #1
    400073c4:	97fffe93 	bl	40006e10 <UART_UFCR_BF_set_RXTL>
	UART_UFCR_BF_set_TXTL(&ufcr, 1);  // TX fifo threashold interrupt 1
    400073c8:	910103e0 	add	x0, sp, #0x40
    400073cc:	52800021 	mov	w1, #0x1                   	// #1
    400073d0:	97fffe66 	bl	40006d68 <UART_UFCR_BF_set_TXTL>
	UART_UFCR_BF_set_DCEDTE(&ufcr, false);
    400073d4:	910103e0 	add	x0, sp, #0x40
    400073d8:	52800001 	mov	w1, #0x0                   	// #0
    400073dc:	97fffe7f 	bl	40006dd8 <UART_UFCR_BF_set_DCEDTE>
	UART_UFCR_BF_set_RFDIV(&ufcr, UART_UFCR_RFDIV_DIV_BY_2);
    400073e0:	910103e0 	add	x0, sp, #0x40
    400073e4:	52800081 	mov	w1, #0x4                   	// #4
    400073e8:	97fffe6e 	bl	40006da0 <UART_UFCR_BF_set_RFDIV>

	UART_UFCR_write(periph_base, ufcr);
    400073ec:	b94043e1 	ldr	w1, [sp, #64]
    400073f0:	f94037e0 	ldr	x0, [sp, #104]
    400073f4:	97fffe53 	bl	40006d40 <UART_UFCR_write>

	UartUbirValue ubir = {0};
    400073f8:	b9003bff 	str	wzr, [sp, #56]
	UART_UBIR_BF_set_INC(&ubir, 0xF);
    400073fc:	9100e3e0 	add	x0, sp, #0x38
    40007400:	528001e1 	mov	w1, #0xf                   	// #15
    40007404:	97fffcd0 	bl	40006744 <UART_UBIR_BF_set_INC>
	UART_UBIR_write(periph_base, ubir);
    40007408:	b9403be1 	ldr	w1, [sp, #56]
    4000740c:	f94037e0 	ldr	x0, [sp, #104]
    40007410:	97fffcc3 	bl	4000671c <UART_UBIR_write>

	UartUbmrValue ubmr = {0};
    40007414:	b90033ff 	str	wzr, [sp, #48]
	UART_UBMR_BF_set_MOD(&ubmr, 0x68);
    40007418:	9100c3e0 	add	x0, sp, #0x30
    4000741c:	52800d01 	mov	w1, #0x68                  	// #104
    40007420:	97fffcdf 	bl	4000679c <UART_UBMR_BF_set_MOD>
	UART_UBMR_write(periph_base, ubmr);
    40007424:	b94033e1 	ldr	w1, [sp, #48]
    40007428:	f94037e0 	ldr	x0, [sp, #104]
    4000742c:	97fffcd2 	bl	40006774 <UART_UBMR_write>

	UartUmcrValue umcr = {0};
    40007430:	b9002bff 	str	wzr, [sp, #40]
	UART_UMCR_write(periph_base, umcr);
    40007434:	b9402be1 	ldr	w1, [sp, #40]
    40007438:	f94037e0 	ldr	x0, [sp, #104]
    4000743c:	97fffe82 	bl	40006e44 <UART_UMCR_write>

	// Flush rx fifo
	UartUrxdValue urxd = UART_URXD_read(periph_base);
    40007440:	f94037e0 	ldr	x0, [sp, #104]
    40007444:	97fffe8a 	bl	40006e6c <UART_URXD_read>
    40007448:	b90023e0 	str	w0, [sp, #32]
	while (!UART_UTS_BF_get_RXEMPTY(UART_UTS_read(periph_base))) {
    4000744c:	14000003 	b	40007458 <UART_init+0x198>
		UART_URDX_BF_get_RX_DATA(urxd);
    40007450:	b94023e0 	ldr	w0, [sp, #32]
    40007454:	97fffe8c 	bl	40006e84 <UART_URDX_BF_get_RX_DATA>
	while (!UART_UTS_BF_get_RXEMPTY(UART_UTS_read(periph_base))) {
    40007458:	f94037e0 	ldr	x0, [sp, #104]
    4000745c:	97ffff27 	bl	400070f8 <UART_UTS_read>
    40007460:	97ffff2d 	bl	40007114 <UART_UTS_BF_get_RXEMPTY>
    40007464:	12001c00 	and	w0, w0, #0xff
    40007468:	52000000 	eor	w0, w0, #0x1
    4000746c:	12001c00 	and	w0, w0, #0xff
    40007470:	12000000 	and	w0, w0, #0x1
    40007474:	7100001f 	cmp	w0, #0x0
    40007478:	54fffec1 	b.ne	40007450 <UART_init+0x190>  // b.any
	}

	uint32 usr1_v = 0;
    4000747c:	b9008fff 	str	wzr, [sp, #140]
	for (size_t i = 0; i < 9; i++) {
    40007480:	f90043ff 	str	xzr, [sp, #128]
    40007484:	14000010 	b	400074c4 <UART_init+0x204>
		usr1_v |= (0b1 << USR1_IRQ_W1C_BITS[i]);
    40007488:	f0000000 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    4000748c:	910c6001 	add	x1, x0, #0x318
    40007490:	f94043e0 	ldr	x0, [sp, #128]
    40007494:	8b000020 	add	x0, x1, x0
    40007498:	39400000 	ldrb	w0, [x0]
    4000749c:	2a0003e1 	mov	w1, w0
    400074a0:	52800020 	mov	w0, #0x1                   	// #1
    400074a4:	1ac12000 	lsl	w0, w0, w1
    400074a8:	2a0003e1 	mov	w1, w0
    400074ac:	b9408fe0 	ldr	w0, [sp, #140]
    400074b0:	2a010000 	orr	w0, w0, w1
    400074b4:	b9008fe0 	str	w0, [sp, #140]
	for (size_t i = 0; i < 9; i++) {
    400074b8:	f94043e0 	ldr	x0, [sp, #128]
    400074bc:	91000400 	add	x0, x0, #0x1
    400074c0:	f90043e0 	str	x0, [sp, #128]
    400074c4:	f94043e0 	ldr	x0, [sp, #128]
    400074c8:	f100201f 	cmp	x0, #0x8
    400074cc:	54fffde9 	b.ls	40007488 <UART_init+0x1c8>  // b.plast
	}

	uint32 usr2_v = 0;
    400074d0:	b9007fff 	str	wzr, [sp, #124]
	for (size_t i = 0; i < 8; i++) {
    400074d4:	f9003bff 	str	xzr, [sp, #112]
    400074d8:	14000010 	b	40007518 <UART_init+0x258>
		usr2_v |= (0b1 << USR2_IRQ_W2C_BITS[i]);
    400074dc:	f0000000 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400074e0:	910ca001 	add	x1, x0, #0x328
    400074e4:	f9403be0 	ldr	x0, [sp, #112]
    400074e8:	8b000020 	add	x0, x1, x0
    400074ec:	39400000 	ldrb	w0, [x0]
    400074f0:	2a0003e1 	mov	w1, w0
    400074f4:	52800020 	mov	w0, #0x1                   	// #1
    400074f8:	1ac12000 	lsl	w0, w0, w1
    400074fc:	2a0003e1 	mov	w1, w0
    40007500:	b9407fe0 	ldr	w0, [sp, #124]
    40007504:	2a010000 	orr	w0, w0, w1
    40007508:	b9007fe0 	str	w0, [sp, #124]
	for (size_t i = 0; i < 8; i++) {
    4000750c:	f9403be0 	ldr	x0, [sp, #112]
    40007510:	91000400 	add	x0, x0, #0x1
    40007514:	f9003be0 	str	x0, [sp, #112]
    40007518:	f9403be0 	ldr	x0, [sp, #112]
    4000751c:	f1001c1f 	cmp	x0, #0x7
    40007520:	54fffde9 	b.ls	400074dc <UART_init+0x21c>  // b.plast
	}

	UART_USR1_write(periph_base, (UartUsr1Value){.val = usr1_v});
    40007524:	b9408fe0 	ldr	w0, [sp, #140]
    40007528:	2a0003e1 	mov	w1, w0
    4000752c:	f94037e0 	ldr	x0, [sp, #104]
    40007530:	97fffe62 	bl	40006eb8 <UART_USR1_write>
	UART_USR2_write(periph_base, (UartUsr2Value){.val = usr2_v});
    40007534:	b9407fe0 	ldr	w0, [sp, #124]
    40007538:	2a0003e1 	mov	w1, w0
    4000753c:	f94037e0 	ldr	x0, [sp, #104]
    40007540:	97fffeae 	bl	40006ff8 <UART_USR2_write>
}
    40007544:	d503201f 	nop
    40007548:	a8c97bfd 	ldp	x29, x30, [sp], #144
    4000754c:	d65f03c0 	ret

0000000040007550 <UART_read>:

bool UART_read(UART_ID id, uint8 *data)
{
    40007550:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40007554:	910003fd 	mov	x29, sp
    40007558:	b9001fe0 	str	w0, [sp, #28]
    4000755c:	f9000be1 	str	x1, [sp, #16]
	uintptr periph_base = UART_N_BASE[id];
    40007560:	f0000000 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    40007564:	910be000 	add	x0, x0, #0x2f8
    40007568:	b9401fe1 	ldr	w1, [sp, #28]
    4000756c:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    40007570:	f90017e0 	str	x0, [sp, #40]
	if (UART_UTS_BF_get_RXEMPTY(UART_UTS_read(periph_base))) return false;
    40007574:	f94017e0 	ldr	x0, [sp, #40]
    40007578:	97fffee0 	bl	400070f8 <UART_UTS_read>
    4000757c:	97fffee6 	bl	40007114 <UART_UTS_BF_get_RXEMPTY>
    40007580:	12001c00 	and	w0, w0, #0xff
    40007584:	12000000 	and	w0, w0, #0x1
    40007588:	7100001f 	cmp	w0, #0x0
    4000758c:	54000060 	b.eq	40007598 <UART_read+0x48>  // b.none
    40007590:	52800000 	mov	w0, #0x0                   	// #0
    40007594:	1400000a 	b	400075bc <UART_read+0x6c>

	UartUrxdValue urxd = UART_URXD_read(periph_base);
    40007598:	f94017e0 	ldr	x0, [sp, #40]
    4000759c:	97fffe34 	bl	40006e6c <UART_URXD_read>
    400075a0:	b90023e0 	str	w0, [sp, #32]
	*data = UART_URDX_BF_get_RX_DATA(urxd);
    400075a4:	b94023e0 	ldr	w0, [sp, #32]
    400075a8:	97fffe37 	bl	40006e84 <UART_URDX_BF_get_RX_DATA>
    400075ac:	12001c01 	and	w1, w0, #0xff
    400075b0:	f9400be0 	ldr	x0, [sp, #16]
    400075b4:	39000001 	strb	w1, [x0]

	return true;
    400075b8:	52800020 	mov	w0, #0x1                   	// #1
}
    400075bc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400075c0:	d65f03c0 	ret

00000000400075c4 <UART_get_irq_sources>:

bitfield16 UART_get_irq_sources(UART_ID id)
{
    400075c4:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    400075c8:	910003fd 	mov	x29, sp
    400075cc:	f9000bf3 	str	x19, [sp, #16]
    400075d0:	b9002fe0 	str	w0, [sp, #44]
	uintptr periph_base = UART_N_BASE[id];
    400075d4:	f0000000 	adrp	x0, 4000a000 <STDINT_BASE_REPR_CHARS+0x400>
    400075d8:	910be000 	add	x0, x0, #0x2f8
    400075dc:	b9402fe1 	ldr	w1, [sp, #44]
    400075e0:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    400075e4:	f90037e0 	str	x0, [sp, #104]

	UartUsr1Value usr1 = UART_USR1_read(periph_base);
    400075e8:	f94037e0 	ldr	x0, [sp, #104]
    400075ec:	97fffe2c 	bl	40006e9c <UART_USR1_read>
    400075f0:	b90063e0 	str	w0, [sp, #96]
	UartUsr2Value usr2 = UART_USR2_read(periph_base);
    400075f4:	f94037e0 	ldr	x0, [sp, #104]
    400075f8:	97fffe79 	bl	40006fdc <UART_USR2_read>
    400075fc:	b9005be0 	str	w0, [sp, #88]

	UartUcr1Value ucr1 = UART_UCR1_read(periph_base);
    40007600:	f94037e0 	ldr	x0, [sp, #104]
    40007604:	97fffc72 	bl	400067cc <UART_UCR1_read>
    40007608:	b90053e0 	str	w0, [sp, #80]
	UartUcr2Value ucr2 = UART_UCR2_read(periph_base);
    4000760c:	f94037e0 	ldr	x0, [sp, #104]
    40007610:	97fffcd5 	bl	40006964 <UART_UCR2_read>
    40007614:	b9004be0 	str	w0, [sp, #72]
	UartUcr3Value ucr3 = UART_UCR3_read(periph_base);
    40007618:	f94037e0 	ldr	x0, [sp, #104]
    4000761c:	97fffd39 	bl	40006b00 <UART_UCR3_read>
    40007620:	b90043e0 	str	w0, [sp, #64]
	UartUcr4Value ucr4 = UART_UCR4_read(periph_base);
    40007624:	f94037e0 	ldr	x0, [sp, #104]
    40007628:	97fffd83 	bl	40006c34 <UART_UCR4_read>
    4000762c:	b9003be0 	str	w0, [sp, #56]

	bitfield16 sources = 0;
    40007630:	7900cfff 	strh	wzr, [sp, #102]

#define SET_SRC(bit, status, enabled) \
	sources |= ((bitfield16)((status) & (enabled)) << (bit))

	/* --- RX path --- */
	SET_SRC(UART_IRQ_SRC_RRDY, UART_USR1_BF_get_RRDY(usr1),
    40007634:	b94063e0 	ldr	w0, [sp, #96]
    40007638:	97fffe57 	bl	40006f94 <UART_USR1_BF_get_RRDY>
    4000763c:	12001c00 	and	w0, w0, #0xff
    40007640:	2a0003f3 	mov	w19, w0
    40007644:	b94053e0 	ldr	w0, [sp, #80]
    40007648:	97fffc90 	bl	40006888 <UART_UCR1_BF_get_RRDYEN>
    4000764c:	12001c00 	and	w0, w0, #0xff
    40007650:	0a000260 	and	w0, w19, w0
    40007654:	12003c00 	and	w0, w0, #0xffff
    40007658:	13003c01 	sxth	w1, w0
    4000765c:	79c0cfe0 	ldrsh	w0, [sp, #102]
    40007660:	2a000020 	orr	w0, w1, w0
    40007664:	13003c00 	sxth	w0, w0
    40007668:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR1_BF_get_RRDYEN(ucr1));

	SET_SRC(UART_IRQ_SRC_IDLE, UART_USR2_BF_get_IDLE(usr2),
    4000766c:	b9405be0 	ldr	w0, [sp, #88]
    40007670:	97fffe75 	bl	40007044 <UART_USR2_BF_get_IDLE>
    40007674:	12001c00 	and	w0, w0, #0xff
    40007678:	2a0003f3 	mov	w19, w0
    4000767c:	b94053e0 	ldr	w0, [sp, #80]
    40007680:	97fffc99 	bl	400068e4 <UART_UCR1_BF_get_IDEN>
    40007684:	12001c00 	and	w0, w0, #0xff
    40007688:	0a000260 	and	w0, w19, w0
    4000768c:	12003c00 	and	w0, w0, #0xffff
    40007690:	0b000000 	add	w0, w0, w0
    40007694:	13003c01 	sxth	w1, w0
    40007698:	79c0cfe0 	ldrsh	w0, [sp, #102]
    4000769c:	2a000020 	orr	w0, w1, w0
    400076a0:	13003c00 	sxth	w0, w0
    400076a4:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR1_BF_get_IDEN(ucr1));

	SET_SRC(UART_IRQ_SRC_AGTIM, UART_USR1_BF_get_AGTIM(usr1),
    400076a8:	b94063e0 	ldr	w0, [sp, #96]
    400076ac:	97fffe43 	bl	40006fb8 <UART_USR1_BF_get_AGTIM>
    400076b0:	12001c00 	and	w0, w0, #0xff
    400076b4:	2a0003f3 	mov	w19, w0
    400076b8:	b9404be0 	ldr	w0, [sp, #72]
    400076bc:	97fffce0 	bl	40006a3c <UART_UCR2_BF_get_ATEN>
    400076c0:	12001c00 	and	w0, w0, #0xff
    400076c4:	0a000260 	and	w0, w19, w0
    400076c8:	12003c00 	and	w0, w0, #0xffff
    400076cc:	531e7400 	lsl	w0, w0, #2
    400076d0:	13003c01 	sxth	w1, w0
    400076d4:	79c0cfe0 	ldrsh	w0, [sp, #102]
    400076d8:	2a000020 	orr	w0, w1, w0
    400076dc:	13003c00 	sxth	w0, w0
    400076e0:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR2_BF_get_ATEN(ucr2));

	SET_SRC(UART_IRQ_SRC_ORE, UART_USR2_BF_get_ORE(usr2),
    400076e4:	b9405be0 	ldr	w0, [sp, #88]
    400076e8:	97fffe7b 	bl	400070d4 <UART_USR2_BF_get_ORE>
    400076ec:	12001c00 	and	w0, w0, #0xff
    400076f0:	2a0003f3 	mov	w19, w0
    400076f4:	b9403be0 	ldr	w0, [sp, #56]
    400076f8:	97fffd89 	bl	40006d1c <UART_UCR4_BF_get_OREN>
    400076fc:	12001c00 	and	w0, w0, #0xff
    40007700:	0a000260 	and	w0, w19, w0
    40007704:	12003c00 	and	w0, w0, #0xffff
    40007708:	531d7000 	lsl	w0, w0, #3
    4000770c:	13003c01 	sxth	w1, w0
    40007710:	79c0cfe0 	ldrsh	w0, [sp, #102]
    40007714:	2a000020 	orr	w0, w1, w0
    40007718:	13003c00 	sxth	w0, w0
    4000771c:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR4_BF_get_OREN(ucr4));

	SET_SRC(UART_IRQ_SRC_FRAMERR, UART_USR1_BF_get_FRAMERR(usr1),
    40007720:	b94063e0 	ldr	w0, [sp, #96]
    40007724:	97fffe13 	bl	40006f70 <UART_USR1_BF_get_FRAMERR>
    40007728:	12001c00 	and	w0, w0, #0xff
    4000772c:	2a0003f3 	mov	w19, w0
    40007730:	b94043e0 	ldr	w0, [sp, #64]
    40007734:	97fffd0d 	bl	40006b68 <UART_UCR3_BF_get_FRAERREN>
    40007738:	12001c00 	and	w0, w0, #0xff
    4000773c:	0a000260 	and	w0, w19, w0
    40007740:	12003c00 	and	w0, w0, #0xffff
    40007744:	531c6c00 	lsl	w0, w0, #4
    40007748:	13003c01 	sxth	w1, w0
    4000774c:	79c0cfe0 	ldrsh	w0, [sp, #102]
    40007750:	2a000020 	orr	w0, w1, w0
    40007754:	13003c00 	sxth	w0, w0
    40007758:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR3_BF_get_FRAERREN(ucr3));

	SET_SRC(UART_IRQ_SRC_PARITYERR, UART_USR1_BF_get_PARITYERR(usr1),
    4000775c:	b94063e0 	ldr	w0, [sp, #96]
    40007760:	97fffde0 	bl	40006ee0 <UART_USR1_BF_get_PARITYERR>
    40007764:	12001c00 	and	w0, w0, #0xff
    40007768:	2a0003f3 	mov	w19, w0
    4000776c:	b94043e0 	ldr	w0, [sp, #64]
    40007770:	97fffcf5 	bl	40006b44 <UART_UCR3_BF_get_PARERREN>
    40007774:	12001c00 	and	w0, w0, #0xff
    40007778:	0a000260 	and	w0, w19, w0
    4000777c:	12003c00 	and	w0, w0, #0xffff
    40007780:	531b6800 	lsl	w0, w0, #5
    40007784:	13003c01 	sxth	w1, w0
    40007788:	79c0cfe0 	ldrsh	w0, [sp, #102]
    4000778c:	2a000020 	orr	w0, w1, w0
    40007790:	13003c00 	sxth	w0, w0
    40007794:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR3_BF_get_PARERREN(ucr3));

	SET_SRC(UART_IRQ_SRC_BRCD, UART_USR2_BF_get_BRCD(usr2),
    40007798:	b9405be0 	ldr	w0, [sp, #88]
    4000779c:	97fffe45 	bl	400070b0 <UART_USR2_BF_get_BRCD>
    400077a0:	12001c00 	and	w0, w0, #0xff
    400077a4:	2a0003f3 	mov	w19, w0
    400077a8:	b9403be0 	ldr	w0, [sp, #56]
    400077ac:	97fffd53 	bl	40006cf8 <UART_UCR4_BF_get_BKEN>
    400077b0:	12001c00 	and	w0, w0, #0xff
    400077b4:	0a000260 	and	w0, w19, w0
    400077b8:	12003c00 	and	w0, w0, #0xffff
    400077bc:	531a6400 	lsl	w0, w0, #6
    400077c0:	13003c01 	sxth	w1, w0
    400077c4:	79c0cfe0 	ldrsh	w0, [sp, #102]
    400077c8:	2a000020 	orr	w0, w1, w0
    400077cc:	13003c00 	sxth	w0, w0
    400077d0:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR4_BF_get_BKEN(ucr4));

	/* --- TX path --- */
	SET_SRC(UART_IRQ_SRC_TRDY, UART_USR1_BF_get_TRDY(usr1),
    400077d4:	b94063e0 	ldr	w0, [sp, #96]
    400077d8:	97fffdcb 	bl	40006f04 <UART_USR1_BF_get_TRDY>
    400077dc:	12001c00 	and	w0, w0, #0xff
    400077e0:	2a0003f3 	mov	w19, w0
    400077e4:	b94053e0 	ldr	w0, [sp, #80]
    400077e8:	97fffc56 	bl	40006940 <UART_UCR1_BF_get_TRDYEN>
    400077ec:	12001c00 	and	w0, w0, #0xff
    400077f0:	0a000260 	and	w0, w19, w0
    400077f4:	12003c00 	and	w0, w0, #0xffff
    400077f8:	53196000 	lsl	w0, w0, #7
    400077fc:	13003c01 	sxth	w1, w0
    40007800:	79c0cfe0 	ldrsh	w0, [sp, #102]
    40007804:	2a000020 	orr	w0, w1, w0
    40007808:	13003c00 	sxth	w0, w0
    4000780c:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR1_BF_get_TRDYEN(ucr1));

	SET_SRC(UART_IRQ_SRC_TXFE, UART_USR2_BF_get_TXFE(usr2),
    40007810:	b9405be0 	ldr	w0, [sp, #88]
    40007814:	97fffe03 	bl	40007020 <UART_USR2_BF_get_TXFE>
    40007818:	12001c00 	and	w0, w0, #0xff
    4000781c:	2a0003f3 	mov	w19, w0
    40007820:	b94053e0 	ldr	w0, [sp, #80]
    40007824:	97fffc10 	bl	40006864 <UART_UCR1_BF_get_TXMPTYEN>
    40007828:	12001c00 	and	w0, w0, #0xff
    4000782c:	0a000260 	and	w0, w19, w0
    40007830:	12003c00 	and	w0, w0, #0xffff
    40007834:	53185c00 	lsl	w0, w0, #8
    40007838:	13003c01 	sxth	w1, w0
    4000783c:	79c0cfe0 	ldrsh	w0, [sp, #102]
    40007840:	2a000020 	orr	w0, w1, w0
    40007844:	13003c00 	sxth	w0, w0
    40007848:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR1_BF_get_TXMPTYEN(ucr1));

	SET_SRC(UART_IRQ_SRC_TXDC, UART_USR2_BF_get_TXDC(usr2),
    4000784c:	b9405be0 	ldr	w0, [sp, #88]
    40007850:	97fffe0f 	bl	4000708c <UART_USR2_BF_get_TXDC>
    40007854:	12001c00 	and	w0, w0, #0xff
    40007858:	2a0003f3 	mov	w19, w0
    4000785c:	b9403be0 	ldr	w0, [sp, #56]
    40007860:	97fffd1d 	bl	40006cd4 <UART_UCR4_BF_get_TCEN>
    40007864:	12001c00 	and	w0, w0, #0xff
    40007868:	0a000260 	and	w0, w19, w0
    4000786c:	12003c00 	and	w0, w0, #0xffff
    40007870:	53175800 	lsl	w0, w0, #9
    40007874:	13003c01 	sxth	w1, w0
    40007878:	79c0cfe0 	ldrsh	w0, [sp, #102]
    4000787c:	2a000020 	orr	w0, w1, w0
    40007880:	13003c00 	sxth	w0, w0
    40007884:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR4_BF_get_TCEN(ucr4));

	/* --- Modem / control --- */
	SET_SRC(UART_IRQ_SRC_RTSD, UART_USR1_BF_get_RTSD(usr1),
    40007888:	b94063e0 	ldr	w0, [sp, #96]
    4000788c:	97fffda7 	bl	40006f28 <UART_USR1_BF_get_RTSD>
    40007890:	12001c00 	and	w0, w0, #0xff
    40007894:	2a0003f3 	mov	w19, w0
    40007898:	b94053e0 	ldr	w0, [sp, #80]
    4000789c:	97fffbe9 	bl	40006840 <UART_UCR1_BF_get_RTSDEN>
    400078a0:	12001c00 	and	w0, w0, #0xff
    400078a4:	0a000260 	and	w0, w19, w0
    400078a8:	12003c00 	and	w0, w0, #0xffff
    400078ac:	53165400 	lsl	w0, w0, #10
    400078b0:	13003c01 	sxth	w1, w0
    400078b4:	79c0cfe0 	ldrsh	w0, [sp, #102]
    400078b8:	2a000020 	orr	w0, w1, w0
    400078bc:	13003c00 	sxth	w0, w0
    400078c0:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR1_BF_get_RTSDEN(ucr1));

	SET_SRC(UART_IRQ_SRC_WAKE, UART_USR2_BF_get_WAKE(usr2),
    400078c4:	b9405be0 	ldr	w0, [sp, #88]
    400078c8:	97fffde8 	bl	40007068 <UART_USR2_BF_get_WAKE>
    400078cc:	12001c00 	and	w0, w0, #0xff
    400078d0:	2a0003f3 	mov	w19, w0
    400078d4:	b9403be0 	ldr	w0, [sp, #56]
    400078d8:	97fffcf6 	bl	40006cb0 <UART_UCR4_BF_get_WKEN>
    400078dc:	12001c00 	and	w0, w0, #0xff
    400078e0:	0a000260 	and	w0, w19, w0
    400078e4:	12003c00 	and	w0, w0, #0xffff
    400078e8:	53155000 	lsl	w0, w0, #11
    400078ec:	13003c01 	sxth	w1, w0
    400078f0:	79c0cfe0 	ldrsh	w0, [sp, #102]
    400078f4:	2a000020 	orr	w0, w1, w0
    400078f8:	13003c00 	sxth	w0, w0
    400078fc:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR4_BF_get_WKEN(ucr4));

	SET_SRC(UART_IRQ_SRC_ESC, UART_USR1_BF_get_ESCF(usr1),
    40007900:	b94063e0 	ldr	w0, [sp, #96]
    40007904:	97fffd92 	bl	40006f4c <UART_USR1_BF_get_ESCF>
    40007908:	12001c00 	and	w0, w0, #0xff
    4000790c:	2a0003f3 	mov	w19, w0
    40007910:	b9404be0 	ldr	w0, [sp, #72]
    40007914:	97fffc25 	bl	400069a8 <UART_UCR2_BF_get_ESCI>
    40007918:	12001c00 	and	w0, w0, #0xff
    4000791c:	0a000260 	and	w0, w19, w0
    40007920:	12003c00 	and	w0, w0, #0xffff
    40007924:	53144c00 	lsl	w0, w0, #12
    40007928:	13003c01 	sxth	w1, w0
    4000792c:	79c0cfe0 	ldrsh	w0, [sp, #102]
    40007930:	2a000020 	orr	w0, w1, w0
    40007934:	13003c00 	sxth	w0, w0
    40007938:	7900cfe0 	strh	w0, [sp, #102]
			UART_UCR2_BF_get_ESCI(ucr2));

#undef SET_SRC

	return sources;
    4000793c:	7940cfe0 	ldrh	w0, [sp, #102]
}
    40007940:	f9400bf3 	ldr	x19, [sp, #16]
    40007944:	a8c77bfd 	ldp	x29, x30, [sp], #112
    40007948:	d65f03c0 	ret
	...

Disassembly of section .vectors:

0000000040008000 <__vectors_start>:
.section .vectors, "ax"
.global _el2_vector_table
.align 11
_el2_vector_table:
//  0..3: Current EL, SP0
    SET_VENTRY _el2_cur_sp0_sync
    40008000:	17ffe400 	b	40001000 <_el2_cur_sp0_sync>
    40008004:	d503201f 	nop
    40008008:	d503201f 	nop
    4000800c:	d503201f 	nop
    40008010:	d503201f 	nop
    40008014:	d503201f 	nop
    40008018:	d503201f 	nop
    4000801c:	d503201f 	nop
    40008020:	d503201f 	nop
    40008024:	d503201f 	nop
    40008028:	d503201f 	nop
    4000802c:	d503201f 	nop
    40008030:	d503201f 	nop
    40008034:	d503201f 	nop
    40008038:	d503201f 	nop
    4000803c:	d503201f 	nop
    40008040:	d503201f 	nop
    40008044:	d503201f 	nop
    40008048:	d503201f 	nop
    4000804c:	d503201f 	nop
    40008050:	d503201f 	nop
    40008054:	d503201f 	nop
    40008058:	d503201f 	nop
    4000805c:	d503201f 	nop
    40008060:	d503201f 	nop
    40008064:	d503201f 	nop
    40008068:	d503201f 	nop
    4000806c:	d503201f 	nop
    40008070:	d503201f 	nop
    40008074:	d503201f 	nop
    40008078:	d503201f 	nop
    4000807c:	d503201f 	nop
    SET_VENTRY _el2_cur_sp0_irq
    40008080:	17ffe404 	b	40001090 <_el2_cur_sp0_irq>
    40008084:	d503201f 	nop
    40008088:	d503201f 	nop
    4000808c:	d503201f 	nop
    40008090:	d503201f 	nop
    40008094:	d503201f 	nop
    40008098:	d503201f 	nop
    4000809c:	d503201f 	nop
    400080a0:	d503201f 	nop
    400080a4:	d503201f 	nop
    400080a8:	d503201f 	nop
    400080ac:	d503201f 	nop
    400080b0:	d503201f 	nop
    400080b4:	d503201f 	nop
    400080b8:	d503201f 	nop
    400080bc:	d503201f 	nop
    400080c0:	d503201f 	nop
    400080c4:	d503201f 	nop
    400080c8:	d503201f 	nop
    400080cc:	d503201f 	nop
    400080d0:	d503201f 	nop
    400080d4:	d503201f 	nop
    400080d8:	d503201f 	nop
    400080dc:	d503201f 	nop
    400080e0:	d503201f 	nop
    400080e4:	d503201f 	nop
    400080e8:	d503201f 	nop
    400080ec:	d503201f 	nop
    400080f0:	d503201f 	nop
    400080f4:	d503201f 	nop
    400080f8:	d503201f 	nop
    400080fc:	d503201f 	nop
    SET_VENTRY _el2_cur_sp0_fiq
    40008100:	17ffe408 	b	40001120 <_el2_cur_sp0_fiq>
    40008104:	d503201f 	nop
    40008108:	d503201f 	nop
    4000810c:	d503201f 	nop
    40008110:	d503201f 	nop
    40008114:	d503201f 	nop
    40008118:	d503201f 	nop
    4000811c:	d503201f 	nop
    40008120:	d503201f 	nop
    40008124:	d503201f 	nop
    40008128:	d503201f 	nop
    4000812c:	d503201f 	nop
    40008130:	d503201f 	nop
    40008134:	d503201f 	nop
    40008138:	d503201f 	nop
    4000813c:	d503201f 	nop
    40008140:	d503201f 	nop
    40008144:	d503201f 	nop
    40008148:	d503201f 	nop
    4000814c:	d503201f 	nop
    40008150:	d503201f 	nop
    40008154:	d503201f 	nop
    40008158:	d503201f 	nop
    4000815c:	d503201f 	nop
    40008160:	d503201f 	nop
    40008164:	d503201f 	nop
    40008168:	d503201f 	nop
    4000816c:	d503201f 	nop
    40008170:	d503201f 	nop
    40008174:	d503201f 	nop
    40008178:	d503201f 	nop
    4000817c:	d503201f 	nop
    SET_VENTRY _el2_cur_sp0_serror
    40008180:	17ffe40c 	b	400011b0 <_el2_cur_sp0_serror>
    40008184:	d503201f 	nop
    40008188:	d503201f 	nop
    4000818c:	d503201f 	nop
    40008190:	d503201f 	nop
    40008194:	d503201f 	nop
    40008198:	d503201f 	nop
    4000819c:	d503201f 	nop
    400081a0:	d503201f 	nop
    400081a4:	d503201f 	nop
    400081a8:	d503201f 	nop
    400081ac:	d503201f 	nop
    400081b0:	d503201f 	nop
    400081b4:	d503201f 	nop
    400081b8:	d503201f 	nop
    400081bc:	d503201f 	nop
    400081c0:	d503201f 	nop
    400081c4:	d503201f 	nop
    400081c8:	d503201f 	nop
    400081cc:	d503201f 	nop
    400081d0:	d503201f 	nop
    400081d4:	d503201f 	nop
    400081d8:	d503201f 	nop
    400081dc:	d503201f 	nop
    400081e0:	d503201f 	nop
    400081e4:	d503201f 	nop
    400081e8:	d503201f 	nop
    400081ec:	d503201f 	nop
    400081f0:	d503201f 	nop
    400081f4:	d503201f 	nop
    400081f8:	d503201f 	nop
    400081fc:	d503201f 	nop
//  4..7: Current EL, SPx 
    SET_VENTRY _el2_cur_spx_sync
    40008200:	17ffe410 	b	40001240 <_el2_cur_spx_sync>
    40008204:	d503201f 	nop
    40008208:	d503201f 	nop
    4000820c:	d503201f 	nop
    40008210:	d503201f 	nop
    40008214:	d503201f 	nop
    40008218:	d503201f 	nop
    4000821c:	d503201f 	nop
    40008220:	d503201f 	nop
    40008224:	d503201f 	nop
    40008228:	d503201f 	nop
    4000822c:	d503201f 	nop
    40008230:	d503201f 	nop
    40008234:	d503201f 	nop
    40008238:	d503201f 	nop
    4000823c:	d503201f 	nop
    40008240:	d503201f 	nop
    40008244:	d503201f 	nop
    40008248:	d503201f 	nop
    4000824c:	d503201f 	nop
    40008250:	d503201f 	nop
    40008254:	d503201f 	nop
    40008258:	d503201f 	nop
    4000825c:	d503201f 	nop
    40008260:	d503201f 	nop
    40008264:	d503201f 	nop
    40008268:	d503201f 	nop
    4000826c:	d503201f 	nop
    40008270:	d503201f 	nop
    40008274:	d503201f 	nop
    40008278:	d503201f 	nop
    4000827c:	d503201f 	nop
    SET_VENTRY _el2_cur_spx_irq
    40008280:	17ffe414 	b	400012d0 <_el2_cur_spx_irq>
    40008284:	d503201f 	nop
    40008288:	d503201f 	nop
    4000828c:	d503201f 	nop
    40008290:	d503201f 	nop
    40008294:	d503201f 	nop
    40008298:	d503201f 	nop
    4000829c:	d503201f 	nop
    400082a0:	d503201f 	nop
    400082a4:	d503201f 	nop
    400082a8:	d503201f 	nop
    400082ac:	d503201f 	nop
    400082b0:	d503201f 	nop
    400082b4:	d503201f 	nop
    400082b8:	d503201f 	nop
    400082bc:	d503201f 	nop
    400082c0:	d503201f 	nop
    400082c4:	d503201f 	nop
    400082c8:	d503201f 	nop
    400082cc:	d503201f 	nop
    400082d0:	d503201f 	nop
    400082d4:	d503201f 	nop
    400082d8:	d503201f 	nop
    400082dc:	d503201f 	nop
    400082e0:	d503201f 	nop
    400082e4:	d503201f 	nop
    400082e8:	d503201f 	nop
    400082ec:	d503201f 	nop
    400082f0:	d503201f 	nop
    400082f4:	d503201f 	nop
    400082f8:	d503201f 	nop
    400082fc:	d503201f 	nop
    SET_VENTRY _el2_cur_spx_fiq
    40008300:	17ffe418 	b	40001360 <_el2_cur_spx_fiq>
    40008304:	d503201f 	nop
    40008308:	d503201f 	nop
    4000830c:	d503201f 	nop
    40008310:	d503201f 	nop
    40008314:	d503201f 	nop
    40008318:	d503201f 	nop
    4000831c:	d503201f 	nop
    40008320:	d503201f 	nop
    40008324:	d503201f 	nop
    40008328:	d503201f 	nop
    4000832c:	d503201f 	nop
    40008330:	d503201f 	nop
    40008334:	d503201f 	nop
    40008338:	d503201f 	nop
    4000833c:	d503201f 	nop
    40008340:	d503201f 	nop
    40008344:	d503201f 	nop
    40008348:	d503201f 	nop
    4000834c:	d503201f 	nop
    40008350:	d503201f 	nop
    40008354:	d503201f 	nop
    40008358:	d503201f 	nop
    4000835c:	d503201f 	nop
    40008360:	d503201f 	nop
    40008364:	d503201f 	nop
    40008368:	d503201f 	nop
    4000836c:	d503201f 	nop
    40008370:	d503201f 	nop
    40008374:	d503201f 	nop
    40008378:	d503201f 	nop
    4000837c:	d503201f 	nop
    SET_VENTRY _el2_cur_spx_serror
    40008380:	17ffe41c 	b	400013f0 <_el2_cur_spx_serror>
    40008384:	d503201f 	nop
    40008388:	d503201f 	nop
    4000838c:	d503201f 	nop
    40008390:	d503201f 	nop
    40008394:	d503201f 	nop
    40008398:	d503201f 	nop
    4000839c:	d503201f 	nop
    400083a0:	d503201f 	nop
    400083a4:	d503201f 	nop
    400083a8:	d503201f 	nop
    400083ac:	d503201f 	nop
    400083b0:	d503201f 	nop
    400083b4:	d503201f 	nop
    400083b8:	d503201f 	nop
    400083bc:	d503201f 	nop
    400083c0:	d503201f 	nop
    400083c4:	d503201f 	nop
    400083c8:	d503201f 	nop
    400083cc:	d503201f 	nop
    400083d0:	d503201f 	nop
    400083d4:	d503201f 	nop
    400083d8:	d503201f 	nop
    400083dc:	d503201f 	nop
    400083e0:	d503201f 	nop
    400083e4:	d503201f 	nop
    400083e8:	d503201f 	nop
    400083ec:	d503201f 	nop
    400083f0:	d503201f 	nop
    400083f4:	d503201f 	nop
    400083f8:	d503201f 	nop
    400083fc:	d503201f 	nop
//  8..11: Lower EL, AArch64
    SET_VENTRY _el2_low_a64_sync
    40008400:	17ffe420 	b	40001480 <_el2_low_a64_sync>
    40008404:	d503201f 	nop
    40008408:	d503201f 	nop
    4000840c:	d503201f 	nop
    40008410:	d503201f 	nop
    40008414:	d503201f 	nop
    40008418:	d503201f 	nop
    4000841c:	d503201f 	nop
    40008420:	d503201f 	nop
    40008424:	d503201f 	nop
    40008428:	d503201f 	nop
    4000842c:	d503201f 	nop
    40008430:	d503201f 	nop
    40008434:	d503201f 	nop
    40008438:	d503201f 	nop
    4000843c:	d503201f 	nop
    40008440:	d503201f 	nop
    40008444:	d503201f 	nop
    40008448:	d503201f 	nop
    4000844c:	d503201f 	nop
    40008450:	d503201f 	nop
    40008454:	d503201f 	nop
    40008458:	d503201f 	nop
    4000845c:	d503201f 	nop
    40008460:	d503201f 	nop
    40008464:	d503201f 	nop
    40008468:	d503201f 	nop
    4000846c:	d503201f 	nop
    40008470:	d503201f 	nop
    40008474:	d503201f 	nop
    40008478:	d503201f 	nop
    4000847c:	d503201f 	nop
    SET_VENTRY _el2_low_a64_irq
    40008480:	17ffe424 	b	40001510 <_el2_low_a64_irq>
    40008484:	d503201f 	nop
    40008488:	d503201f 	nop
    4000848c:	d503201f 	nop
    40008490:	d503201f 	nop
    40008494:	d503201f 	nop
    40008498:	d503201f 	nop
    4000849c:	d503201f 	nop
    400084a0:	d503201f 	nop
    400084a4:	d503201f 	nop
    400084a8:	d503201f 	nop
    400084ac:	d503201f 	nop
    400084b0:	d503201f 	nop
    400084b4:	d503201f 	nop
    400084b8:	d503201f 	nop
    400084bc:	d503201f 	nop
    400084c0:	d503201f 	nop
    400084c4:	d503201f 	nop
    400084c8:	d503201f 	nop
    400084cc:	d503201f 	nop
    400084d0:	d503201f 	nop
    400084d4:	d503201f 	nop
    400084d8:	d503201f 	nop
    400084dc:	d503201f 	nop
    400084e0:	d503201f 	nop
    400084e4:	d503201f 	nop
    400084e8:	d503201f 	nop
    400084ec:	d503201f 	nop
    400084f0:	d503201f 	nop
    400084f4:	d503201f 	nop
    400084f8:	d503201f 	nop
    400084fc:	d503201f 	nop
    SET_VENTRY _el2_low_a64_fiq
    40008500:	17ffe428 	b	400015a0 <_el2_low_a64_fiq>
    40008504:	d503201f 	nop
    40008508:	d503201f 	nop
    4000850c:	d503201f 	nop
    40008510:	d503201f 	nop
    40008514:	d503201f 	nop
    40008518:	d503201f 	nop
    4000851c:	d503201f 	nop
    40008520:	d503201f 	nop
    40008524:	d503201f 	nop
    40008528:	d503201f 	nop
    4000852c:	d503201f 	nop
    40008530:	d503201f 	nop
    40008534:	d503201f 	nop
    40008538:	d503201f 	nop
    4000853c:	d503201f 	nop
    40008540:	d503201f 	nop
    40008544:	d503201f 	nop
    40008548:	d503201f 	nop
    4000854c:	d503201f 	nop
    40008550:	d503201f 	nop
    40008554:	d503201f 	nop
    40008558:	d503201f 	nop
    4000855c:	d503201f 	nop
    40008560:	d503201f 	nop
    40008564:	d503201f 	nop
    40008568:	d503201f 	nop
    4000856c:	d503201f 	nop
    40008570:	d503201f 	nop
    40008574:	d503201f 	nop
    40008578:	d503201f 	nop
    4000857c:	d503201f 	nop
    SET_VENTRY _el2_low_a64_serror
    40008580:	17ffe42c 	b	40001630 <_el2_low_a64_serror>
    40008584:	d503201f 	nop
    40008588:	d503201f 	nop
    4000858c:	d503201f 	nop
    40008590:	d503201f 	nop
    40008594:	d503201f 	nop
    40008598:	d503201f 	nop
    4000859c:	d503201f 	nop
    400085a0:	d503201f 	nop
    400085a4:	d503201f 	nop
    400085a8:	d503201f 	nop
    400085ac:	d503201f 	nop
    400085b0:	d503201f 	nop
    400085b4:	d503201f 	nop
    400085b8:	d503201f 	nop
    400085bc:	d503201f 	nop
    400085c0:	d503201f 	nop
    400085c4:	d503201f 	nop
    400085c8:	d503201f 	nop
    400085cc:	d503201f 	nop
    400085d0:	d503201f 	nop
    400085d4:	d503201f 	nop
    400085d8:	d503201f 	nop
    400085dc:	d503201f 	nop
    400085e0:	d503201f 	nop
    400085e4:	d503201f 	nop
    400085e8:	d503201f 	nop
    400085ec:	d503201f 	nop
    400085f0:	d503201f 	nop
    400085f4:	d503201f 	nop
    400085f8:	d503201f 	nop
    400085fc:	d503201f 	nop
//  12..15: Lower EL, AArch32 
    SET_VENTRY _el2_low_a32_sync
    40008600:	17ffe430 	b	400016c0 <_el2_low_a32_sync>
    40008604:	d503201f 	nop
    40008608:	d503201f 	nop
    4000860c:	d503201f 	nop
    40008610:	d503201f 	nop
    40008614:	d503201f 	nop
    40008618:	d503201f 	nop
    4000861c:	d503201f 	nop
    40008620:	d503201f 	nop
    40008624:	d503201f 	nop
    40008628:	d503201f 	nop
    4000862c:	d503201f 	nop
    40008630:	d503201f 	nop
    40008634:	d503201f 	nop
    40008638:	d503201f 	nop
    4000863c:	d503201f 	nop
    40008640:	d503201f 	nop
    40008644:	d503201f 	nop
    40008648:	d503201f 	nop
    4000864c:	d503201f 	nop
    40008650:	d503201f 	nop
    40008654:	d503201f 	nop
    40008658:	d503201f 	nop
    4000865c:	d503201f 	nop
    40008660:	d503201f 	nop
    40008664:	d503201f 	nop
    40008668:	d503201f 	nop
    4000866c:	d503201f 	nop
    40008670:	d503201f 	nop
    40008674:	d503201f 	nop
    40008678:	d503201f 	nop
    4000867c:	d503201f 	nop
    SET_VENTRY _el2_low_a32_irq
    40008680:	17ffe434 	b	40001750 <_el2_low_a32_irq>
    40008684:	d503201f 	nop
    40008688:	d503201f 	nop
    4000868c:	d503201f 	nop
    40008690:	d503201f 	nop
    40008694:	d503201f 	nop
    40008698:	d503201f 	nop
    4000869c:	d503201f 	nop
    400086a0:	d503201f 	nop
    400086a4:	d503201f 	nop
    400086a8:	d503201f 	nop
    400086ac:	d503201f 	nop
    400086b0:	d503201f 	nop
    400086b4:	d503201f 	nop
    400086b8:	d503201f 	nop
    400086bc:	d503201f 	nop
    400086c0:	d503201f 	nop
    400086c4:	d503201f 	nop
    400086c8:	d503201f 	nop
    400086cc:	d503201f 	nop
    400086d0:	d503201f 	nop
    400086d4:	d503201f 	nop
    400086d8:	d503201f 	nop
    400086dc:	d503201f 	nop
    400086e0:	d503201f 	nop
    400086e4:	d503201f 	nop
    400086e8:	d503201f 	nop
    400086ec:	d503201f 	nop
    400086f0:	d503201f 	nop
    400086f4:	d503201f 	nop
    400086f8:	d503201f 	nop
    400086fc:	d503201f 	nop
    SET_VENTRY _el2_low_a32_fiq
    40008700:	17ffe438 	b	400017e0 <_el2_low_a32_fiq>
    40008704:	d503201f 	nop
    40008708:	d503201f 	nop
    4000870c:	d503201f 	nop
    40008710:	d503201f 	nop
    40008714:	d503201f 	nop
    40008718:	d503201f 	nop
    4000871c:	d503201f 	nop
    40008720:	d503201f 	nop
    40008724:	d503201f 	nop
    40008728:	d503201f 	nop
    4000872c:	d503201f 	nop
    40008730:	d503201f 	nop
    40008734:	d503201f 	nop
    40008738:	d503201f 	nop
    4000873c:	d503201f 	nop
    40008740:	d503201f 	nop
    40008744:	d503201f 	nop
    40008748:	d503201f 	nop
    4000874c:	d503201f 	nop
    40008750:	d503201f 	nop
    40008754:	d503201f 	nop
    40008758:	d503201f 	nop
    4000875c:	d503201f 	nop
    40008760:	d503201f 	nop
    40008764:	d503201f 	nop
    40008768:	d503201f 	nop
    4000876c:	d503201f 	nop
    40008770:	d503201f 	nop
    40008774:	d503201f 	nop
    40008778:	d503201f 	nop
    4000877c:	d503201f 	nop
    SET_VENTRY _el2_low_a32_serror
    40008780:	17ffe43c 	b	40001870 <_el2_low_a32_serror>
	...

0000000040008800 <_el1_vector_table>:
.section .vectors, "ax"
.global _el1_vector_table
.align 11
_el1_vector_table:
//  0..3: Current EL, SP0
    SET_VENTRY _el1_cur_sp0_sync
    40008800:	17ffe800 	b	40002800 <_el1_cur_sp0_sync>
    40008804:	d503201f 	nop
    40008808:	d503201f 	nop
    4000880c:	d503201f 	nop
    40008810:	d503201f 	nop
    40008814:	d503201f 	nop
    40008818:	d503201f 	nop
    4000881c:	d503201f 	nop
    40008820:	d503201f 	nop
    40008824:	d503201f 	nop
    40008828:	d503201f 	nop
    4000882c:	d503201f 	nop
    40008830:	d503201f 	nop
    40008834:	d503201f 	nop
    40008838:	d503201f 	nop
    4000883c:	d503201f 	nop
    40008840:	d503201f 	nop
    40008844:	d503201f 	nop
    40008848:	d503201f 	nop
    4000884c:	d503201f 	nop
    40008850:	d503201f 	nop
    40008854:	d503201f 	nop
    40008858:	d503201f 	nop
    4000885c:	d503201f 	nop
    40008860:	d503201f 	nop
    40008864:	d503201f 	nop
    40008868:	d503201f 	nop
    4000886c:	d503201f 	nop
    40008870:	d503201f 	nop
    40008874:	d503201f 	nop
    40008878:	d503201f 	nop
    4000887c:	d503201f 	nop
    SET_VENTRY _el1_cur_sp0_irq
    40008880:	17ffe804 	b	40002890 <_el1_cur_sp0_irq>
    40008884:	d503201f 	nop
    40008888:	d503201f 	nop
    4000888c:	d503201f 	nop
    40008890:	d503201f 	nop
    40008894:	d503201f 	nop
    40008898:	d503201f 	nop
    4000889c:	d503201f 	nop
    400088a0:	d503201f 	nop
    400088a4:	d503201f 	nop
    400088a8:	d503201f 	nop
    400088ac:	d503201f 	nop
    400088b0:	d503201f 	nop
    400088b4:	d503201f 	nop
    400088b8:	d503201f 	nop
    400088bc:	d503201f 	nop
    400088c0:	d503201f 	nop
    400088c4:	d503201f 	nop
    400088c8:	d503201f 	nop
    400088cc:	d503201f 	nop
    400088d0:	d503201f 	nop
    400088d4:	d503201f 	nop
    400088d8:	d503201f 	nop
    400088dc:	d503201f 	nop
    400088e0:	d503201f 	nop
    400088e4:	d503201f 	nop
    400088e8:	d503201f 	nop
    400088ec:	d503201f 	nop
    400088f0:	d503201f 	nop
    400088f4:	d503201f 	nop
    400088f8:	d503201f 	nop
    400088fc:	d503201f 	nop
    SET_VENTRY _el1_cur_sp0_fiq
    40008900:	17ffe808 	b	40002920 <_el1_cur_sp0_fiq>
    40008904:	d503201f 	nop
    40008908:	d503201f 	nop
    4000890c:	d503201f 	nop
    40008910:	d503201f 	nop
    40008914:	d503201f 	nop
    40008918:	d503201f 	nop
    4000891c:	d503201f 	nop
    40008920:	d503201f 	nop
    40008924:	d503201f 	nop
    40008928:	d503201f 	nop
    4000892c:	d503201f 	nop
    40008930:	d503201f 	nop
    40008934:	d503201f 	nop
    40008938:	d503201f 	nop
    4000893c:	d503201f 	nop
    40008940:	d503201f 	nop
    40008944:	d503201f 	nop
    40008948:	d503201f 	nop
    4000894c:	d503201f 	nop
    40008950:	d503201f 	nop
    40008954:	d503201f 	nop
    40008958:	d503201f 	nop
    4000895c:	d503201f 	nop
    40008960:	d503201f 	nop
    40008964:	d503201f 	nop
    40008968:	d503201f 	nop
    4000896c:	d503201f 	nop
    40008970:	d503201f 	nop
    40008974:	d503201f 	nop
    40008978:	d503201f 	nop
    4000897c:	d503201f 	nop
    SET_VENTRY _el1_cur_sp0_serror
    40008980:	17ffe80c 	b	400029b0 <_el1_cur_sp0_serror>
    40008984:	d503201f 	nop
    40008988:	d503201f 	nop
    4000898c:	d503201f 	nop
    40008990:	d503201f 	nop
    40008994:	d503201f 	nop
    40008998:	d503201f 	nop
    4000899c:	d503201f 	nop
    400089a0:	d503201f 	nop
    400089a4:	d503201f 	nop
    400089a8:	d503201f 	nop
    400089ac:	d503201f 	nop
    400089b0:	d503201f 	nop
    400089b4:	d503201f 	nop
    400089b8:	d503201f 	nop
    400089bc:	d503201f 	nop
    400089c0:	d503201f 	nop
    400089c4:	d503201f 	nop
    400089c8:	d503201f 	nop
    400089cc:	d503201f 	nop
    400089d0:	d503201f 	nop
    400089d4:	d503201f 	nop
    400089d8:	d503201f 	nop
    400089dc:	d503201f 	nop
    400089e0:	d503201f 	nop
    400089e4:	d503201f 	nop
    400089e8:	d503201f 	nop
    400089ec:	d503201f 	nop
    400089f0:	d503201f 	nop
    400089f4:	d503201f 	nop
    400089f8:	d503201f 	nop
    400089fc:	d503201f 	nop
//  4..7: Current EL, SPx 
    SET_VENTRY _el1_cur_spx_sync
    40008a00:	17ffe810 	b	40002a40 <_el1_cur_spx_sync>
    40008a04:	d503201f 	nop
    40008a08:	d503201f 	nop
    40008a0c:	d503201f 	nop
    40008a10:	d503201f 	nop
    40008a14:	d503201f 	nop
    40008a18:	d503201f 	nop
    40008a1c:	d503201f 	nop
    40008a20:	d503201f 	nop
    40008a24:	d503201f 	nop
    40008a28:	d503201f 	nop
    40008a2c:	d503201f 	nop
    40008a30:	d503201f 	nop
    40008a34:	d503201f 	nop
    40008a38:	d503201f 	nop
    40008a3c:	d503201f 	nop
    40008a40:	d503201f 	nop
    40008a44:	d503201f 	nop
    40008a48:	d503201f 	nop
    40008a4c:	d503201f 	nop
    40008a50:	d503201f 	nop
    40008a54:	d503201f 	nop
    40008a58:	d503201f 	nop
    40008a5c:	d503201f 	nop
    40008a60:	d503201f 	nop
    40008a64:	d503201f 	nop
    40008a68:	d503201f 	nop
    40008a6c:	d503201f 	nop
    40008a70:	d503201f 	nop
    40008a74:	d503201f 	nop
    40008a78:	d503201f 	nop
    40008a7c:	d503201f 	nop
    SET_VENTRY _el1_cur_spx_irq
    40008a80:	17ffe814 	b	40002ad0 <_el1_cur_spx_irq>
    40008a84:	d503201f 	nop
    40008a88:	d503201f 	nop
    40008a8c:	d503201f 	nop
    40008a90:	d503201f 	nop
    40008a94:	d503201f 	nop
    40008a98:	d503201f 	nop
    40008a9c:	d503201f 	nop
    40008aa0:	d503201f 	nop
    40008aa4:	d503201f 	nop
    40008aa8:	d503201f 	nop
    40008aac:	d503201f 	nop
    40008ab0:	d503201f 	nop
    40008ab4:	d503201f 	nop
    40008ab8:	d503201f 	nop
    40008abc:	d503201f 	nop
    40008ac0:	d503201f 	nop
    40008ac4:	d503201f 	nop
    40008ac8:	d503201f 	nop
    40008acc:	d503201f 	nop
    40008ad0:	d503201f 	nop
    40008ad4:	d503201f 	nop
    40008ad8:	d503201f 	nop
    40008adc:	d503201f 	nop
    40008ae0:	d503201f 	nop
    40008ae4:	d503201f 	nop
    40008ae8:	d503201f 	nop
    40008aec:	d503201f 	nop
    40008af0:	d503201f 	nop
    40008af4:	d503201f 	nop
    40008af8:	d503201f 	nop
    40008afc:	d503201f 	nop
    SET_VENTRY _el1_cur_spx_fiq
    40008b00:	17ffe818 	b	40002b60 <_el1_cur_spx_fiq>
    40008b04:	d503201f 	nop
    40008b08:	d503201f 	nop
    40008b0c:	d503201f 	nop
    40008b10:	d503201f 	nop
    40008b14:	d503201f 	nop
    40008b18:	d503201f 	nop
    40008b1c:	d503201f 	nop
    40008b20:	d503201f 	nop
    40008b24:	d503201f 	nop
    40008b28:	d503201f 	nop
    40008b2c:	d503201f 	nop
    40008b30:	d503201f 	nop
    40008b34:	d503201f 	nop
    40008b38:	d503201f 	nop
    40008b3c:	d503201f 	nop
    40008b40:	d503201f 	nop
    40008b44:	d503201f 	nop
    40008b48:	d503201f 	nop
    40008b4c:	d503201f 	nop
    40008b50:	d503201f 	nop
    40008b54:	d503201f 	nop
    40008b58:	d503201f 	nop
    40008b5c:	d503201f 	nop
    40008b60:	d503201f 	nop
    40008b64:	d503201f 	nop
    40008b68:	d503201f 	nop
    40008b6c:	d503201f 	nop
    40008b70:	d503201f 	nop
    40008b74:	d503201f 	nop
    40008b78:	d503201f 	nop
    40008b7c:	d503201f 	nop
    SET_VENTRY _el1_cur_spx_serror
    40008b80:	17ffe81c 	b	40002bf0 <_el1_cur_spx_serror>
    40008b84:	d503201f 	nop
    40008b88:	d503201f 	nop
    40008b8c:	d503201f 	nop
    40008b90:	d503201f 	nop
    40008b94:	d503201f 	nop
    40008b98:	d503201f 	nop
    40008b9c:	d503201f 	nop
    40008ba0:	d503201f 	nop
    40008ba4:	d503201f 	nop
    40008ba8:	d503201f 	nop
    40008bac:	d503201f 	nop
    40008bb0:	d503201f 	nop
    40008bb4:	d503201f 	nop
    40008bb8:	d503201f 	nop
    40008bbc:	d503201f 	nop
    40008bc0:	d503201f 	nop
    40008bc4:	d503201f 	nop
    40008bc8:	d503201f 	nop
    40008bcc:	d503201f 	nop
    40008bd0:	d503201f 	nop
    40008bd4:	d503201f 	nop
    40008bd8:	d503201f 	nop
    40008bdc:	d503201f 	nop
    40008be0:	d503201f 	nop
    40008be4:	d503201f 	nop
    40008be8:	d503201f 	nop
    40008bec:	d503201f 	nop
    40008bf0:	d503201f 	nop
    40008bf4:	d503201f 	nop
    40008bf8:	d503201f 	nop
    40008bfc:	d503201f 	nop
//  8..11: Lower EL, AArch64
    SET_VENTRY _el1_low_a64_sync
    40008c00:	17ffe820 	b	40002c80 <_el1_low_a64_sync>
    40008c04:	d503201f 	nop
    40008c08:	d503201f 	nop
    40008c0c:	d503201f 	nop
    40008c10:	d503201f 	nop
    40008c14:	d503201f 	nop
    40008c18:	d503201f 	nop
    40008c1c:	d503201f 	nop
    40008c20:	d503201f 	nop
    40008c24:	d503201f 	nop
    40008c28:	d503201f 	nop
    40008c2c:	d503201f 	nop
    40008c30:	d503201f 	nop
    40008c34:	d503201f 	nop
    40008c38:	d503201f 	nop
    40008c3c:	d503201f 	nop
    40008c40:	d503201f 	nop
    40008c44:	d503201f 	nop
    40008c48:	d503201f 	nop
    40008c4c:	d503201f 	nop
    40008c50:	d503201f 	nop
    40008c54:	d503201f 	nop
    40008c58:	d503201f 	nop
    40008c5c:	d503201f 	nop
    40008c60:	d503201f 	nop
    40008c64:	d503201f 	nop
    40008c68:	d503201f 	nop
    40008c6c:	d503201f 	nop
    40008c70:	d503201f 	nop
    40008c74:	d503201f 	nop
    40008c78:	d503201f 	nop
    40008c7c:	d503201f 	nop
    SET_VENTRY _el1_low_a64_irq
    40008c80:	17ffe824 	b	40002d10 <_el1_low_a64_irq>
    40008c84:	d503201f 	nop
    40008c88:	d503201f 	nop
    40008c8c:	d503201f 	nop
    40008c90:	d503201f 	nop
    40008c94:	d503201f 	nop
    40008c98:	d503201f 	nop
    40008c9c:	d503201f 	nop
    40008ca0:	d503201f 	nop
    40008ca4:	d503201f 	nop
    40008ca8:	d503201f 	nop
    40008cac:	d503201f 	nop
    40008cb0:	d503201f 	nop
    40008cb4:	d503201f 	nop
    40008cb8:	d503201f 	nop
    40008cbc:	d503201f 	nop
    40008cc0:	d503201f 	nop
    40008cc4:	d503201f 	nop
    40008cc8:	d503201f 	nop
    40008ccc:	d503201f 	nop
    40008cd0:	d503201f 	nop
    40008cd4:	d503201f 	nop
    40008cd8:	d503201f 	nop
    40008cdc:	d503201f 	nop
    40008ce0:	d503201f 	nop
    40008ce4:	d503201f 	nop
    40008ce8:	d503201f 	nop
    40008cec:	d503201f 	nop
    40008cf0:	d503201f 	nop
    40008cf4:	d503201f 	nop
    40008cf8:	d503201f 	nop
    40008cfc:	d503201f 	nop
    SET_VENTRY _el1_low_a64_fiq
    40008d00:	17ffe828 	b	40002da0 <_el1_low_a64_fiq>
    40008d04:	d503201f 	nop
    40008d08:	d503201f 	nop
    40008d0c:	d503201f 	nop
    40008d10:	d503201f 	nop
    40008d14:	d503201f 	nop
    40008d18:	d503201f 	nop
    40008d1c:	d503201f 	nop
    40008d20:	d503201f 	nop
    40008d24:	d503201f 	nop
    40008d28:	d503201f 	nop
    40008d2c:	d503201f 	nop
    40008d30:	d503201f 	nop
    40008d34:	d503201f 	nop
    40008d38:	d503201f 	nop
    40008d3c:	d503201f 	nop
    40008d40:	d503201f 	nop
    40008d44:	d503201f 	nop
    40008d48:	d503201f 	nop
    40008d4c:	d503201f 	nop
    40008d50:	d503201f 	nop
    40008d54:	d503201f 	nop
    40008d58:	d503201f 	nop
    40008d5c:	d503201f 	nop
    40008d60:	d503201f 	nop
    40008d64:	d503201f 	nop
    40008d68:	d503201f 	nop
    40008d6c:	d503201f 	nop
    40008d70:	d503201f 	nop
    40008d74:	d503201f 	nop
    40008d78:	d503201f 	nop
    40008d7c:	d503201f 	nop
    SET_VENTRY _el1_low_a64_serror
    40008d80:	17ffe82c 	b	40002e30 <_el1_low_a64_serror>
    40008d84:	d503201f 	nop
    40008d88:	d503201f 	nop
    40008d8c:	d503201f 	nop
    40008d90:	d503201f 	nop
    40008d94:	d503201f 	nop
    40008d98:	d503201f 	nop
    40008d9c:	d503201f 	nop
    40008da0:	d503201f 	nop
    40008da4:	d503201f 	nop
    40008da8:	d503201f 	nop
    40008dac:	d503201f 	nop
    40008db0:	d503201f 	nop
    40008db4:	d503201f 	nop
    40008db8:	d503201f 	nop
    40008dbc:	d503201f 	nop
    40008dc0:	d503201f 	nop
    40008dc4:	d503201f 	nop
    40008dc8:	d503201f 	nop
    40008dcc:	d503201f 	nop
    40008dd0:	d503201f 	nop
    40008dd4:	d503201f 	nop
    40008dd8:	d503201f 	nop
    40008ddc:	d503201f 	nop
    40008de0:	d503201f 	nop
    40008de4:	d503201f 	nop
    40008de8:	d503201f 	nop
    40008dec:	d503201f 	nop
    40008df0:	d503201f 	nop
    40008df4:	d503201f 	nop
    40008df8:	d503201f 	nop
    40008dfc:	d503201f 	nop
//  12..15: Lower EL, AArch32 
    SET_VENTRY _el1_low_a32_sync
    40008e00:	17ffe830 	b	40002ec0 <_el1_low_a32_sync>
    40008e04:	d503201f 	nop
    40008e08:	d503201f 	nop
    40008e0c:	d503201f 	nop
    40008e10:	d503201f 	nop
    40008e14:	d503201f 	nop
    40008e18:	d503201f 	nop
    40008e1c:	d503201f 	nop
    40008e20:	d503201f 	nop
    40008e24:	d503201f 	nop
    40008e28:	d503201f 	nop
    40008e2c:	d503201f 	nop
    40008e30:	d503201f 	nop
    40008e34:	d503201f 	nop
    40008e38:	d503201f 	nop
    40008e3c:	d503201f 	nop
    40008e40:	d503201f 	nop
    40008e44:	d503201f 	nop
    40008e48:	d503201f 	nop
    40008e4c:	d503201f 	nop
    40008e50:	d503201f 	nop
    40008e54:	d503201f 	nop
    40008e58:	d503201f 	nop
    40008e5c:	d503201f 	nop
    40008e60:	d503201f 	nop
    40008e64:	d503201f 	nop
    40008e68:	d503201f 	nop
    40008e6c:	d503201f 	nop
    40008e70:	d503201f 	nop
    40008e74:	d503201f 	nop
    40008e78:	d503201f 	nop
    40008e7c:	d503201f 	nop
    SET_VENTRY _el1_low_a32_irq
    40008e80:	17ffe834 	b	40002f50 <_el1_low_a32_irq>
    40008e84:	d503201f 	nop
    40008e88:	d503201f 	nop
    40008e8c:	d503201f 	nop
    40008e90:	d503201f 	nop
    40008e94:	d503201f 	nop
    40008e98:	d503201f 	nop
    40008e9c:	d503201f 	nop
    40008ea0:	d503201f 	nop
    40008ea4:	d503201f 	nop
    40008ea8:	d503201f 	nop
    40008eac:	d503201f 	nop
    40008eb0:	d503201f 	nop
    40008eb4:	d503201f 	nop
    40008eb8:	d503201f 	nop
    40008ebc:	d503201f 	nop
    40008ec0:	d503201f 	nop
    40008ec4:	d503201f 	nop
    40008ec8:	d503201f 	nop
    40008ecc:	d503201f 	nop
    40008ed0:	d503201f 	nop
    40008ed4:	d503201f 	nop
    40008ed8:	d503201f 	nop
    40008edc:	d503201f 	nop
    40008ee0:	d503201f 	nop
    40008ee4:	d503201f 	nop
    40008ee8:	d503201f 	nop
    40008eec:	d503201f 	nop
    40008ef0:	d503201f 	nop
    40008ef4:	d503201f 	nop
    40008ef8:	d503201f 	nop
    40008efc:	d503201f 	nop
    SET_VENTRY _el1_low_a32_fiq
    40008f00:	17ffe838 	b	40002fe0 <_el1_low_a32_fiq>
    40008f04:	d503201f 	nop
    40008f08:	d503201f 	nop
    40008f0c:	d503201f 	nop
    40008f10:	d503201f 	nop
    40008f14:	d503201f 	nop
    40008f18:	d503201f 	nop
    40008f1c:	d503201f 	nop
    40008f20:	d503201f 	nop
    40008f24:	d503201f 	nop
    40008f28:	d503201f 	nop
    40008f2c:	d503201f 	nop
    40008f30:	d503201f 	nop
    40008f34:	d503201f 	nop
    40008f38:	d503201f 	nop
    40008f3c:	d503201f 	nop
    40008f40:	d503201f 	nop
    40008f44:	d503201f 	nop
    40008f48:	d503201f 	nop
    40008f4c:	d503201f 	nop
    40008f50:	d503201f 	nop
    40008f54:	d503201f 	nop
    40008f58:	d503201f 	nop
    40008f5c:	d503201f 	nop
    40008f60:	d503201f 	nop
    40008f64:	d503201f 	nop
    40008f68:	d503201f 	nop
    40008f6c:	d503201f 	nop
    40008f70:	d503201f 	nop
    40008f74:	d503201f 	nop
    40008f78:	d503201f 	nop
    40008f7c:	d503201f 	nop
    SET_VENTRY _el1_low_a32_serror
    40008f80:	17ffe83c 	b	40003070 <_el1_low_a32_serror>
	...

Disassembly of section .rodata:

0000000040008fc0 <UART_IRQ_HANDLERS-0x38>:
    40008fc0:	61686e55 	.inst	0x61686e55 ; undefined
    40008fc4:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    40008fc8:	41552064 	.inst	0x41552064 ; undefined
    40008fcc:	69205452 	stgp	x18, x21, [x2, #-1024]
    40008fd0:	00007172 	udf	#29042
    40008fd4:	00000000 	udf	#0
    40008fd8:	6372735f 	.inst	0x6372735f ; undefined
    40008fdc:	72656b2f 	.inst	0x72656b2f ; undefined
    40008fe0:	2f6c656e 	.inst	0x2f6c656e ; undefined
    40008fe4:	2f717269 	fcmla	v9.4h, v19.4h, v17.h[1], #270
    40008fe8:	646e6168 	.inst	0x646e6168 ; undefined
    40008fec:	7372656c 	.inst	0x7372656c ; undefined
    40008ff0:	7261752f 	.inst	0x7261752f ; undefined
    40008ff4:	00632e74 	.inst	0x00632e74 ; undefined

0000000040008ff8 <UART_IRQ_HANDLERS>:
static const uart_irq_handler UART_IRQ_HANDLERS[UART_IRQ_SRC_COUNT] = {
    40008ff8:	400035bc 	.inst	0x400035bc ; undefined
    40008ffc:	00000000 	udf	#0
    40009000:	4000360c 	.inst	0x4000360c ; undefined
    40009004:	00000000 	udf	#0
    40009008:	4000360c 	.inst	0x4000360c ; undefined
    4000900c:	00000000 	udf	#0
    40009010:	4000360c 	.inst	0x4000360c ; undefined
    40009014:	00000000 	udf	#0
    40009018:	4000360c 	.inst	0x4000360c ; undefined
    4000901c:	00000000 	udf	#0
    40009020:	4000360c 	.inst	0x4000360c ; undefined
    40009024:	00000000 	udf	#0
    40009028:	4000360c 	.inst	0x4000360c ; undefined
    4000902c:	00000000 	udf	#0
    40009030:	4000360c 	.inst	0x4000360c ; undefined
    40009034:	00000000 	udf	#0
    40009038:	4000360c 	.inst	0x4000360c ; undefined
    4000903c:	00000000 	udf	#0
    40009040:	4000360c 	.inst	0x4000360c ; undefined
    40009044:	00000000 	udf	#0
    40009048:	4000360c 	.inst	0x4000360c ; undefined
    4000904c:	00000000 	udf	#0
    40009050:	4000360c 	.inst	0x4000360c ; undefined
    40009054:	00000000 	udf	#0
    40009058:	4000360c 	.inst	0x4000360c ; undefined
    4000905c:	00000000 	udf	#0
    40009060:	61686e55 	.inst	0x61686e55 ; undefined
    40009064:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    40009068:	00000064 	udf	#100
    4000906c:	00000000 	udf	#0
    40009070:	0000002d 	udf	#45
    40009074:	00000000 	udf	#0
    40009078:	41484e55 	.inst	0x41484e55 ; undefined
    4000907c:	454c444e 	saddwt	z14.h, z2.h, z12.b
    40009080:	52492044 	.inst	0x52492044 ; undefined
    40009084:	00000051 	udf	#81
    40009088:	6372735f 	.inst	0x6372735f ; undefined
    4000908c:	72656b2f 	.inst	0x72656b2f ; undefined
    40009090:	2f6c656e 	.inst	0x2f6c656e ; undefined
    40009094:	2f717269 	fcmla	v9.4h, v19.4h, v17.h[1], #270
    40009098:	2e717269 	uabdl	v9.4s, v19.4h, v17.4h
    4000909c:	00000063 	udf	#99
    400090a0:	6c6c6548 	ldnp	d8, d25, [x10, #-320]
    400090a4:	6f77206f 	umlal2	v15.4s, v3.8h, v7.h[3]
    400090a8:	21646c72 	.inst	0x21646c72 ; undefined
    400090ac:	00000d0a 	udf	#3338
    400090b0:	20314c45 	.inst	0x20314c45 ; undefined
    400090b4:	45435845 	usubwb	z5.h, z2.h, z3.b
    400090b8:	4f495450 	shl	v16.2d, v2.2d, #9
    400090bc:	6320214e 	.inst	0x6320214e ; undefined
    400090c0:	70737275 	adr	x21, 400eff0f <src+0xe568f>
    400090c4:	71696630 	subs	w16, w17, #0xa59, lsl #12
	...
    400090d0:	6372735f 	.inst	0x6372735f ; undefined
    400090d4:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400090d8:	6378652f 	.inst	0x6378652f ; undefined
    400090dc:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400090e0:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400090e4:	646e6168 	.inst	0x646e6168 ; undefined
    400090e8:	7372656c 	.inst	0x7372656c ; undefined
    400090ec:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400090f0:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400090f4:	7275635f 	.inst	0x7275635f ; undefined
    400090f8:	3070735f 	adr	xzr, 400e9f61 <src+0xdf6e1>
    400090fc:	7169665f 	cmp	w18, #0xa59, lsl #12
    40009100:	0000632e 	udf	#25390
    40009104:	00000000 	udf	#0
    40009108:	20314c45 	.inst	0x20314c45 ; undefined
    4000910c:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009110:	4f495450 	shl	v16.2d, v2.2d, #9
    40009114:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009118:	3361776f 	.inst	0x3361776f ; undefined
    4000911c:	72657332 	.inst	0x72657332 ; undefined
    40009120:	00726f72 	.inst	0x00726f72 ; undefined
    40009124:	00000000 	udf	#0
    40009128:	6372735f 	.inst	0x6372735f ; undefined
    4000912c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009130:	6378652f 	.inst	0x6378652f ; undefined
    40009134:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009138:	2f736e6f 	.inst	0x2f736e6f ; undefined
    4000913c:	646e6168 	.inst	0x646e6168 ; undefined
    40009140:	7372656c 	.inst	0x7372656c ; undefined
    40009144:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009148:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    4000914c:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009150:	3233615f 	orr	wsp, w10, #0xffffe03f
    40009154:	7265735f 	.inst	0x7265735f ; undefined
    40009158:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
    4000915c:	00000063 	udf	#99
    40009160:	20314c45 	.inst	0x20314c45 ; undefined
    40009164:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009168:	4f495450 	shl	v16.2d, v2.2d, #9
    4000916c:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009170:	3361776f 	.inst	0x3361776f ; undefined
    40009174:	71696632 	subs	w18, w17, #0xa59, lsl #12
	...
    40009180:	6372735f 	.inst	0x6372735f ; undefined
    40009184:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009188:	6378652f 	.inst	0x6378652f ; undefined
    4000918c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009190:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009194:	646e6168 	.inst	0x646e6168 ; undefined
    40009198:	7372656c 	.inst	0x7372656c ; undefined
    4000919c:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400091a0:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400091a4:	776f6c5f 	.inst	0x776f6c5f ; undefined
    400091a8:	3233615f 	orr	wsp, w10, #0xffffe03f
    400091ac:	7169665f 	cmp	w18, #0xa59, lsl #12
    400091b0:	0000632e 	udf	#25390
    400091b4:	00000000 	udf	#0
    400091b8:	20314c45 	.inst	0x20314c45 ; undefined
    400091bc:	45435845 	usubwb	z5.h, z2.h, z3.b
    400091c0:	4f495450 	shl	v16.2d, v2.2d, #9
    400091c4:	6c20214e 	stnp	d14, d8, [x10, #-512]
    400091c8:	3661776f 	tbz	w15, #12, 4000c0b4 <src+0x1834>
    400091cc:	6e797334 	uabdl2	v20.4s, v25.8h, v25.8h
    400091d0:	00000063 	udf	#99
    400091d4:	00000000 	udf	#0
    400091d8:	6372735f 	.inst	0x6372735f ; undefined
    400091dc:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400091e0:	6378652f 	.inst	0x6378652f ; undefined
    400091e4:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400091e8:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400091ec:	646e6168 	.inst	0x646e6168 ; undefined
    400091f0:	7372656c 	.inst	0x7372656c ; undefined
    400091f4:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400091f8:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400091fc:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009200:	3436615f 	cbz	wzr, 40075e28 <src+0x6b5a8>
    40009204:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    40009208:	00632e63 	.inst	0x00632e63 ; undefined
    4000920c:	00000000 	udf	#0
    40009210:	20314c45 	.inst	0x20314c45 ; undefined
    40009214:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009218:	4f495450 	shl	v16.2d, v2.2d, #9
    4000921c:	6320214e 	.inst	0x6320214e ; undefined
    40009220:	70737275 	adr	x21, 400f006f <src+0xe57ef>
    40009224:	6e797378 	uabdl2	v24.4s, v27.8h, v25.8h
    40009228:	00000063 	udf	#99
    4000922c:	00000000 	udf	#0
    40009230:	6372735f 	.inst	0x6372735f ; undefined
    40009234:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009238:	6378652f 	.inst	0x6378652f ; undefined
    4000923c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009240:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009244:	646e6168 	.inst	0x646e6168 ; undefined
    40009248:	7372656c 	.inst	0x7372656c ; undefined
    4000924c:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009250:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009254:	7275635f 	.inst	0x7275635f ; undefined
    40009258:	7870735f 	stuminlh	w16, [x26]
    4000925c:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    40009260:	00632e63 	.inst	0x00632e63 ; undefined
    40009264:	00000000 	udf	#0
    40009268:	20314c45 	.inst	0x20314c45 ; undefined
    4000926c:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009270:	4f495450 	shl	v16.2d, v2.2d, #9
    40009274:	6320214e 	.inst	0x6320214e ; undefined
    40009278:	70737275 	adr	x21, 400f00c7 <src+0xe5847>
    4000927c:	71696678 	subs	w24, w19, #0xa59, lsl #12
	...
    40009288:	6372735f 	.inst	0x6372735f ; undefined
    4000928c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009290:	6378652f 	.inst	0x6378652f ; undefined
    40009294:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009298:	2f736e6f 	.inst	0x2f736e6f ; undefined
    4000929c:	646e6168 	.inst	0x646e6168 ; undefined
    400092a0:	7372656c 	.inst	0x7372656c ; undefined
    400092a4:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400092a8:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400092ac:	7275635f 	.inst	0x7275635f ; undefined
    400092b0:	7870735f 	stuminlh	w16, [x26]
    400092b4:	7169665f 	cmp	w18, #0xa59, lsl #12
    400092b8:	0000632e 	udf	#25390
    400092bc:	00000000 	udf	#0
    400092c0:	20314c45 	.inst	0x20314c45 ; undefined
    400092c4:	45435845 	usubwb	z5.h, z2.h, z3.b
    400092c8:	4f495450 	shl	v16.2d, v2.2d, #9
    400092cc:	6320214e 	.inst	0x6320214e ; undefined
    400092d0:	70737275 	adr	x21, 400f011f <src+0xe589f>
    400092d4:	72657378 	.inst	0x72657378 ; undefined
    400092d8:	00726f72 	.inst	0x00726f72 ; undefined
    400092dc:	00000000 	udf	#0
    400092e0:	6372735f 	.inst	0x6372735f ; undefined
    400092e4:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400092e8:	6378652f 	.inst	0x6378652f ; undefined
    400092ec:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400092f0:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400092f4:	646e6168 	.inst	0x646e6168 ; undefined
    400092f8:	7372656c 	.inst	0x7372656c ; undefined
    400092fc:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009300:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009304:	7275635f 	.inst	0x7275635f ; undefined
    40009308:	7870735f 	stuminlh	w16, [x26]
    4000930c:	7265735f 	.inst	0x7265735f ; undefined
    40009310:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
    40009314:	00000063 	udf	#99
    40009318:	20314c45 	.inst	0x20314c45 ; undefined
    4000931c:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009320:	4f495450 	shl	v16.2d, v2.2d, #9
    40009324:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009328:	3361776f 	.inst	0x3361776f ; undefined
    4000932c:	71726932 	subs	w18, w9, #0xc9a, lsl #12
	...
    40009338:	6372735f 	.inst	0x6372735f ; undefined
    4000933c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009340:	6378652f 	.inst	0x6378652f ; undefined
    40009344:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009348:	2f736e6f 	.inst	0x2f736e6f ; undefined
    4000934c:	646e6168 	.inst	0x646e6168 ; undefined
    40009350:	7372656c 	.inst	0x7372656c ; undefined
    40009354:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009358:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    4000935c:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009360:	3233615f 	orr	wsp, w10, #0xffffe03f
    40009364:	7172695f 	cmp	w10, #0xc9a, lsl #12
    40009368:	0000632e 	udf	#25390
    4000936c:	00000000 	udf	#0
    40009370:	20314c45 	.inst	0x20314c45 ; undefined
    40009374:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009378:	4f495450 	shl	v16.2d, v2.2d, #9
    4000937c:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009380:	3661776f 	tbz	w15, #12, 4000c26c <src+0x19ec>
    40009384:	71696634 	subs	w20, w17, #0xa59, lsl #12
	...
    40009390:	6372735f 	.inst	0x6372735f ; undefined
    40009394:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009398:	6378652f 	.inst	0x6378652f ; undefined
    4000939c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400093a0:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400093a4:	646e6168 	.inst	0x646e6168 ; undefined
    400093a8:	7372656c 	.inst	0x7372656c ; undefined
    400093ac:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400093b0:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400093b4:	776f6c5f 	.inst	0x776f6c5f ; undefined
    400093b8:	3436615f 	cbz	wzr, 40075fe0 <src+0x6b760>
    400093bc:	7169665f 	cmp	w18, #0xa59, lsl #12
    400093c0:	0000632e 	udf	#25390
    400093c4:	00000000 	udf	#0
    400093c8:	20314c45 	.inst	0x20314c45 ; undefined
    400093cc:	45435845 	usubwb	z5.h, z2.h, z3.b
    400093d0:	4f495450 	shl	v16.2d, v2.2d, #9
    400093d4:	6c20214e 	stnp	d14, d8, [x10, #-512]
    400093d8:	3661776f 	tbz	w15, #12, 4000c2c4 <src+0x1a44>
    400093dc:	71726934 	subs	w20, w9, #0xc9a, lsl #12
	...
    400093e8:	6372735f 	.inst	0x6372735f ; undefined
    400093ec:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400093f0:	6378652f 	.inst	0x6378652f ; undefined
    400093f4:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400093f8:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400093fc:	646e6168 	.inst	0x646e6168 ; undefined
    40009400:	7372656c 	.inst	0x7372656c ; undefined
    40009404:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009408:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    4000940c:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009410:	3436615f 	cbz	wzr, 40076038 <src+0x6b7b8>
    40009414:	7172695f 	cmp	w10, #0xc9a, lsl #12
    40009418:	0000632e 	udf	#25390
    4000941c:	00000000 	udf	#0
    40009420:	20314c45 	.inst	0x20314c45 ; undefined
    40009424:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009428:	4f495450 	shl	v16.2d, v2.2d, #9
    4000942c:	6320214e 	.inst	0x6320214e ; undefined
    40009430:	70737275 	adr	x21, 400f027f <src+0xe59ff>
    40009434:	6e797330 	uabdl2	v16.4s, v25.8h, v25.8h
    40009438:	00000063 	udf	#99
    4000943c:	00000000 	udf	#0
    40009440:	6372735f 	.inst	0x6372735f ; undefined
    40009444:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009448:	6378652f 	.inst	0x6378652f ; undefined
    4000944c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009450:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009454:	646e6168 	.inst	0x646e6168 ; undefined
    40009458:	7372656c 	.inst	0x7372656c ; undefined
    4000945c:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009460:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009464:	7275635f 	.inst	0x7275635f ; undefined
    40009468:	3070735f 	adr	xzr, 400ea2d1 <src+0xdfa51>
    4000946c:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    40009470:	00632e63 	.inst	0x00632e63 ; undefined
    40009474:	00000000 	udf	#0
    40009478:	20314c45 	.inst	0x20314c45 ; undefined
    4000947c:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009480:	4f495450 	shl	v16.2d, v2.2d, #9
    40009484:	6320214e 	.inst	0x6320214e ; undefined
    40009488:	70737275 	adr	x21, 400f02d7 <src+0xe5a57>
    4000948c:	71726930 	subs	w16, w9, #0xc9a, lsl #12
	...
    40009498:	6372735f 	.inst	0x6372735f ; undefined
    4000949c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400094a0:	6378652f 	.inst	0x6378652f ; undefined
    400094a4:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400094a8:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400094ac:	646e6168 	.inst	0x646e6168 ; undefined
    400094b0:	7372656c 	.inst	0x7372656c ; undefined
    400094b4:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400094b8:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400094bc:	7275635f 	.inst	0x7275635f ; undefined
    400094c0:	3070735f 	adr	xzr, 400ea329 <src+0xdfaa9>
    400094c4:	7172695f 	cmp	w10, #0xc9a, lsl #12
    400094c8:	0000632e 	udf	#25390
    400094cc:	00000000 	udf	#0
    400094d0:	20314c45 	.inst	0x20314c45 ; undefined
    400094d4:	45435845 	usubwb	z5.h, z2.h, z3.b
    400094d8:	4f495450 	shl	v16.2d, v2.2d, #9
    400094dc:	6c20214e 	stnp	d14, d8, [x10, #-512]
    400094e0:	3661776f 	tbz	w15, #12, 4000c3cc <src+0x1b4c>
    400094e4:	72657334 	.inst	0x72657334 ; undefined
    400094e8:	00726f72 	.inst	0x00726f72 ; undefined
    400094ec:	00000000 	udf	#0
    400094f0:	6372735f 	.inst	0x6372735f ; undefined
    400094f4:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400094f8:	6378652f 	.inst	0x6378652f ; undefined
    400094fc:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009500:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009504:	646e6168 	.inst	0x646e6168 ; undefined
    40009508:	7372656c 	.inst	0x7372656c ; undefined
    4000950c:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009510:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009514:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009518:	3436615f 	cbz	wzr, 40076140 <src+0x6b8c0>
    4000951c:	7265735f 	.inst	0x7265735f ; undefined
    40009520:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
    40009524:	00000063 	udf	#99
    40009528:	20314c45 	.inst	0x20314c45 ; undefined
    4000952c:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009530:	4f495450 	shl	v16.2d, v2.2d, #9
    40009534:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009538:	3361776f 	.inst	0x3361776f ; undefined
    4000953c:	6e797332 	uabdl2	v18.4s, v25.8h, v25.8h
    40009540:	00000063 	udf	#99
    40009544:	00000000 	udf	#0
    40009548:	6372735f 	.inst	0x6372735f ; undefined
    4000954c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009550:	6378652f 	.inst	0x6378652f ; undefined
    40009554:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009558:	2f736e6f 	.inst	0x2f736e6f ; undefined
    4000955c:	646e6168 	.inst	0x646e6168 ; undefined
    40009560:	7372656c 	.inst	0x7372656c ; undefined
    40009564:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    40009568:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    4000956c:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009570:	3233615f 	orr	wsp, w10, #0xffffe03f
    40009574:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    40009578:	00632e63 	.inst	0x00632e63 ; undefined
    4000957c:	00000000 	udf	#0
    40009580:	20314c45 	.inst	0x20314c45 ; undefined
    40009584:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009588:	4f495450 	shl	v16.2d, v2.2d, #9
    4000958c:	6320214e 	.inst	0x6320214e ; undefined
    40009590:	70737275 	adr	x21, 400f03df <src+0xe5b5f>
    40009594:	72657330 	.inst	0x72657330 ; undefined
    40009598:	00726f72 	.inst	0x00726f72 ; undefined
    4000959c:	00000000 	udf	#0
    400095a0:	6372735f 	.inst	0x6372735f ; undefined
    400095a4:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400095a8:	6378652f 	.inst	0x6378652f ; undefined
    400095ac:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400095b0:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400095b4:	646e6168 	.inst	0x646e6168 ; undefined
    400095b8:	7372656c 	.inst	0x7372656c ; undefined
    400095bc:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400095c0:	316c652f 	adds	w15, w9, #0xb19, lsl #12
    400095c4:	7275635f 	.inst	0x7275635f ; undefined
    400095c8:	3070735f 	adr	xzr, 400ea431 <src+0xdfbb1>
    400095cc:	7265735f 	.inst	0x7265735f ; undefined
    400095d0:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
    400095d4:	00000063 	udf	#99
    400095d8:	20324c45 	.inst	0x20324c45 ; undefined
    400095dc:	45435845 	usubwb	z5.h, z2.h, z3.b
    400095e0:	4f495450 	shl	v16.2d, v2.2d, #9
    400095e4:	6c20214e 	stnp	d14, d8, [x10, #-512]
    400095e8:	3361776f 	.inst	0x3361776f ; undefined
    400095ec:	72657332 	.inst	0x72657332 ; undefined
    400095f0:	00726f72 	.inst	0x00726f72 ; undefined
    400095f4:	00000000 	udf	#0
    400095f8:	6372735f 	.inst	0x6372735f ; undefined
    400095fc:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009600:	6378652f 	.inst	0x6378652f ; undefined
    40009604:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009608:	2f736e6f 	.inst	0x2f736e6f ; undefined
    4000960c:	646e6168 	.inst	0x646e6168 ; undefined
    40009610:	7372656c 	.inst	0x7372656c ; undefined
    40009614:	326c652f 	.inst	0x326c652f ; undefined
    40009618:	326c652f 	.inst	0x326c652f ; undefined
    4000961c:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009620:	3233615f 	orr	wsp, w10, #0xffffe03f
    40009624:	7265735f 	.inst	0x7265735f ; undefined
    40009628:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
    4000962c:	00000063 	udf	#99
    40009630:	20324c45 	.inst	0x20324c45 ; undefined
    40009634:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009638:	4f495450 	shl	v16.2d, v2.2d, #9
    4000963c:	6320214e 	.inst	0x6320214e ; undefined
    40009640:	70737275 	adr	x21, 400f048f <src+0xe5c0f>
    40009644:	72657378 	.inst	0x72657378 ; undefined
    40009648:	00726f72 	.inst	0x00726f72 ; undefined
    4000964c:	00000000 	udf	#0
    40009650:	6372735f 	.inst	0x6372735f ; undefined
    40009654:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009658:	6378652f 	.inst	0x6378652f ; undefined
    4000965c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009660:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009664:	646e6168 	.inst	0x646e6168 ; undefined
    40009668:	7372656c 	.inst	0x7372656c ; undefined
    4000966c:	326c652f 	.inst	0x326c652f ; undefined
    40009670:	326c652f 	.inst	0x326c652f ; undefined
    40009674:	7275635f 	.inst	0x7275635f ; undefined
    40009678:	7870735f 	stuminlh	w16, [x26]
    4000967c:	7265735f 	.inst	0x7265735f ; undefined
    40009680:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
    40009684:	00000063 	udf	#99
    40009688:	20324c45 	.inst	0x20324c45 ; undefined
    4000968c:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009690:	4f495450 	shl	v16.2d, v2.2d, #9
    40009694:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009698:	3661776f 	tbz	w15, #12, 4000c584 <src+0x1d04>
    4000969c:	72657334 	.inst	0x72657334 ; undefined
    400096a0:	00726f72 	.inst	0x00726f72 ; undefined
    400096a4:	00000000 	udf	#0
    400096a8:	6372735f 	.inst	0x6372735f ; undefined
    400096ac:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400096b0:	6378652f 	.inst	0x6378652f ; undefined
    400096b4:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400096b8:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400096bc:	646e6168 	.inst	0x646e6168 ; undefined
    400096c0:	7372656c 	.inst	0x7372656c ; undefined
    400096c4:	326c652f 	.inst	0x326c652f ; undefined
    400096c8:	326c652f 	.inst	0x326c652f ; undefined
    400096cc:	776f6c5f 	.inst	0x776f6c5f ; undefined
    400096d0:	3436615f 	cbz	wzr, 400762f8 <src+0x6ba78>
    400096d4:	7265735f 	.inst	0x7265735f ; undefined
    400096d8:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
    400096dc:	00000063 	udf	#99
    400096e0:	20324c45 	.inst	0x20324c45 ; undefined
    400096e4:	45435845 	usubwb	z5.h, z2.h, z3.b
    400096e8:	4f495450 	shl	v16.2d, v2.2d, #9
    400096ec:	6c20214e 	stnp	d14, d8, [x10, #-512]
    400096f0:	3661776f 	tbz	w15, #12, 4000c5dc <src+0x1d5c>
    400096f4:	6e797334 	uabdl2	v20.4s, v25.8h, v25.8h
    400096f8:	00000063 	udf	#99
    400096fc:	00000000 	udf	#0
    40009700:	6372735f 	.inst	0x6372735f ; undefined
    40009704:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009708:	6378652f 	.inst	0x6378652f ; undefined
    4000970c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009710:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009714:	646e6168 	.inst	0x646e6168 ; undefined
    40009718:	7372656c 	.inst	0x7372656c ; undefined
    4000971c:	326c652f 	.inst	0x326c652f ; undefined
    40009720:	326c652f 	.inst	0x326c652f ; undefined
    40009724:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009728:	3436615f 	cbz	wzr, 40076350 <src+0x6bad0>
    4000972c:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    40009730:	00632e63 	.inst	0x00632e63 ; undefined
    40009734:	00000000 	udf	#0
    40009738:	20324c45 	.inst	0x20324c45 ; undefined
    4000973c:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009740:	4f495450 	shl	v16.2d, v2.2d, #9
    40009744:	6320214e 	.inst	0x6320214e ; undefined
    40009748:	70737275 	adr	x21, 400f0597 <src+0xe5d17>
    4000974c:	71726930 	subs	w16, w9, #0xc9a, lsl #12
	...
    40009758:	6372735f 	.inst	0x6372735f ; undefined
    4000975c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009760:	6378652f 	.inst	0x6378652f ; undefined
    40009764:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009768:	2f736e6f 	.inst	0x2f736e6f ; undefined
    4000976c:	646e6168 	.inst	0x646e6168 ; undefined
    40009770:	7372656c 	.inst	0x7372656c ; undefined
    40009774:	326c652f 	.inst	0x326c652f ; undefined
    40009778:	326c652f 	.inst	0x326c652f ; undefined
    4000977c:	7275635f 	.inst	0x7275635f ; undefined
    40009780:	3070735f 	adr	xzr, 400ea5e9 <src+0xdfd69>
    40009784:	7172695f 	cmp	w10, #0xc9a, lsl #12
    40009788:	0000632e 	udf	#25390
    4000978c:	00000000 	udf	#0
    40009790:	20324c45 	.inst	0x20324c45 ; undefined
    40009794:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009798:	4f495450 	shl	v16.2d, v2.2d, #9
    4000979c:	6320214e 	.inst	0x6320214e ; undefined
    400097a0:	70737275 	adr	x21, 400f05ef <src+0xe5d6f>
    400097a4:	72657330 	.inst	0x72657330 ; undefined
    400097a8:	00726f72 	.inst	0x00726f72 ; undefined
    400097ac:	00000000 	udf	#0
    400097b0:	6372735f 	.inst	0x6372735f ; undefined
    400097b4:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400097b8:	6378652f 	.inst	0x6378652f ; undefined
    400097bc:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400097c0:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400097c4:	646e6168 	.inst	0x646e6168 ; undefined
    400097c8:	7372656c 	.inst	0x7372656c ; undefined
    400097cc:	326c652f 	.inst	0x326c652f ; undefined
    400097d0:	326c652f 	.inst	0x326c652f ; undefined
    400097d4:	7275635f 	.inst	0x7275635f ; undefined
    400097d8:	3070735f 	adr	xzr, 400ea641 <src+0xdfdc1>
    400097dc:	7265735f 	.inst	0x7265735f ; undefined
    400097e0:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
    400097e4:	00000063 	udf	#99
    400097e8:	20324c45 	.inst	0x20324c45 ; undefined
    400097ec:	45435845 	usubwb	z5.h, z2.h, z3.b
    400097f0:	4f495450 	shl	v16.2d, v2.2d, #9
    400097f4:	6c20214e 	stnp	d14, d8, [x10, #-512]
    400097f8:	3661776f 	tbz	w15, #12, 4000c6e4 <src+0x1e64>
    400097fc:	71726934 	subs	w20, w9, #0xc9a, lsl #12
	...
    40009808:	6372735f 	.inst	0x6372735f ; undefined
    4000980c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009810:	6378652f 	.inst	0x6378652f ; undefined
    40009814:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009818:	2f736e6f 	.inst	0x2f736e6f ; undefined
    4000981c:	646e6168 	.inst	0x646e6168 ; undefined
    40009820:	7372656c 	.inst	0x7372656c ; undefined
    40009824:	326c652f 	.inst	0x326c652f ; undefined
    40009828:	326c652f 	.inst	0x326c652f ; undefined
    4000982c:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009830:	3436615f 	cbz	wzr, 40076458 <src+0x6bbd8>
    40009834:	7172695f 	cmp	w10, #0xc9a, lsl #12
    40009838:	0000632e 	udf	#25390
    4000983c:	00000000 	udf	#0
    40009840:	20324c45 	.inst	0x20324c45 ; undefined
    40009844:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009848:	4f495450 	shl	v16.2d, v2.2d, #9
    4000984c:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009850:	3661776f 	tbz	w15, #12, 4000c73c <src+0x1ebc>
    40009854:	71696634 	subs	w20, w17, #0xa59, lsl #12
	...
    40009860:	6372735f 	.inst	0x6372735f ; undefined
    40009864:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009868:	6378652f 	.inst	0x6378652f ; undefined
    4000986c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009870:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009874:	646e6168 	.inst	0x646e6168 ; undefined
    40009878:	7372656c 	.inst	0x7372656c ; undefined
    4000987c:	326c652f 	.inst	0x326c652f ; undefined
    40009880:	326c652f 	.inst	0x326c652f ; undefined
    40009884:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009888:	3436615f 	cbz	wzr, 400764b0 <src+0x6bc30>
    4000988c:	7169665f 	cmp	w18, #0xa59, lsl #12
    40009890:	0000632e 	udf	#25390
    40009894:	00000000 	udf	#0
    40009898:	20324c45 	.inst	0x20324c45 ; undefined
    4000989c:	45435845 	usubwb	z5.h, z2.h, z3.b
    400098a0:	4f495450 	shl	v16.2d, v2.2d, #9
    400098a4:	6320214e 	.inst	0x6320214e ; undefined
    400098a8:	70737275 	adr	x21, 400f06f7 <src+0xe5e77>
    400098ac:	71696678 	subs	w24, w19, #0xa59, lsl #12
	...
    400098b8:	6372735f 	.inst	0x6372735f ; undefined
    400098bc:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400098c0:	6378652f 	.inst	0x6378652f ; undefined
    400098c4:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400098c8:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400098cc:	646e6168 	.inst	0x646e6168 ; undefined
    400098d0:	7372656c 	.inst	0x7372656c ; undefined
    400098d4:	326c652f 	.inst	0x326c652f ; undefined
    400098d8:	326c652f 	.inst	0x326c652f ; undefined
    400098dc:	7275635f 	.inst	0x7275635f ; undefined
    400098e0:	7870735f 	stuminlh	w16, [x26]
    400098e4:	7169665f 	cmp	w18, #0xa59, lsl #12
    400098e8:	0000632e 	udf	#25390
    400098ec:	00000000 	udf	#0
    400098f0:	20324c45 	.inst	0x20324c45 ; undefined
    400098f4:	45435845 	usubwb	z5.h, z2.h, z3.b
    400098f8:	4f495450 	shl	v16.2d, v2.2d, #9
    400098fc:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009900:	3361776f 	.inst	0x3361776f ; undefined
    40009904:	71726932 	subs	w18, w9, #0xc9a, lsl #12
	...
    40009910:	6372735f 	.inst	0x6372735f ; undefined
    40009914:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009918:	6378652f 	.inst	0x6378652f ; undefined
    4000991c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009920:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009924:	646e6168 	.inst	0x646e6168 ; undefined
    40009928:	7372656c 	.inst	0x7372656c ; undefined
    4000992c:	326c652f 	.inst	0x326c652f ; undefined
    40009930:	326c652f 	.inst	0x326c652f ; undefined
    40009934:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009938:	3233615f 	orr	wsp, w10, #0xffffe03f
    4000993c:	7172695f 	cmp	w10, #0xc9a, lsl #12
    40009940:	0000632e 	udf	#25390
    40009944:	00000000 	udf	#0
    40009948:	20324c45 	.inst	0x20324c45 ; undefined
    4000994c:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009950:	4f495450 	shl	v16.2d, v2.2d, #9
    40009954:	6320214e 	.inst	0x6320214e ; undefined
    40009958:	70737275 	adr	x21, 400f07a7 <src+0xe5f27>
    4000995c:	71696630 	subs	w16, w17, #0xa59, lsl #12
	...
    40009968:	6372735f 	.inst	0x6372735f ; undefined
    4000996c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009970:	6378652f 	.inst	0x6378652f ; undefined
    40009974:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009978:	2f736e6f 	.inst	0x2f736e6f ; undefined
    4000997c:	646e6168 	.inst	0x646e6168 ; undefined
    40009980:	7372656c 	.inst	0x7372656c ; undefined
    40009984:	326c652f 	.inst	0x326c652f ; undefined
    40009988:	326c652f 	.inst	0x326c652f ; undefined
    4000998c:	7275635f 	.inst	0x7275635f ; undefined
    40009990:	3070735f 	adr	xzr, 400ea7f9 <src+0xdff79>
    40009994:	7169665f 	cmp	w18, #0xa59, lsl #12
    40009998:	0000632e 	udf	#25390
    4000999c:	00000000 	udf	#0
    400099a0:	20324c45 	.inst	0x20324c45 ; undefined
    400099a4:	45435845 	usubwb	z5.h, z2.h, z3.b
    400099a8:	4f495450 	shl	v16.2d, v2.2d, #9
    400099ac:	6c20214e 	stnp	d14, d8, [x10, #-512]
    400099b0:	3361776f 	.inst	0x3361776f ; undefined
    400099b4:	71696632 	subs	w18, w17, #0xa59, lsl #12
	...
    400099c0:	6372735f 	.inst	0x6372735f ; undefined
    400099c4:	6d72612f 	ldp	d15, d24, [x9, #-224]
    400099c8:	6378652f 	.inst	0x6378652f ; undefined
    400099cc:	69747065 	ldpsw	x5, x28, [x3, #-96]
    400099d0:	2f736e6f 	.inst	0x2f736e6f ; undefined
    400099d4:	646e6168 	.inst	0x646e6168 ; undefined
    400099d8:	7372656c 	.inst	0x7372656c ; undefined
    400099dc:	326c652f 	.inst	0x326c652f ; undefined
    400099e0:	326c652f 	.inst	0x326c652f ; undefined
    400099e4:	776f6c5f 	.inst	0x776f6c5f ; undefined
    400099e8:	3233615f 	orr	wsp, w10, #0xffffe03f
    400099ec:	7169665f 	cmp	w18, #0xa59, lsl #12
    400099f0:	0000632e 	udf	#25390
    400099f4:	00000000 	udf	#0
    400099f8:	20324c45 	.inst	0x20324c45 ; undefined
    400099fc:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009a00:	4f495450 	shl	v16.2d, v2.2d, #9
    40009a04:	6320214e 	.inst	0x6320214e ; undefined
    40009a08:	70737275 	adr	x21, 400f0857 <src+0xe5fd7>
    40009a0c:	6e797378 	uabdl2	v24.4s, v27.8h, v25.8h
    40009a10:	00000063 	udf	#99
    40009a14:	00000000 	udf	#0
    40009a18:	6372735f 	.inst	0x6372735f ; undefined
    40009a1c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009a20:	6378652f 	.inst	0x6378652f ; undefined
    40009a24:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009a28:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009a2c:	646e6168 	.inst	0x646e6168 ; undefined
    40009a30:	7372656c 	.inst	0x7372656c ; undefined
    40009a34:	326c652f 	.inst	0x326c652f ; undefined
    40009a38:	326c652f 	.inst	0x326c652f ; undefined
    40009a3c:	7275635f 	.inst	0x7275635f ; undefined
    40009a40:	7870735f 	stuminlh	w16, [x26]
    40009a44:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    40009a48:	00632e63 	.inst	0x00632e63 ; undefined
    40009a4c:	00000000 	udf	#0
    40009a50:	20324c45 	.inst	0x20324c45 ; undefined
    40009a54:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009a58:	4f495450 	shl	v16.2d, v2.2d, #9
    40009a5c:	6c20214e 	stnp	d14, d8, [x10, #-512]
    40009a60:	3361776f 	.inst	0x3361776f ; undefined
    40009a64:	6e797332 	uabdl2	v18.4s, v25.8h, v25.8h
    40009a68:	00000063 	udf	#99
    40009a6c:	00000000 	udf	#0
    40009a70:	6372735f 	.inst	0x6372735f ; undefined
    40009a74:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009a78:	6378652f 	.inst	0x6378652f ; undefined
    40009a7c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009a80:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009a84:	646e6168 	.inst	0x646e6168 ; undefined
    40009a88:	7372656c 	.inst	0x7372656c ; undefined
    40009a8c:	326c652f 	.inst	0x326c652f ; undefined
    40009a90:	326c652f 	.inst	0x326c652f ; undefined
    40009a94:	776f6c5f 	.inst	0x776f6c5f ; undefined
    40009a98:	3233615f 	orr	wsp, w10, #0xffffe03f
    40009a9c:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    40009aa0:	00632e63 	.inst	0x00632e63 ; undefined
    40009aa4:	00000000 	udf	#0
    40009aa8:	20324c45 	.inst	0x20324c45 ; undefined
    40009aac:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009ab0:	4f495450 	shl	v16.2d, v2.2d, #9
    40009ab4:	6320214e 	.inst	0x6320214e ; undefined
    40009ab8:	70737275 	adr	x21, 400f0907 <src+0xe6087>
    40009abc:	6e797330 	uabdl2	v16.4s, v25.8h, v25.8h
    40009ac0:	00000063 	udf	#99
    40009ac4:	00000000 	udf	#0
    40009ac8:	6372735f 	.inst	0x6372735f ; undefined
    40009acc:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009ad0:	6378652f 	.inst	0x6378652f ; undefined
    40009ad4:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009ad8:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009adc:	646e6168 	.inst	0x646e6168 ; undefined
    40009ae0:	7372656c 	.inst	0x7372656c ; undefined
    40009ae4:	326c652f 	.inst	0x326c652f ; undefined
    40009ae8:	326c652f 	.inst	0x326c652f ; undefined
    40009aec:	7275635f 	.inst	0x7275635f ; undefined
    40009af0:	3070735f 	adr	xzr, 400ea959 <src+0xe00d9>
    40009af4:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    40009af8:	00632e63 	.inst	0x00632e63 ; undefined
    40009afc:	00000000 	udf	#0
    40009b00:	20324c45 	.inst	0x20324c45 ; undefined
    40009b04:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009b08:	4f495450 	shl	v16.2d, v2.2d, #9
    40009b0c:	6320214e 	.inst	0x6320214e ; undefined
    40009b10:	70737275 	adr	x21, 400f095f <src+0xe60df>
    40009b14:	71726978 	subs	w24, w11, #0xc9a, lsl #12
	...
    40009b20:	6372735f 	.inst	0x6372735f ; undefined
    40009b24:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009b28:	6378652f 	.inst	0x6378652f ; undefined
    40009b2c:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009b30:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009b34:	646e6168 	.inst	0x646e6168 ; undefined
    40009b38:	7372656c 	.inst	0x7372656c ; undefined
    40009b3c:	326c652f 	.inst	0x326c652f ; undefined
    40009b40:	326c652f 	.inst	0x326c652f ; undefined
    40009b44:	7275635f 	.inst	0x7275635f ; undefined
    40009b48:	7870735f 	stuminlh	w16, [x26]
    40009b4c:	7172695f 	cmp	w10, #0xc9a, lsl #12
    40009b50:	0000632e 	udf	#25390
    40009b54:	00000000 	udf	#0
    40009b58:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    40009b5c:	6f697470 	uqshl	v16.2d, v3.2d, #41
    40009b60:	735f736e 	.inst	0x735f736e ; undefined
    40009b64:	735f7465 	.inst	0x735f7465 ; undefined
    40009b68:	75746174 	.inst	0x75746174 ; undefined
    40009b6c:	72652073 	.inst	0x72652073 ; undefined
    40009b70:	00726f72 	.inst	0x00726f72 ; undefined
    40009b74:	00000000 	udf	#0
    40009b78:	6372735f 	.inst	0x6372735f ; undefined
    40009b7c:	6d72612f 	ldp	d15, d24, [x9, #-224]
    40009b80:	6378652f 	.inst	0x6378652f ; undefined
    40009b84:	69747065 	ldpsw	x5, x28, [x3, #-96]
    40009b88:	2f736e6f 	.inst	0x2f736e6f ; undefined
    40009b8c:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    40009b90:	6f697470 	uqshl	v16.2d, v3.2d, #41
    40009b94:	632e736e 	.inst	0x632e736e ; undefined
	...
    40009ba0:	746e6975 	.inst	0x746e6975 ; undefined
    40009ba4:	6f745f38 	.inst	0x6f745f38 ; undefined
    40009ba8:	6373615f 	.inst	0x6373615f ; undefined
    40009bac:	635f6969 	.inst	0x635f6969 ; undefined
    40009bb0:	3a726168 	.inst	0x3a726168 ; undefined
    40009bb4:	71657220 	subs	w0, w17, #0x95c, lsl #12
    40009bb8:	65726975 	fnmls	z21.h, p2/m, z11.h, z18.h
    40009bbc:	68742073 	.inst	0x68742073 ; undefined
    40009bc0:	6e692065 	usubl2	v5.4s, v3.8h, v9.8h
    40009bc4:	20747570 	.inst	0x20747570 ; undefined
    40009bc8:	626d756e 	.inst	0x626d756e ; undefined
    40009bcc:	74207265 	.inst	0x74207265 ; undefined
    40009bd0:	6562206f 	fmls	z15.h, p0/m, z3.h, z2.h
    40009bd4:	74656220 	.inst	0x74656220 ; undefined
    40009bd8:	6e656577 	umax	v23.8h, v11.8h, v5.8h
    40009bdc:	61203020 	.inst	0x61203020 ; undefined
    40009be0:	3920646e 	strb	w14, [x3, #2073]
    40009be4:	00000000 	udf	#0
    40009be8:	6372735f 	.inst	0x6372735f ; undefined
    40009bec:	62696c2f 	.inst	0x62696c2f ; undefined
    40009bf0:	7274732f 	.inst	0x7274732f ; undefined
    40009bf4:	2e676e69 	umin	v9.4h, v19.4h, v7.4h
    40009bf8:	00000063 	udf	#99
    40009bfc:	00000000 	udf	#0

0000000040009c00 <STDINT_BASE_REPR_CHARS>:
static const uint8 STDINT_BASE_REPR_CHARS[16] = {
    40009c00:	33323130 	.inst	0x33323130 ; undefined
    40009c04:	37363534 	tbnz	w20, #6, 400062a8 <GICV3_route_spi_to_cpu+0x5c>
    40009c08:	42413938 	.inst	0x42413938 ; undefined
    40009c0c:	46454443 	.inst	0x46454443 ; undefined
    40009c10:	78656e55 	.inst	0x78656e55 ; undefined
    40009c14:	74636570 	.inst	0x74636570 ; undefined
    40009c18:	76206465 	.inst	0x76206465 ; undefined
    40009c1c:	65756c61 	fnmls	z1.h, p3/m, z3.h, z21.h
    40009c20:	20666f20 	.inst	0x20666f20 ; undefined
    40009c24:	72706572 	.inst	0x72706572 ; undefined
	...
    40009c30:	69647473 	ldpsw	x19, x29, [x3, #-224]
    40009c34:	745f746e 	.inst	0x745f746e ; undefined
    40009c38:	73615f6f 	.inst	0x73615f6f ; undefined
    40009c3c:	3a696963 	.inst	0x3a696963 ; undefined
    40009c40:	44545320 	smlslb	z0.h, z25.b, z20.b
    40009c44:	5f544e49 	.inst	0x5f544e49 ; undefined
    40009c48:	45505954 	usubwb	z20.h, z10.h, z16.b
    40009c4c:	61632053 	.inst	0x61632053 ; undefined
    40009c50:	6e206573 	umax	v19.16b, v11.16b, v0.16b
    40009c54:	7320746f 	.inst	0x7320746f ; undefined
    40009c58:	6f707075 	fcmla	v21.8h, v3.8h, v16.h[1], #270
    40009c5c:	64657472 	.inst	0x64657472 ; undefined
	...
    40009c68:	69647473 	ldpsw	x19, x29, [x3, #-224]
    40009c6c:	745f746e 	.inst	0x745f746e ; undefined
    40009c70:	73615f6f 	.inst	0x73615f6f ; undefined
    40009c74:	3a696963 	.inst	0x3a696963 ; undefined
    40009c78:	6f727020 	fcmla	v0.8h, v1.8h, v18.h[1], #270
    40009c7c:	65646976 	fnmls	z22.h, p2/m, z11.h, z4.h
    40009c80:	75622064 	.inst	0x75622064 ; undefined
    40009c84:	72656666 	.inst	0x72656666 ; undefined
    40009c88:	20736920 	.inst	0x20736920 ; undefined
    40009c8c:	6c616d73 	ldnp	d19, d27, [x11, #-496]
    40009c90:	2072656c 	.inst	0x2072656c ; undefined
    40009c94:	6e616874 	fcvtxn2	v20.4s, v3.2d
    40009c98:	71657220 	subs	w0, w17, #0x95c, lsl #12
    40009c9c:	64656975 	.inst	0x64656975 ; undefined
    40009ca0:	726f6620 	.inst	0x726f6620 ; undefined
    40009ca4:	6f727020 	fcmla	v0.8h, v1.8h, v18.h[1], #270
    40009ca8:	65646976 	fnmls	z22.h, p2/m, z11.h, z4.h
    40009cac:	74732064 	.inst	0x74732064 ; undefined
    40009cb0:	746e6964 	.inst	0x746e6964 ; undefined
    40009cb4:	00000000 	udf	#0
    40009cb8:	636d656d 	.inst	0x636d656d ; undefined
    40009cbc:	34367970 	cbz	w16, 40076be8 <src+0x6c368>
    40009cc0:	696c615f 	ldpsw	xzr, x24, [x10, #-160]
    40009cc4:	64656e67 	.inst	0x64656e67 ; undefined
    40009cc8:	7364203a 	.inst	0x7364203a ; undefined
    40009ccc:	6f6e2074 	umlal2	v20.4s, v3.8h, v14.h[2]
    40009cd0:	6c612074 	ldnp	d20, d8, [x3, #-496]
    40009cd4:	656e6769 	fnmls	z9.h, p1/m, z27.h, z14.h
    40009cd8:	6f742064 	umlal2	v4.4s, v3.8h, v4.h[3]
    40009cdc:	20363120 	.inst	0x20363120 ; undefined
    40009ce0:	65747962 	fnmls	z2.h, p6/m, z11.h, z20.h
    40009ce4:	00000073 	udf	#115
    40009ce8:	6372735f 	.inst	0x6372735f ; undefined
    40009cec:	62696c2f 	.inst	0x62696c2f ; undefined
    40009cf0:	6d656d2f 	ldp	d15, d27, [x9, #-432]
    40009cf4:	2f797063 	fcmla	v3.4h, v3.4h, v25.h[1], #270
    40009cf8:	636d656d 	.inst	0x636d656d ; undefined
    40009cfc:	632e7970 	.inst	0x632e7970 ; undefined
	...
    40009d08:	636d656d 	.inst	0x636d656d ; undefined
    40009d0c:	34367970 	cbz	w16, 40076c38 <src+0x6c3b8>
    40009d10:	696c615f 	ldpsw	xzr, x24, [x10, #-160]
    40009d14:	64656e67 	.inst	0x64656e67 ; undefined
    40009d18:	7273203a 	.inst	0x7273203a ; undefined
    40009d1c:	6f6e2063 	umlal2	v3.4s, v3.8h, v14.h[2]
    40009d20:	6c612074 	ldnp	d20, d8, [x3, #-496]
    40009d24:	656e6769 	fnmls	z9.h, p1/m, z27.h, z14.h
    40009d28:	6f742064 	umlal2	v4.4s, v3.8h, v4.h[3]
    40009d2c:	20363120 	.inst	0x20363120 ; undefined
    40009d30:	65747962 	fnmls	z2.h, p6/m, z11.h, z20.h
    40009d34:	00000073 	udf	#115
    40009d38:	636d656d 	.inst	0x636d656d ; undefined
    40009d3c:	34367970 	cbz	w16, 40076c68 <src+0x6c3e8>
    40009d40:	696c615f 	ldpsw	xzr, x24, [x10, #-160]
    40009d44:	64656e67 	.inst	0x64656e67 ; undefined
    40009d48:	6973203a 	ldpsw	x26, x8, [x1, #-104]
    40009d4c:	6920657a 	stgp	x26, x25, [x11, #-1024]
    40009d50:	6f6e2073 	umlal2	v19.4s, v3.8h, v14.h[2]
    40009d54:	20612074 	.inst	0x20612074 ; undefined
    40009d58:	746c756d 	.inst	0x746c756d ; undefined
    40009d5c:	656c7069 	fnmls	z9.h, p4/m, z3.h, z12.h
    40009d60:	20666f20 	.inst	0x20666f20 ; undefined
    40009d64:	00003436 	udf	#13366
    40009d68:	636d656d 	.inst	0x636d656d ; undefined
    40009d6c:	34367970 	cbz	w16, 40076c98 <src+0x6c418>
    40009d70:	6973203a 	ldpsw	x26, x8, [x1, #-104]
    40009d74:	6920657a 	stgp	x26, x25, [x11, #-1024]
    40009d78:	6f6e2073 	umlal2	v19.4s, v3.8h, v14.h[2]
    40009d7c:	20612074 	.inst	0x20612074 ; undefined
    40009d80:	746c756d 	.inst	0x746c756d ; undefined
    40009d84:	656c7069 	fnmls	z9.h, p4/m, z3.h, z12.h
    40009d88:	20666f20 	.inst	0x20666f20 ; undefined
    40009d8c:	00003436 	udf	#13366
    40009d90:	656d6f53 	fnmls	z19.h, p3/m, z26.h, z13.h
    40009d94:	6e696874 	.inst	0x6e696874 ; undefined
    40009d98:	65772067 	fmls	z7.h, p0/m, z3.h, z23.h
    40009d9c:	7720746e 	.inst	0x7720746e ; undefined
    40009da0:	676e6f72 	.inst	0x676e6f72 ; undefined
    40009da4:	00000000 	udf	#0
    40009da8:	00203a69 	.inst	0x00203a69 ; NYI
    40009dac:	00000000 	udf	#0
    40009db0:	0a6b6f20 	bic	w0, w25, w11, lsr #27
    40009db4:	0000000d 	udf	#13
    40009db8:	494e4946 	.inst	0x494e4946 ; undefined
    40009dbc:	44454853 	umlalb	z19.h, z2.b, z5.b
    40009dc0:	74697720 	.inst	0x74697720 ; undefined
    40009dc4:	74756f68 	.inst	0x74756f68 ; undefined
    40009dc8:	6e616820 	fcvtxn2	v0.4s, v1.2d
    40009dcc:	00000067 	udf	#103
    40009dd0:	696e6150 	ldpsw	x16, x24, [x10, #-144]
    40009dd4:	656d2063 	fmls	z3.h, p0/m, z3.h, z13.h
    40009dd8:	67617373 	.inst	0x67617373 ; undefined
    40009ddc:	6f6e2065 	umlal2	v5.4s, v3.8h, v14.h[2]
    40009de0:	65642074 	fmls	z20.h, p0/m, z3.h, z4.h
    40009de4:	656e6966 	fnmls	z6.h, p2/m, z11.h, z14.h
    40009de8:	6e612064 	usubl2	v4.4s, v3.8h, v1.8h
    40009dec:	6f6e2064 	umlal2	v4.4s, v3.8h, v14.h[2]
    40009df0:	68632074 	.inst	0x68632074 ; undefined
    40009df4:	65676e61 	fnmls	z1.h, p3/m, z19.h, z7.h
    40009df8:	72662064 	.inst	0x72662064 ; undefined
    40009dfc:	69206d6f 	stgp	x15, x27, [x11, #-1024]
    40009e00:	5f74696e 	.inst	0x5f74696e ; undefined
    40009e04:	696e6170 	ldpsw	x16, x24, [x11, #-144]
    40009e08:	20292863 	.inst	0x20292863 ; undefined
    40009e0c:	74696e69 	.inst	0x74696e69 ; undefined
    40009e10:	696c6169 	ldpsw	x9, x24, [x11, #-160]
    40009e14:	6974617a 	ldpsw	x26, x24, [x11, #-96]
    40009e18:	73206e6f 	.inst	0x73206e6f ; undefined
    40009e1c:	65676174 	fnmls	z20.h, p0/m, z11.h, z7.h
    40009e20:	0000002e 	udf	#46
    40009e24:	00000000 	udf	#0
    40009e28:	696e6150 	ldpsw	x16, x24, [x10, #-144]
    40009e2c:	69662063 	ldpsw	x3, x8, [x3, #-208]
    40009e30:	6e20656c 	umax	v12.16b, v11.16b, v0.16b
    40009e34:	6420746f 	.inst	0x6420746f ; undefined
    40009e38:	6e696665 	umax	v5.8h, v19.8h, v9.8h
    40009e3c:	00006465 	udf	#25701
    40009e40:	505b0d0a 	adr	x10, 400bffe2 <src+0xb5762>
    40009e44:	43494e41 	.inst	0x43494e41 ; undefined
    40009e48:	00005d21 	udf	#23841
    40009e4c:	00000000 	udf	#0
    40009e50:	41564e49 	.inst	0x41564e49 ; undefined
    40009e54:	0044494c 	.inst	0x0044494c ; undefined
    40009e58:	45444e55 	uaddwt	z21.h, z18.h, z4.b
    40009e5c:	454e4946 	uaddwb	z6.h, z10.h, z14.b
    40009e60:	00000044 	udf	#68
    40009e64:	00000000 	udf	#0
    40009e68:	45435845 	usubwb	z5.h, z2.h, z3.b
    40009e6c:	4f495450 	shl	v16.2d, v2.2d, #9
    40009e70:	0000004e 	udf	#78
    40009e74:	00000000 	udf	#0
    40009e78:	554e414d 	.inst	0x554e414d ; undefined
    40009e7c:	415f4c41 	.inst	0x415f4c41 ; undefined
    40009e80:	54524f42 	b.cs	400ae868 <src+0xa3fe8>  // b.hs, b.nlast
    40009e84:	00000000 	udf	#0
    40009e88:	54535552 	bc.cs	400b0930 <src+0xa60b0>  // bc.hs, bc.nlast
    40009e8c:	4e41505f 	luti4	v31.8h, {v2.8h-v3.8h}, v1[2]
    40009e90:	00004349 	udf	#17225
    40009e94:	00000000 	udf	#0
    40009e98:	61500d0a 	.inst	0x61500d0a ; undefined
    40009e9c:	2063696e 	.inst	0x2063696e ; undefined
    40009ea0:	73616572 	.inst	0x73616572 ; undefined
    40009ea4:	093a6e6f 	.inst	0x093a6e6f ; undefined
	...
    40009eb0:	61500d0a 	.inst	0x61500d0a ; undefined
    40009eb4:	2063696e 	.inst	0x2063696e ; undefined
    40009eb8:	7373656d 	.inst	0x7373656d ; undefined
    40009ebc:	3a656761 	.inst	0x3a656761 ; undefined
    40009ec0:	00000009 	udf	#9
    40009ec4:	00000000 	udf	#0
    40009ec8:	61500d0a 	.inst	0x61500d0a ; undefined
    40009ecc:	2063696e 	.inst	0x2063696e ; undefined
    40009ed0:	656c6966 	fnmls	z6.h, p2/m, z11.h, z12.h
    40009ed4:	0000093a 	udf	#2362
    40009ed8:	20746120 	.inst	0x20746120 ; undefined
    40009edc:	656e696c 	fnmls	z12.h, p2/m, z11.h, z14.h
    40009ee0:	00000020 	udf	#32
    40009ee4:	00000000 	udf	#0
    40009ee8:	0000003a 	udf	#58
    40009eec:	00000000 	udf	#0
    40009ef0:	78450d0a 	ldrh	w10, [x8, #80]!
    40009ef4:	74706563 	.inst	0x74706563 ; undefined
    40009ef8:	736e6f69 	.inst	0x736e6f69 ; undefined
    40009efc:	61747320 	.inst	0x61747320 ; undefined
    40009f00:	0a3a6574 	bic	w20, w11, w26, lsl #25
    40009f04:	0000000d 	udf	#13
    40009f08:	62616e65 	.inst	0x62616e65 ; undefined
    40009f0c:	0a64656c 	bic	w12, w11, w4, lsr #25
    40009f10:	0000000d 	udf	#13
    40009f14:	00000000 	udf	#0
    40009f18:	61736964 	.inst	0x61736964 ; undefined
    40009f1c:	64656c62 	.inst	0x64656c62 ; undefined
    40009f20:	00000d0a 	udf	#3338
    40009f24:	00000000 	udf	#0
    40009f28:	51494609 	sub	w9, w16, #0x251, lsl #12
    40009f2c:	2020203a 	.inst	0x2020203a ; undefined
    40009f30:	00000020 	udf	#32
    40009f34:	00000000 	udf	#0
    40009f38:	51524909 	sub	w9, w8, #0x492, lsl #12
    40009f3c:	2020203a 	.inst	0x2020203a ; undefined
    40009f40:	00000020 	udf	#32
    40009f44:	00000000 	udf	#0
    40009f48:	72455309 	.inst	0x72455309 ; undefined
    40009f4c:	3a726f72 	.inst	0x3a726f72 ; undefined
    40009f50:	00000020 	udf	#32
    40009f54:	00000000 	udf	#0
    40009f58:	62654409 	.inst	0x62654409 ; undefined
    40009f5c:	203a6775 	.inst	0x203a6775 ; undefined
    40009f60:	00000020 	udf	#32
    40009f64:	00000000 	udf	#0
    40009f68:	00525345 	.inst	0x00525345 ; undefined
    40009f6c:	00000000 	udf	#0
    40009f70:	00524c45 	.inst	0x00524c45 ; undefined
    40009f74:	00000000 	udf	#0
    40009f78:	00524146 	.inst	0x00524146 ; undefined
    40009f7c:	00000000 	udf	#0
    40009f80:	52535053 	.inst	0x52535053 ; undefined
    40009f84:	00000000 	udf	#0
    40009f88:	00304c45 	.inst	0x00304c45 ; NYI
    40009f8c:	00000000 	udf	#0
    40009f90:	00314c45 	.inst	0x00314c45 ; NYI
    40009f94:	00000000 	udf	#0
    40009f98:	00324c45 	.inst	0x00324c45 ; NYI
    40009f9c:	00000000 	udf	#0
    40009fa0:	00334c45 	.inst	0x00334c45 ; NYI
    40009fa4:	00000000 	udf	#0
    40009fa8:	78450d0a 	ldrh	w10, [x8, #80]!
    40009fac:	74706563 	.inst	0x74706563 ; undefined
    40009fb0:	206e6f69 	.inst	0x206e6f69 ; undefined
    40009fb4:	6f666e69 	.inst	0x6f666e69 ; undefined
    40009fb8:	4c452820 	.inst	0x4c452820 ; undefined
    40009fbc:	0a212933 	bic	w19, w9, w1, lsl #10
    40009fc0:	0000000d 	udf	#13
    40009fc4:	00000000 	udf	#0
    40009fc8:	78450d0a 	ldrh	w10, [x8, #80]!
    40009fcc:	74706563 	.inst	0x74706563 ; undefined
    40009fd0:	206e6f69 	.inst	0x206e6f69 ; undefined
    40009fd4:	6f666e69 	.inst	0x6f666e69 ; undefined
    40009fd8:	4c452820 	.inst	0x4c452820 ; undefined
    40009fdc:	0a3a2932 	bic	w18, w9, w26, lsl #10
    40009fe0:	0000000d 	udf	#13
    40009fe4:	00000000 	udf	#0
    40009fe8:	78450d0a 	ldrh	w10, [x8, #80]!
    40009fec:	74706563 	.inst	0x74706563 ; undefined
    40009ff0:	206e6f69 	.inst	0x206e6f69 ; undefined
    40009ff4:	6f666e69 	.inst	0x6f666e69 ; undefined
    40009ff8:	4c452820 	.inst	0x4c452820 ; undefined
    40009ffc:	0a3a2931 	bic	w17, w9, w26, lsl #10
    4000a000:	0000000d 	udf	#13
    4000a004:	00000000 	udf	#0
    4000a008:	78450d0a 	ldrh	w10, [x8, #80]!
    4000a00c:	74706563 	.inst	0x74706563 ; undefined
    4000a010:	206e6f69 	.inst	0x206e6f69 ; undefined
    4000a014:	6f666e69 	.inst	0x6f666e69 ; undefined
    4000a018:	4c452820 	.inst	0x4c452820 ; undefined
    4000a01c:	0a212930 	bic	w16, w9, w1, lsl #10
    4000a020:	0000000d 	udf	#13
    4000a024:	00000000 	udf	#0
    4000a028:	52450d0a 	.inst	0x52450d0a ; undefined
    4000a02c:	3a524f52 	.inst	0x3a524f52 ; undefined
    4000a030:	676f6c20 	.inst	0x676f6c20 ; undefined
    4000a034:	6378655f 	.inst	0x6378655f ; undefined
    4000a038:	69747065 	ldpsw	x5, x28, [x3, #-96]
    4000a03c:	695f6e6f 	ldpsw	x15, x27, [x19, #248]
    4000a040:	0a6f666e 	bic	w14, w19, w15, lsr #25
    4000a044:	0000000d 	udf	#13
    4000a048:	00000009 	udf	#9
    4000a04c:	00000000 	udf	#0
    4000a050:	0000005f 	udf	#95
    4000a054:	00000000 	udf	#0
    4000a058:	0000203a 	udf	#8250
    4000a05c:	00000000 	udf	#0
    4000a060:	00000d0a 	udf	#3338
    4000a064:	00000000 	udf	#0
    4000a068:	69676552 	ldpsw	x18, x25, [x10, #-200]
    4000a06c:	72657473 	.inst	0x72657473 ; undefined
    4000a070:	666e6920 	.inst	0x666e6920 ; undefined
    4000a074:	0a0d3a6f 	and	w15, w19, w13, lsl #14
	...
    4000a080:	00007809 	udf	#30729
    4000a084:	00000000 	udf	#0
    4000a088:	3a707309 	.inst	0x3a707309 ; undefined
    4000a08c:	00000020 	udf	#32
    4000a090:	44434947 	umlalb	z7.h, z10.b, z3.b
    4000a094:	5247495f 	.inst	0x5247495f ; undefined
    4000a098:	5250554f 	.inst	0x5250554f ; undefined
    4000a09c:	6962203a 	ldpsw	x26, x8, [x1, #-240]
    4000a0a0:	6e692074 	usubl2	v20.4s, v3.8h, v9.8h
    4000a0a4:	20786564 	.inst	0x20786564 ; undefined
    4000a0a8:	7473756d 	.inst	0x7473756d ; undefined
    4000a0ac:	20656220 	.inst	0x20656220 ; undefined
    4000a0b0:	33203d3c 	.inst	0x33203d3c ; undefined
    4000a0b4:	00000031 	udf	#49
    4000a0b8:	636e695f 	.inst	0x636e695f ; undefined
    4000a0bc:	6564756c 	fnmls	z12.h, p5/m, z11.h, z4.h
    4000a0c0:	6972642f 	ldpsw	x15, x25, [x1, #-112]
    4000a0c4:	73726576 	.inst	0x73726576 ; undefined
    4000a0c8:	746e692f 	.inst	0x746e692f ; undefined
    4000a0cc:	75727265 	.inst	0x75727265 ; undefined
    4000a0d0:	2f737470 	.inst	0x2f737470 ; undefined
    4000a0d4:	76636967 	.inst	0x76636967 ; undefined
    4000a0d8:	69672f33 	ldpsw	x19, x11, [x25, #-200]
    4000a0dc:	5f337663 	sqshl	s3, s19, #19
    4000a0e0:	2f776172 	umlsl	v18.4s, v11.4h, v7.h[3]
    4000a0e4:	64636967 	.inst	0x64636967 ; undefined
    4000a0e8:	7267695f 	.inst	0x7267695f ; undefined
    4000a0ec:	7270756f 	.inst	0x7270756f ; undefined
    4000a0f0:	0000682e 	udf	#26670
    4000a0f4:	00000000 	udf	#0
    4000a0f8:	44434947 	umlalb	z7.h, z10.b, z3.b
    4000a0fc:	4643495f 	.inst	0x4643495f ; undefined
    4000a100:	203a5247 	.inst	0x203a5247 ; undefined
    4000a104:	746f6c73 	.inst	0x746f6c73 ; undefined
    4000a108:	73756d20 	.inst	0x73756d20 ; undefined
    4000a10c:	65622074 	fmls	z20.h, p0/m, z3.h, z2.h
    4000a110:	203d3c20 	.inst	0x203d3c20 ; undefined
    4000a114:	00003531 	udf	#13617
    4000a118:	636e695f 	.inst	0x636e695f ; undefined
    4000a11c:	6564756c 	fnmls	z12.h, p5/m, z11.h, z4.h
    4000a120:	6972642f 	ldpsw	x15, x25, [x1, #-112]
    4000a124:	73726576 	.inst	0x73726576 ; undefined
    4000a128:	746e692f 	.inst	0x746e692f ; undefined
    4000a12c:	75727265 	.inst	0x75727265 ; undefined
    4000a130:	2f737470 	.inst	0x2f737470 ; undefined
    4000a134:	76636967 	.inst	0x76636967 ; undefined
    4000a138:	69672f33 	ldpsw	x19, x11, [x25, #-200]
    4000a13c:	5f337663 	sqshl	s3, s19, #19
    4000a140:	2f776172 	umlsl	v18.4s, v11.4h, v7.h[3]
    4000a144:	64636967 	.inst	0x64636967 ; undefined
    4000a148:	6663695f 	.inst	0x6663695f ; undefined
    4000a14c:	682e7267 	.inst	0x682e7267 ; undefined
	...
    4000a158:	44434947 	umlalb	z7.h, z10.b, z3.b
    4000a15c:	4643495f 	.inst	0x4643495f ; undefined
    4000a160:	203a5247 	.inst	0x203a5247 ; undefined
    4000a164:	756c6176 	.inst	0x756c6176 ; undefined
    4000a168:	756d2065 	.inst	0x756d2065 ; undefined
    4000a16c:	62207473 	.inst	0x62207473 ; undefined
    4000a170:	62302065 	.inst	0x62302065 ; undefined
    4000a174:	6f203031 	.inst	0x6f203031 ; undefined
    4000a178:	62302072 	.inst	0x62302072 ; undefined
    4000a17c:	00003030 	udf	#12336
    4000a180:	44434947 	umlalb	z7.h, z10.b, z3.b
    4000a184:	5250495f 	.inst	0x5250495f ; undefined
    4000a188:	49524f49 	.inst	0x49524f49 ; undefined
    4000a18c:	3a525954 	.inst	0x3a525954 ; undefined
    4000a190:	74796220 	.inst	0x74796220 ; undefined
    4000a194:	64695f65 	.inst	0x64695f65 ; undefined
    4000a198:	6e692078 	usubl2	v24.4s, v3.8h, v9.8h
    4000a19c:	20786564 	.inst	0x20786564 ; undefined
    4000a1a0:	7473756d 	.inst	0x7473756d ; undefined
    4000a1a4:	20656220 	.inst	0x20656220 ; undefined
    4000a1a8:	33203d3c 	.inst	0x33203d3c ; undefined
    4000a1ac:	00000000 	udf	#0
    4000a1b0:	636e695f 	.inst	0x636e695f ; undefined
    4000a1b4:	6564756c 	fnmls	z12.h, p5/m, z11.h, z4.h
    4000a1b8:	6972642f 	ldpsw	x15, x25, [x1, #-112]
    4000a1bc:	73726576 	.inst	0x73726576 ; undefined
    4000a1c0:	746e692f 	.inst	0x746e692f ; undefined
    4000a1c4:	75727265 	.inst	0x75727265 ; undefined
    4000a1c8:	2f737470 	.inst	0x2f737470 ; undefined
    4000a1cc:	76636967 	.inst	0x76636967 ; undefined
    4000a1d0:	69672f33 	ldpsw	x19, x11, [x25, #-200]
    4000a1d4:	5f337663 	sqshl	s3, s19, #19
    4000a1d8:	2f776172 	umlsl	v18.4s, v11.4h, v7.h[3]
    4000a1dc:	64636967 	.inst	0x64636967 ; undefined
    4000a1e0:	7270695f 	.inst	0x7270695f ; undefined
    4000a1e4:	69726f69 	ldpsw	x9, x27, [x27, #-112]
    4000a1e8:	2e727974 	.inst	0x2e727974 ; undefined
    4000a1ec:	00000068 	udf	#104
    4000a1f0:	44434947 	umlalb	z7.h, z10.b, z3.b
    4000a1f4:	4553495f 	uaddwb	z31.h, z10.h, z19.b
    4000a1f8:	4c42414e 	.inst	0x4c42414e ; undefined
    4000a1fc:	203a5245 	.inst	0x203a5245 ; undefined
    4000a200:	20746962 	.inst	0x20746962 ; undefined
    4000a204:	7473756d 	.inst	0x7473756d ; undefined
    4000a208:	20656220 	.inst	0x20656220 ; undefined
    4000a20c:	33203d3c 	.inst	0x33203d3c ; undefined
    4000a210:	00000031 	udf	#49
    4000a214:	00000000 	udf	#0
    4000a218:	636e695f 	.inst	0x636e695f ; undefined
    4000a21c:	6564756c 	fnmls	z12.h, p5/m, z11.h, z4.h
    4000a220:	6972642f 	ldpsw	x15, x25, [x1, #-112]
    4000a224:	73726576 	.inst	0x73726576 ; undefined
    4000a228:	746e692f 	.inst	0x746e692f ; undefined
    4000a22c:	75727265 	.inst	0x75727265 ; undefined
    4000a230:	2f737470 	.inst	0x2f737470 ; undefined
    4000a234:	76636967 	.inst	0x76636967 ; undefined
    4000a238:	69672f33 	ldpsw	x19, x11, [x25, #-200]
    4000a23c:	5f337663 	sqshl	s3, s19, #19
    4000a240:	2f776172 	umlsl	v18.4s, v11.4h, v7.h[3]
    4000a244:	64636967 	.inst	0x64636967 ; undefined
    4000a248:	6573695f 	fnmls	z31.h, p2/m, z10.h, z19.h
    4000a24c:	6c62616e 	ldnp	d14, d24, [x11, #-480]
    4000a250:	682e7265 	.inst	0x682e7265 ; undefined
    4000a254:	00000000 	udf	#0
    4000a258:	61766e49 	.inst	0x61766e49 ; undefined
    4000a25c:	2064696c 	.inst	0x2064696c ; undefined
    4000a260:	20495053 	.inst	0x20495053 ; undefined
    4000a264:	49544e49 	.inst	0x49544e49 ; undefined
    4000a268:	00000044 	udf	#68
    4000a26c:	00000000 	udf	#0
    4000a270:	6372735f 	.inst	0x6372735f ; undefined
    4000a274:	6972642f 	ldpsw	x15, x25, [x1, #-112]
    4000a278:	73726576 	.inst	0x73726576 ; undefined
    4000a27c:	746e692f 	.inst	0x746e692f ; undefined
    4000a280:	75727265 	.inst	0x75727265 ; undefined
    4000a284:	2f737470 	.inst	0x2f737470 ; undefined
    4000a288:	76636967 	.inst	0x76636967 ; undefined
    4000a28c:	69672f33 	ldpsw	x19, x11, [x25, #-200]
    4000a290:	2e337663 	uabd	v3.8b, v19.8b, v19.8b
    4000a294:	00000063 	udf	#99
    4000a298:	64616552 	.inst	0x64616552 ; undefined
    4000a29c:	20676e69 	.inst	0x20676e69 ; undefined
    4000a2a0:	20314c45 	.inst	0x20314c45 ; undefined
    4000a2a4:	72756f73 	.inst	0x72756f73 ; undefined
    4000a2a8:	77206563 	.inst	0x77206563 ; undefined
    4000a2ac:	656c6968 	fnmls	z8.h, p2/m, z11.h, z12.h
    4000a2b0:	746f6e20 	.inst	0x746f6e20 ; undefined
    4000a2b4:	69656220 	ldpsw	x0, x24, [x17, #-216]
    4000a2b8:	6920676e 	stgp	x14, x25, [x27, #-1024]
    4000a2bc:	4c45206e 	.inst	0x4c45206e ; undefined
    4000a2c0:	00000031 	udf	#49
    4000a2c4:	00000000 	udf	#0
    4000a2c8:	6e550a0d 	.inst	0x6e550a0d ; undefined
    4000a2cc:	646e6168 	.inst	0x646e6168 ; undefined
    4000a2d0:	2064656c 	.inst	0x2064656c ; undefined
    4000a2d4:	20717269 	.inst	0x20717269 ; undefined
    4000a2d8:	626d756e 	.inst	0x626d756e ; undefined
    4000a2dc:	093a7265 	.inst	0x093a7265 ; undefined
	...
    4000a2e8:	41484e55 	.inst	0x41484e55 ; undefined
    4000a2ec:	454c444e 	saddwt	z14.h, z2.h, z12.b
    4000a2f0:	52492044 	.inst	0x52492044 ; undefined
    4000a2f4:	00000051 	udf	#81

000000004000a2f8 <UART_N_BASE>:
static const uintptr UART_N_BASE[] = {
    4000a2f8:	30860000 	adr	x0, 3ff162f9 <GPR_FRAME_SIZE+0x3ff161f9>
    4000a2fc:	00000000 	udf	#0
    4000a300:	30890000 	adr	x0, 3ff1c301 <GPR_FRAME_SIZE+0x3ff1c201>
    4000a304:	00000000 	udf	#0
    4000a308:	30880000 	adr	x0, 3ff1a309 <GPR_FRAME_SIZE+0x3ff1a209>
    4000a30c:	00000000 	udf	#0
    4000a310:	30a60000 	adr	x0, 3ff56311 <GPR_FRAME_SIZE+0x3ff56211>
    4000a314:	00000000 	udf	#0

000000004000a318 <USR1_IRQ_W1C_BITS>:
static const uint8 USR1_IRQ_W1C_BITS[9] = {
    4000a318:	07050403 	.inst	0x07050403 ; undefined
    4000a31c:	0c0b0a08 	.inst	0x0c0b0a08 ; undefined
    4000a320:	0000000f 	udf	#15
    4000a324:	00000000 	udf	#0

000000004000a328 <USR2_IRQ_W2C_BITS>:
static const uint8 USR2_IRQ_W2C_BITS[8] = {
    4000a328:	07040201 	.inst	0x07040201 ; undefined
    4000a32c:	0f0c0b08 	fdot	v8.2s, v24.8b, v12.4b[2]

000000004000a330 <__initcall_init_irq_handler_table>:
    4000a330:	40003838 	.inst	0x40003838 ; undefined
    4000a334:	00000000 	udf	#0

000000004000a338 <__kernel_init_end>:
	...

Disassembly of section .data:

000000004000a340 <exception_reg_names>:
static char *exception_reg_names[4] = {
    4000a340:	40009f68 	.inst	0x40009f68 ; undefined
    4000a344:	00000000 	udf	#0
    4000a348:	40009f70 	.inst	0x40009f70 ; undefined
    4000a34c:	00000000 	udf	#0
    4000a350:	40009f78 	.inst	0x40009f78 ; undefined
    4000a354:	00000000 	udf	#0
    4000a358:	40009f80 	.inst	0x40009f80 ; undefined
    4000a35c:	00000000 	udf	#0

000000004000a360 <el_names>:
static char *el_names[4] = {
    4000a360:	40009f88 	.inst	0x40009f88 ; undefined
    4000a364:	00000000 	udf	#0
    4000a368:	40009f90 	.inst	0x40009f90 ; undefined
    4000a36c:	00000000 	udf	#0
    4000a370:	40009f98 	.inst	0x40009f98 ; undefined
    4000a374:	00000000 	udf	#0
    4000a378:	40009fa0 	.inst	0x40009fa0 ; undefined
    4000a37c:	00000000 	udf	#0

Disassembly of section .debug_line:

0000000000000000 <.debug_line>:
       0:	00000056 	udf	#86
       4:	00080005 	.inst	0x00080005 ; undefined
       8:	0000002e 	udf	#46
       c:	fb010104 	.inst	0xfb010104 ; undefined
      10:	01000d0e 	.inst	0x01000d0e ; undefined
      14:	00010101 	.inst	0x00010101 ; undefined
      18:	00010000 	.inst	0x00010000 ; undefined
      1c:	01010100 	.inst	0x01010100 ; undefined
      20:	0000021f 	udf	#543
      24:	002b0000 	.inst	0x002b0000 ; NYI
      28:	01020000 	.inst	0x01020000 ; undefined
      2c:	020f021f 	.inst	0x020f021f ; undefined
      30:	00000044 	udf	#68
      34:	00004401 	udf	#17409
      38:	09000100 	.inst	0x09000100 ; undefined
      3c:	00004002 	udf	#16386
      40:	00000040 	udf	#64
      44:	21211700 	.inst	0x21211700 ; undefined
      48:	22212321 	.inst	0x22212321 ; undefined
      4c:	23212221 	.inst	0x23212221 ; undefined
      50:	23222121 	.inst	0x23222121 ; undefined
      54:	00010221 	.inst	0x00010221 ; undefined
      58:	00550101 	.inst	0x00550101 ; undefined
      5c:	00050000 	.inst	0x00050000 ; undefined
      60:	002e0008 	.inst	0x002e0008 ; NYI
      64:	01040000 	.inst	0x01040000 ; undefined
      68:	0d0efb01 	.inst	0x0d0efb01 ; undefined
      6c:	01010100 	.inst	0x01010100 ; undefined
      70:	00000001 	udf	#1
      74:	01000001 	.inst	0x01000001 ; undefined
      78:	021f0101 	.inst	0x021f0101 ; undefined
      7c:	00000000 	udf	#0
      80:	0000002b 	udf	#43
      84:	021f0102 	.inst	0x021f0102 ; undefined
      88:	003a020f 	.inst	0x003a020f ; NYI
      8c:	3a010000 	adcs	w0, w0, w1
      90:	01000000 	.inst	0x01000000 ; undefined
      94:	80020900 	.inst	0x80020900 ; undefined
      98:	00400000 	.inst	0x00400000 ; undefined
      9c:	17000000 	b	fffffffffc00009c <__stack_el0_top+0xffffffffba4f409c>
      a0:	23212121 	.inst	0x23212121 ; undefined
      a4:	21222221 	.inst	0x21222221 ; undefined
      a8:	22212123 	.inst	0x22212123 ; undefined
      ac:	01022123 	.inst	0x01022123 ; undefined
      b0:	55010100 	.inst	0x55010100 ; undefined
      b4:	05000000 	orr	z0.s, z0.s, #0x1
      b8:	2e000800 	ext	v0.8b, v0.8b, v0.8b, #1
      bc:	04000000 	add	z0.b, p0/m, z0.b, z0.b
      c0:	0efb0101 	.inst	0x0efb0101 ; undefined
      c4:	0101000d 	.inst	0x0101000d ; undefined
      c8:	00000101 	udf	#257
      cc:	00000100 	udf	#256
      d0:	1f010101 	fmadd	s1, s8, s1, s0
      d4:	00000002 	udf	#2
      d8:	00002b00 	udf	#11008
      dc:	1f010200 	fmadd	s0, s16, s1, s0
      e0:	43020f02 	.inst	0x43020f02 ; undefined
      e4:	01000000 	.inst	0x01000000 ; undefined
      e8:	00000043 	udf	#67
      ec:	02090001 	.inst	0x02090001 ; undefined
      f0:	400000bc 	.inst	0x400000bc ; undefined
      f4:	00000000 	udf	#0
      f8:	21212117 	.inst	0x21212117 ; undefined
      fc:	22222123 	.inst	0x22222123 ; undefined
     100:	21212321 	.inst	0x21212321 ; undefined
     104:	02212322 	.inst	0x02212322 ; undefined
     108:	01010001 	.inst	0x01010001 ; undefined
     10c:	00000063 	udf	#99
     110:	00080005 	.inst	0x00080005 ; undefined
     114:	0000002e 	udf	#46
     118:	fb010104 	.inst	0xfb010104 ; undefined
     11c:	01000d0e 	.inst	0x01000d0e ; undefined
     120:	00010101 	.inst	0x00010101 ; undefined
     124:	00010000 	.inst	0x00010000 ; undefined
     128:	01010100 	.inst	0x01010100 ; undefined
     12c:	0000021f 	udf	#543
     130:	004c0000 	.inst	0x004c0000 ; undefined
     134:	01020000 	.inst	0x01020000 ; undefined
     138:	020f021f 	.inst	0x020f021f ; undefined
     13c:	00000055 	udf	#85
     140:	00005501 	udf	#21761
     144:	09000100 	.inst	0x09000100 ; undefined
     148:	0000f802 	udf	#63490
     14c:	00000040 	udf	#64
     150:	21211700 	.inst	0x21211700 ; undefined
     154:	21242124 	.inst	0x21242124 ; undefined
     158:	21242124 	.inst	0x21242124 ; undefined
     15c:	21242124 	.inst	0x21242124 ; undefined
     160:	21242124 	.inst	0x21242124 ; undefined
     164:	21242124 	.inst	0x21242124 ; undefined
     168:	21242124 	.inst	0x21242124 ; undefined
     16c:	01022124 	.inst	0x01022124 ; undefined
     170:	af010100 	.inst	0xaf010100 ; undefined
     174:	05000000 	orr	z0.s, z0.s, #0x1
     178:	2e000800 	ext	v0.8b, v0.8b, v0.8b, #1
     17c:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     180:	0efb0101 	.inst	0x0efb0101 ; undefined
     184:	0101000d 	.inst	0x0101000d ; undefined
     188:	00000101 	udf	#257
     18c:	00000100 	udf	#256
     190:	1f010101 	fmadd	s1, s8, s1, s0
     194:	00000002 	udf	#2
     198:	00005f00 	udf	#24320
     19c:	1f010200 	fmadd	s0, s16, s1, s0
     1a0:	73020f02 	.inst	0x73020f02 ; undefined
     1a4:	01000000 	.inst	0x01000000 ; undefined
     1a8:	00000073 	udf	#115
     1ac:	02090001 	.inst	0x02090001 ; undefined
     1b0:	40000800 	.inst	0x40000800 ; undefined
     1b4:	00000000 	udf	#0
     1b8:	21212116 	.inst	0x21212116 ; undefined
     1bc:	fd023803 	str	d3, [x0, #1136]
     1c0:	24020103 	cmphs	p3.b, p0/z, z8.b, z2.b
     1c4:	15240215 	b	4900a18 <GPR_FRAME_SIZE+0x4900918>
     1c8:	02152402 	.inst	0x02152402 ; undefined
     1cc:	24021524 	cmphs	p4.b, p5/z, z9.b, z2.b
     1d0:	15240215 	b	4900a24 <GPR_FRAME_SIZE+0x4900924>
     1d4:	02152402 	.inst	0x02152402 ; undefined
     1d8:	24021524 	cmphs	p4.b, p5/z, z9.b, z2.b
     1dc:	15240215 	b	4900a30 <GPR_FRAME_SIZE+0x4900930>
     1e0:	02152402 	.inst	0x02152402 ; undefined
     1e4:	24021524 	cmphs	p4.b, p5/z, z9.b, z2.b
     1e8:	15240215 	b	4900a3c <GPR_FRAME_SIZE+0x490093c>
     1ec:	02152402 	.inst	0x02152402 ; undefined
     1f0:	01010024 	.inst	0x01010024 ; undefined
     1f4:	00020900 	.inst	0x00020900 ; undefined
     1f8:	00400080 	.inst	0x00400080 ; undefined
     1fc:	03000000 	.inst	0x03000000 ; undefined
     200:	080100fd 	stxrb	w1, w29, [x7]
     204:	08e508e5 	.inst	0x08e508e5 ; undefined
     208:	08e608e5 	.inst	0x08e608e5 ; undefined
     20c:	08e508e5 	.inst	0x08e508e5 ; undefined
     210:	08e608e5 	.inst	0x08e608e5 ; undefined
     214:	08e508e5 	.inst	0x08e508e5 ; undefined
     218:	08e608e5 	.inst	0x08e608e5 ; undefined
     21c:	08e508e5 	.inst	0x08e508e5 ; undefined
     220:	000102e5 	.inst	0x000102e5 ; undefined
     224:	00600101 	.inst	0x00600101 ; undefined
     228:	00050000 	.inst	0x00050000 ; undefined
     22c:	002e0008 	.inst	0x002e0008 ; NYI
     230:	01040000 	.inst	0x01040000 ; undefined
     234:	0d0efb01 	.inst	0x0d0efb01 ; undefined
     238:	01010100 	.inst	0x01010100 ; undefined
     23c:	00000001 	udf	#1
     240:	01000001 	.inst	0x01000001 ; undefined
     244:	021f0101 	.inst	0x021f0101 ; undefined
     248:	00000000 	udf	#0
     24c:	0000005f 	udf	#95
     250:	021f0102 	.inst	0x021f0102 ; undefined
     254:	0081020f 	.inst	0x0081020f ; undefined
     258:	81010000 	.inst	0x81010000 ; undefined
     25c:	01000000 	.inst	0x01000000 ; undefined
     260:	00020900 	.inst	0x00020900 ; undefined
     264:	00400019 	.inst	0x00400019 ; undefined
     268:	17000000 	b	fffffffffc000268 <__stack_el0_top+0xffffffffba4f4268>
     26c:	21212421 	.inst	0x21212421 ; undefined
     270:	24212124 	cmplo	p4.b, p0/z, z9.b, #4
     274:	21242121 	.inst	0x21242121 ; undefined
     278:	21212421 	.inst	0x21212421 ; undefined
     27c:	24212124 	cmplo	p4.b, p0/z, z9.b, #4
     280:	21242121 	.inst	0x21242121 ; undefined
     284:	00010221 	.inst	0x00010221 ; undefined
     288:	00af0101 	.inst	0x00af0101 ; undefined
     28c:	00050000 	.inst	0x00050000 ; undefined
     290:	002e0008 	.inst	0x002e0008 ; NYI
     294:	01040000 	.inst	0x01040000 ; undefined
     298:	0d0efb01 	.inst	0x0d0efb01 ; undefined
     29c:	01010100 	.inst	0x01010100 ; undefined
     2a0:	00000001 	udf	#1
     2a4:	01000001 	.inst	0x01000001 ; undefined
     2a8:	021f0101 	.inst	0x021f0101 ; undefined
     2ac:	00000000 	udf	#0
     2b0:	0000005f 	udf	#95
     2b4:	021f0102 	.inst	0x021f0102 ; undefined
     2b8:	008e020f 	.inst	0x008e020f ; undefined
     2bc:	8e010000 	.inst	0x8e010000 ; undefined
     2c0:	01000000 	.inst	0x01000000 ; undefined
     2c4:	00020900 	.inst	0x00020900 ; undefined
     2c8:	00400020 	.inst	0x00400020 ; undefined
     2cc:	16000000 	b	fffffffff80002cc <__stack_el0_top+0xffffffffb64f42cc>
     2d0:	03212121 	.inst	0x03212121 ; undefined
     2d4:	03fd0238 	.inst	0x03fd0238 ; undefined
     2d8:	15240201 	b	4900adc <GPR_FRAME_SIZE+0x49009dc>
     2dc:	02152402 	.inst	0x02152402 ; undefined
     2e0:	24021524 	cmphs	p4.b, p5/z, z9.b, z2.b
     2e4:	15240215 	b	4900b38 <GPR_FRAME_SIZE+0x4900a38>
     2e8:	02152402 	.inst	0x02152402 ; undefined
     2ec:	24021524 	cmphs	p4.b, p5/z, z9.b, z2.b
     2f0:	15240215 	b	4900b44 <GPR_FRAME_SIZE+0x4900a44>
     2f4:	02152402 	.inst	0x02152402 ; undefined
     2f8:	24021524 	cmphs	p4.b, p5/z, z9.b, z2.b
     2fc:	15240215 	b	4900b50 <GPR_FRAME_SIZE+0x4900a50>
     300:	02152402 	.inst	0x02152402 ; undefined
     304:	24021524 	cmphs	p4.b, p5/z, z9.b, z2.b
     308:	00010100 	.inst	0x00010100 ; undefined
     30c:	88000209 	stxr	w0, w9, [x16]
     310:	00004000 	udf	#16384
     314:	fd030000 	str	d0, [x0, #1536]
     318:	e5080100 	.inst	0xe5080100 ; undefined
     31c:	e508e508 	.inst	0xe508e508 ; undefined
     320:	e508e608 	.inst	0xe508e608 ; undefined
     324:	e508e508 	.inst	0xe508e508 ; undefined
     328:	e508e608 	.inst	0xe508e608 ; undefined
     32c:	e508e508 	.inst	0xe508e508 ; undefined
     330:	e508e608 	.inst	0xe508e608 ; undefined
     334:	e508e508 	.inst	0xe508e508 ; undefined
     338:	01000102 	.inst	0x01000102 ; undefined
     33c:	0000d001 	udf	#53249
     340:	08000500 	stxrb	w0, w0, [x8]
     344:	00002e00 	udf	#11776
     348:	01010400 	.inst	0x01010400 ; undefined
     34c:	000d0efb 	.inst	0x000d0efb ; undefined
     350:	01010101 	.inst	0x01010101 ; undefined
     354:	01000000 	.inst	0x01000000 ; undefined
     358:	01010000 	.inst	0x01010000 ; undefined
     35c:	00021f01 	.inst	0x00021f01 ; undefined
     360:	9c000000 	ldr	q0, 360 <GPR_FRAME_SIZE+0x260>
     364:	02000000 	.inst	0x02000000 ; undefined
     368:	0f021f01 	.inst	0x0f021f01 ; undefined
     36c:	0000ac02 	udf	#44034
     370:	00ac0100 	.inst	0x00ac0100 ; undefined
     374:	00010000 	.inst	0x00010000 ; undefined
     378:	31000209 	adds	w9, w16, #0x0
     37c:	00004000 	udf	#16384
     380:	0a030000 	and	w0, w0, w3
     384:	23212201 	.inst	0x23212201 ; undefined
     388:	22212221 	.inst	0x22212221 ; undefined
     38c:	21232221 	.inst	0x21232221 ; undefined
     390:	23212122 	.inst	0x23212122 ; undefined
     394:	21212221 	.inst	0x21212221 ; undefined
     398:	21222123 	.inst	0x21222123 ; undefined
     39c:	21222321 	.inst	0x21222321 ; undefined
     3a0:	21242122 	.inst	0x21242122 ; undefined
     3a4:	21232122 	.inst	0x21232122 ; undefined
     3a8:	21212122 	.inst	0x21212122 ; undefined
     3ac:	21222123 	.inst	0x21222123 ; undefined
     3b0:	22212322 	.inst	0x22212322 ; undefined
     3b4:	21212221 	.inst	0x21212221 ; undefined
     3b8:	21222123 	.inst	0x21222123 ; undefined
     3bc:	21222322 	.inst	0x21222322 ; undefined
     3c0:	21232122 	.inst	0x21232122 ; undefined
     3c4:	18032123 	ldr	w3, 67e8 <GPR_FRAME_SIZE+0x66e8>
     3c8:	2321223c 	.inst	0x2321223c ; undefined
     3cc:	21212221 	.inst	0x21212221 ; undefined
     3d0:	22422123 	.inst	0x22422123 ; undefined
     3d4:	22212321 	.inst	0x22212321 ; undefined
     3d8:	21232121 	.inst	0x21232121 ; undefined
     3dc:	22212242 	.inst	0x22212242 ; undefined
     3e0:	21212221 	.inst	0x21212221 ; undefined
     3e4:	22422123 	.inst	0x22422123 ; undefined
     3e8:	22212321 	.inst	0x22212321 ; undefined
     3ec:	21232121 	.inst	0x21232121 ; undefined
     3f0:	23212242 	.inst	0x23212242 ; undefined
     3f4:	21212221 	.inst	0x21212221 ; undefined
     3f8:	22422123 	.inst	0x22422123 ; undefined
     3fc:	22212321 	.inst	0x22212321 ; undefined
     400:	21232121 	.inst	0x21232121 ; undefined
     404:	21232242 	.inst	0x21232242 ; undefined
     408:	21232122 	.inst	0x21232122 ; undefined
     40c:	01000102 	.inst	0x01000102 ; undefined
     410:	00005701 	udf	#22273
     414:	08000500 	stxrb	w0, w0, [x8]
     418:	00002e00 	udf	#11776
     41c:	01010400 	.inst	0x01010400 ; undefined
     420:	000d0efb 	.inst	0x000d0efb ; undefined
     424:	01010101 	.inst	0x01010101 ; undefined
     428:	01000000 	.inst	0x01000000 ; undefined
     42c:	01010000 	.inst	0x01010000 ; undefined
     430:	00021f01 	.inst	0x00021f01 ; undefined
     434:	b5000000 	cbnz	x0, 434 <GPR_FRAME_SIZE+0x334>
     438:	02000000 	.inst	0x02000000 ; undefined
     43c:	0f021f01 	.inst	0x0f021f01 ; undefined
     440:	0000bf02 	udf	#48898
     444:	00bf0100 	.inst	0x00bf0100 ; undefined
     448:	00010000 	.inst	0x00010000 ; undefined
     44c:	33500209 	.inst	0x33500209 ; undefined
     450:	00004000 	udf	#16384
     454:	21170000 	.inst	0x21170000 ; undefined
     458:	21212122 	.inst	0x21212122 ; undefined
     45c:	21222123 	.inst	0x21222123 ; undefined
     460:	21222123 	.inst	0x21222123 ; undefined
     464:	02212322 	.inst	0x02212322 ; undefined
     468:	01010006 	.inst	0x01010006 ; undefined
     46c:	00000054 	udf	#84
     470:	00080005 	.inst	0x00080005 ; undefined
     474:	0000002e 	udf	#46
     478:	fb010104 	.inst	0xfb010104 ; undefined
     47c:	01000d0e 	.inst	0x01000d0e ; undefined
     480:	00010101 	.inst	0x00010101 ; undefined
     484:	00010000 	.inst	0x00010000 ; undefined
     488:	01010100 	.inst	0x01010100 ; undefined
     48c:	0000021f 	udf	#543
     490:	00b50000 	.inst	0x00b50000 ; undefined
     494:	01020000 	.inst	0x01020000 ; undefined
     498:	020f021f 	.inst	0x020f021f ; undefined
     49c:	000000cb 	udf	#203
     4a0:	0000cb01 	udf	#51969
     4a4:	09000100 	.inst	0x09000100 ; undefined
     4a8:	00000002 	udf	#2
     4ac:	00000040 	udf	#64
     4b0:	23221600 	.inst	0x23221600 ; undefined
     4b4:	24212121 	cmplo	p1.b, p0/z, z9.b, #4
     4b8:	21212321 	.inst	0x21212321 ; undefined
     4bc:	02212322 	.inst	0x02212322 ; undefined
     4c0:	01010003 	.inst	0x01010003 ; undefined
     4c4:	0000006a 	udf	#106
     4c8:	00080005 	.inst	0x00080005 ; undefined
     4cc:	0000002e 	udf	#46
     4d0:	fb010104 	.inst	0xfb010104 ; undefined
     4d4:	01000d0e 	.inst	0x01000d0e ; undefined
     4d8:	00010101 	.inst	0x00010101 ; undefined
     4dc:	00010000 	.inst	0x00010000 ; undefined
     4e0:	01010100 	.inst	0x01010100 ; undefined
     4e4:	0000021f 	udf	#543
     4e8:	00b50000 	.inst	0x00b50000 ; undefined
     4ec:	01020000 	.inst	0x01020000 ; undefined
     4f0:	020f021f 	.inst	0x020f021f ; undefined
     4f4:	000000d2 	udf	#210
     4f8:	0000d201 	udf	#53761
     4fc:	09000100 	.inst	0x09000100 ; undefined
     500:	0033b002 	.inst	0x0033b002 ; NYI
     504:	00000040 	udf	#64
     508:	21211900 	.inst	0x21211900 ; undefined
     50c:	23212221 	.inst	0x23212221 ; undefined
     510:	22212221 	.inst	0x22212221 ; undefined
     514:	22212321 	.inst	0x22212321 ; undefined
     518:	21212221 	.inst	0x21212221 ; undefined
     51c:	22212122 	.inst	0x22212122 ; undefined
     520:	21502123 	.inst	0x21502123 ; undefined
     524:	22212221 	.inst	0x22212221 ; undefined
     528:	21212221 	.inst	0x21212221 ; undefined
     52c:	000a0222 	.inst	0x000a0222 ; undefined
     530:	005d0101 	.inst	0x005d0101 ; undefined
     534:	00050000 	.inst	0x00050000 ; undefined
     538:	002e0008 	.inst	0x002e0008 ; NYI
     53c:	01040000 	.inst	0x01040000 ; undefined
     540:	0d0efb01 	.inst	0x0d0efb01 ; undefined
     544:	01010100 	.inst	0x01010100 ; undefined
     548:	00000001 	udf	#1
     54c:	01000001 	.inst	0x01000001 ; undefined
     550:	021f0101 	.inst	0x021f0101 ; undefined
     554:	00000000 	udf	#0
     558:	000000d8 	udf	#216
     55c:	021f0102 	.inst	0x021f0102 ; undefined
     560:	00e8020f 	.inst	0x00e8020f ; undefined
     564:	e8010000 	.inst	0xe8010000 ; undefined
     568:	01000000 	.inst	0x01000000 ; undefined
     56c:	70020900 	adr	x0, 468f <GPR_FRAME_SIZE+0x458f>
     570:	00400034 	.inst	0x00400034 ; undefined
     574:	1a000000 	adc	w0, w0, w0
     578:	21222221 	.inst	0x21222221 ; undefined
     57c:	21212121 	.inst	0x21212121 ; undefined
     580:	21212121 	.inst	0x21212121 ; undefined
     584:	21212121 	.inst	0x21212121 ; undefined
     588:	22222122 	.inst	0x22222122 ; undefined
     58c:	04022222 	.inst	0x04022222 ; undefined
     590:	53010100 	lsl	w0, w8, #31
     594:	05000000 	orr	z0.s, z0.s, #0x1
     598:	2e000800 	ext	v0.8b, v0.8b, v0.8b, #1
     59c:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     5a0:	0efb0101 	.inst	0x0efb0101 ; undefined
     5a4:	0101000d 	.inst	0x0101000d ; undefined
     5a8:	00000101 	udf	#257
     5ac:	00000100 	udf	#256
     5b0:	1f010101 	fmadd	s1, s8, s1, s0
     5b4:	00000002 	udf	#2
     5b8:	0000f000 	udf	#61440
     5bc:	1f010200 	fmadd	s0, s16, s1, s0
     5c0:	0e020f02 	dup	v2.4h, w24
     5c4:	01000001 	.inst	0x01000001 ; undefined
     5c8:	0000010e 	udf	#270
     5cc:	02090001 	.inst	0x02090001 ; undefined
     5d0:	400034e0 	.inst	0x400034e0 ; undefined
     5d4:	00000000 	udf	#0
     5d8:	24212118 	cmpls	p8.b, p0/z, z8.b, #4
     5dc:	21242121 	.inst	0x21242121 ; undefined
     5e0:	24212421 	cmplo	p1.b, p1/z, z1.b, #4
     5e4:	00010221 	.inst	0x00010221 ; undefined
     5e8:	00be0101 	.inst	0x00be0101 ; undefined
     5ec:	00050000 	.inst	0x00050000 ; undefined
     5f0:	006d0008 	.inst	0x006d0008 ; undefined
     5f4:	01040000 	.inst	0x01040000 ; undefined
     5f8:	0d0efb01 	.inst	0x0d0efb01 ; undefined
     5fc:	01010100 	.inst	0x01010100 ; undefined
     600:	00000001 	udf	#1
     604:	01000001 	.inst	0x01000001 ; undefined
     608:	091f0101 	.inst	0x091f0101 ; undefined
     60c:	00000000 	udf	#0
     610:	00000137 	udf	#311
     614:	00000143 	udf	#323
     618:	00000150 	udf	#336
     61c:	00000168 	udf	#360
     620:	00000176 	udf	#374
     624:	00000183 	udf	#387
     628:	00000199 	udf	#409
     62c:	000001a9 	udf	#425
     630:	021f0102 	.inst	0x021f0102 ; undefined
     634:	0130090f 	.inst	0x0130090f ; undefined
     638:	30010000 	adr	x0, 2639 <GPR_FRAME_SIZE+0x2539>
     63c:	01000001 	.inst	0x01000001 ; undefined
     640:	000001cb 	udf	#459
     644:	0001d402 	.inst	0x0001d402 ; undefined
     648:	01e10300 	.inst	0x01e10300 ; undefined
     64c:	e9040000 	.inst	0xe9040000 ; undefined
     650:	05000001 	orr	z1.s, z1.s, #0x1
     654:	000001ef 	udf	#495
     658:	0001f606 	.inst	0x0001f606 ; undefined
     65c:	01fd0700 	.inst	0x01fd0700 ; undefined
     660:	05080000 	.inst	0x05080000 ; undefined
     664:	02090001 	.inst	0x02090001 ; undefined
     668:	40003514 	.inst	0x40003514 ; undefined
     66c:	00000000 	udf	#0
     670:	05010b03 	orr	z3.s, z3.s, #0x80ffffff
     674:	32053d02 	orr	w2, w8, #0xf80007ff
     678:	82020530 	.inst	0x82020530 ; undefined
     67c:	21110535 	.inst	0x21110535 ; undefined
     680:	02002705 	.inst	0x02002705 ; undefined
     684:	05200104 	ext	z4.b, z4.b, z8.b, #0
     688:	04020002 	.inst	0x04020002 ; undefined
     68c:	052f2e01 	tbx	z1.b, z16.b, z15.b
     690:	2009031a 	.inst	0x2009031a ; undefined
     694:	053c0205 	ext	z5.b, z5.b, z16.b, #224
     698:	06052204 	.inst	0x06052204 ; undefined
     69c:	0037053b 	.inst	0x0037053b ; NYI
     6a0:	3b010402 	.inst	0x3b010402 ; undefined
     6a4:	025c0105 	.inst	0x025c0105 ; undefined
     6a8:	01010005 	.inst	0x01010005 ; undefined
     6ac:	000000c5 	udf	#197
     6b0:	00080005 	.inst	0x00080005 ; undefined
     6b4:	0000004e 	udf	#78
     6b8:	fb010104 	.inst	0xfb010104 ; undefined
     6bc:	01000d0e 	.inst	0x01000d0e ; undefined
     6c0:	00010101 	.inst	0x00010101 ; undefined
     6c4:	00010000 	.inst	0x00010000 ; undefined
     6c8:	01010100 	.inst	0x01010100 ; undefined
     6cc:	0000051f 	udf	#1311
     6d0:	02250000 	.inst	0x02250000 ; undefined
     6d4:	01430000 	.inst	0x01430000 ; undefined
     6d8:	01680000 	.inst	0x01680000 ; undefined
     6dc:	01830000 	.inst	0x01830000 ; undefined
     6e0:	01020000 	.inst	0x01020000 ; undefined
     6e4:	060f021f 	.inst	0x060f021f ; undefined
     6e8:	0000021e 	udf	#542
     6ec:	00021e01 	.inst	0x00021e01 ; undefined
     6f0:	01cb0100 	.inst	0x01cb0100 ; undefined
     6f4:	e1020000 	.inst	0xe1020000 ; undefined
     6f8:	03000001 	.inst	0x03000001 ; undefined
     6fc:	0000023e 	udf	#574
     700:	0001ef02 	.inst	0x0001ef02 ; undefined
     704:	01050400 	.inst	0x01050400 ; undefined
     708:	bc020900 	.inst	0xbc020900 ; undefined
     70c:	00400035 	.inst	0x00400035 ; undefined
     710:	03000000 	.inst	0x03000000 ; undefined
     714:	0805010a 	stxrb	w5, w10, [x8]
     718:	2103053f 	.inst	0x2103053f ; undefined
     71c:	05490905 	.inst	0x05490905 ; undefined
     720:	0402001b 	.inst	0x0402001b ; undefined
     724:	01055801 	.inst	0x01055801 ; undefined
     728:	4c20053f 	.inst	0x4c20053f ; undefined
     72c:	053c2205 	mov	z5.s, z16.s[3]
     730:	05350821 	ext	z1.b, z1.b, z1.b, #170
     734:	01052e23 	.inst	0x01052e23 ; undefined
     738:	02053108 	.inst	0x02053108 ; undefined
     73c:	4c17052f 	.inst	0x4c17052f ; undefined
     740:	053e0e05 	ext	z5.b, z5.b, z16.b, #243
     744:	07052002 	.inst	0x07052002 ; undefined
     748:	4a060521 	eor	w1, w9, w6, lsl #1
     74c:	052f1505 	ext	z5.b, z5.b, z8.b, #125
     750:	2e054a04 	.inst	0x2e054a04 ; undefined
     754:	02040200 	.inst	0x02040200 ; undefined
     758:	0017052c 	.inst	0x0017052c ; undefined
     75c:	3c010402 	str	b2, [x0], #16
     760:	05410105 	eor	z5.s, z5.s, #0x1ff
     764:	23054c21 	.inst	0x23054c21 ; undefined
     768:	0821052e 	.inst	0x0821052e ; undefined
     76c:	2e230530 	uhadd	v16.8b, v9.8b, v3.8b
     770:	01001302 	.inst	0x01001302 ; undefined
     774:	0000b101 	udf	#45313
     778:	08000500 	stxrb	w0, w0, [x8]
     77c:	00006400 	udf	#25600
     780:	01010400 	.inst	0x01010400 ; undefined
     784:	000d0efb 	.inst	0x000d0efb ; undefined
     788:	01010101 	.inst	0x01010101 ; undefined
     78c:	01000000 	.inst	0x01000000 ; undefined
     790:	01010000 	.inst	0x01010000 ; undefined
     794:	00081f01 	.inst	0x00081f01 ; undefined
     798:	62000000 	.inst	0x62000000 ; undefined
     79c:	43000002 	.inst	0x43000002 ; undefined
     7a0:	68000001 	.inst	0x68000001 ; undefined
     7a4:	72000001 	ands	w1, w0, #0x1
     7a8:	99000002 	stlur	w2, [x0]
     7ac:	8e000001 	.inst	0x8e000001 ; undefined
     7b0:	a2000002 	.inst	0xa2000002 ; undefined
     7b4:	02000002 	.inst	0x02000002 ; undefined
     7b8:	0f021f01 	.inst	0x0f021f01 ; undefined
     7bc:	00025c08 	.inst	0x00025c08 ; undefined
     7c0:	025c0100 	.inst	0x025c0100 ; undefined
     7c4:	cb010000 	sub	x0, x0, x1
     7c8:	02000001 	.inst	0x02000001 ; undefined
     7cc:	000001e1 	udf	#481
     7d0:	0002bf03 	.inst	0x0002bf03 ; undefined
     7d4:	01f60400 	.inst	0x01f60400 ; undefined
     7d8:	cc050000 	.inst	0xcc050000 ; undefined
     7dc:	06000002 	.inst	0x06000002 ; undefined
     7e0:	000001ef 	udf	#495
     7e4:	001d0507 	.inst	0x001d0507 ; undefined
     7e8:	37e40209 	tbnz	w9, #28, ffffffffffff8828 <__stack_el0_top+0xffffffffbe4ec828>
     7ec:	00004000 	udf	#16384
     7f0:	09030000 	.inst	0x09030000 ; undefined
     7f4:	2e1f0501 	.inst	0x2e1f0501 ; undefined
     7f8:	31080105 	adds	w5, w8, #0x200
     7fc:	05210e05 	ext	z5.b, z5.b, z16.b, #11
     800:	1f052002 	fmadd	s2, s0, s5, s8
     804:	002b0521 	.inst	0x002b0521 ; NYI
     808:	65030402 	bfsub	z2.h, z0.h, z3.h
     80c:	02001705 	.inst	0x02001705 ; undefined
     810:	053c0104 	ext	z4.b, z4.b, z8.b, #224
     814:	0105412d 	.inst	0x0105412d ; undefined
     818:	3f2a055b 	.inst	0x3f2a055b ; undefined
     81c:	053c4405 	.inst	0x053c4405 ; undefined
     820:	4f054a2c 	.inst	0x4f054a2c ; undefined
     824:	00030220 	.inst	0x00030220 ; undefined
     828:	00620101 	.inst	0x00620101 ; undefined
     82c:	00050000 	.inst	0x00050000 ; undefined
     830:	00400008 	.inst	0x00400008 ; undefined
     834:	01040000 	.inst	0x01040000 ; undefined
     838:	0d0efb01 	.inst	0x0d0efb01 ; undefined
     83c:	01010100 	.inst	0x01010100 ; undefined
     840:	00000001 	udf	#1
     844:	01000001 	.inst	0x01000001 ; undefined
     848:	041f0101 	.inst	0x041f0101 ; undefined
     84c:	00000000 	udf	#0
     850:	00000137 	udf	#311
     854:	00000183 	udf	#387
     858:	00000199 	udf	#409
     85c:	021f0102 	.inst	0x021f0102 ; undefined
     860:	0303040f 	.inst	0x0303040f ; undefined
     864:	03010000 	.inst	0x03010000 ; undefined
     868:	01000003 	.inst	0x01000003 ; undefined
     86c:	000001ef 	udf	#495
     870:	0001f602 	.inst	0x0001f602 ; undefined
     874:	01050300 	.inst	0x01050300 ; undefined
     878:	c0020900 	mov	z0.b, p2/m, za0h.b[w12, 8]
     87c:	00400038 	.inst	0x00400038 ; undefined
     880:	03000000 	.inst	0x03000000 ; undefined
     884:	02050110 	.inst	0x02050110 ; undefined
     888:	024c222f 	.inst	0x024c222f ; undefined
     88c:	01010002 	.inst	0x01010002 ; undefined
     890:	0000007b 	udf	#123
     894:	00080005 	.inst	0x00080005 ; undefined
     898:	00000045 	udf	#69
     89c:	fb010104 	.inst	0xfb010104 ; undefined
     8a0:	01000d0e 	.inst	0x01000d0e ; undefined
     8a4:	00010101 	.inst	0x00010101 ; undefined
     8a8:	00010000 	.inst	0x00010000 ; undefined
     8ac:	01010100 	.inst	0x01010100 ; undefined
     8b0:	0000041f 	udf	#1055
     8b4:	004c0000 	.inst	0x004c0000 ; undefined
     8b8:	01430000 	.inst	0x01430000 ; undefined
     8bc:	01760000 	.inst	0x01760000 ; undefined
     8c0:	01020000 	.inst	0x01020000 ; undefined
     8c4:	050f021f 	.inst	0x050f021f ; undefined
     8c8:	0000031b 	udf	#795
     8cc:	00031b01 	.inst	0x00031b01 ; undefined
     8d0:	01cb0100 	.inst	0x01cb0100 ; undefined
     8d4:	e9020000 	.inst	0xe9020000 ; undefined
     8d8:	03000001 	.inst	0x03000001 ; undefined
     8dc:	00000321 	udf	#801
     8e0:	00010503 	.inst	0x00010503 ; undefined
     8e4:	38e40209 	ldaddalb	w4, w9, [x16]
     8e8:	00004000 	udf	#16384
     8ec:	05180000 	mov	z0.b, p8/z, #0
     8f0:	0f052f0d 	.inst	0x0f052f0d ; undefined
     8f4:	2a130533 	orr	w19, w9, w19, lsl #1
     8f8:	05310f05 	ext	z5.b, z5.b, z24.b, #139
     8fc:	0f052b13 	.inst	0x0f052b13 ; undefined
     900:	2c130530 	stnp	s16, s1, [x9, #152]
     904:	055f0905 	mov	z5.h, p15/z, #72
     908:	02022101 	.inst	0x02022101 ; undefined
     90c:	5c010100 	ldr	d0, 292c <GPR_FRAME_SIZE+0x282c>
     910:	05000000 	orr	z0.s, z0.s, #0x1
     914:	40000800 	.inst	0x40000800 ; undefined
     918:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     91c:	0efb0101 	.inst	0x0efb0101 ; undefined
     920:	0101000d 	.inst	0x0101000d ; undefined
     924:	00000101 	udf	#257
     928:	00000100 	udf	#256
     92c:	1f010101 	fmadd	s1, s8, s1, s0
     930:	00000004 	udf	#4
     934:	00035e00 	.inst	0x00035e00 ; undefined
     938:	00014300 	.inst	0x00014300 ; undefined
     93c:	00016800 	.inst	0x00016800 ; undefined
     940:	1f010200 	fmadd	s0, s16, s1, s0
     944:	4c040f02 	.inst	0x4c040f02 ; undefined
     948:	01000003 	.inst	0x01000003 ; undefined
     94c:	0000034c 	udf	#844
     950:	0001cb01 	.inst	0x0001cb01 ; undefined
     954:	01e10200 	.inst	0x01e10200 ; undefined
     958:	05030000 	orr	z0.d, z0.d, #0x100000000
     95c:	02090001 	.inst	0x02090001 ; undefined
     960:	4000393c 	.inst	0x4000393c ; undefined
     964:	00000000 	udf	#0
     968:	13022e14 	sbfx	w20, w16, #2, #10
     96c:	5c010100 	ldr	d0, 298c <GPR_FRAME_SIZE+0x288c>
     970:	05000000 	orr	z0.s, z0.s, #0x1
     974:	40000800 	.inst	0x40000800 ; undefined
     978:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     97c:	0efb0101 	.inst	0x0efb0101 ; undefined
     980:	0101000d 	.inst	0x0101000d ; undefined
     984:	00000101 	udf	#257
     988:	00000100 	udf	#256
     98c:	1f010101 	fmadd	s1, s8, s1, s0
     990:	00000004 	udf	#4
     994:	00035e00 	.inst	0x00035e00 ; undefined
     998:	00014300 	.inst	0x00014300 ; undefined
     99c:	00016800 	.inst	0x00016800 ; undefined
     9a0:	1f010200 	fmadd	s0, s16, s1, s0
     9a4:	a0040f02 	ld1b	{z2.b-z3.b}, pn11/z, [x24, x4]
     9a8:	01000003 	.inst	0x01000003 ; undefined
     9ac:	000003a0 	udf	#928
     9b0:	0001cb01 	.inst	0x0001cb01 ; undefined
     9b4:	01e10200 	.inst	0x01e10200 ; undefined
     9b8:	05030000 	orr	z0.d, z0.d, #0x100000000
     9bc:	02090001 	.inst	0x02090001 ; undefined
     9c0:	40003990 	.inst	0x40003990 ; undefined
     9c4:	00000000 	udf	#0
     9c8:	13022e14 	sbfx	w20, w16, #2, #10
     9cc:	5c010100 	ldr	d0, 29ec <GPR_FRAME_SIZE+0x28ec>
     9d0:	05000000 	orr	z0.s, z0.s, #0x1
     9d4:	40000800 	.inst	0x40000800 ; undefined
     9d8:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     9dc:	0efb0101 	.inst	0x0efb0101 ; undefined
     9e0:	0101000d 	.inst	0x0101000d ; undefined
     9e4:	00000101 	udf	#257
     9e8:	00000100 	udf	#256
     9ec:	1f010101 	fmadd	s1, s8, s1, s0
     9f0:	00000004 	udf	#4
     9f4:	00035e00 	.inst	0x00035e00 ; undefined
     9f8:	00014300 	.inst	0x00014300 ; undefined
     9fc:	00016800 	.inst	0x00016800 ; undefined
     a00:	1f010200 	fmadd	s0, s16, s1, s0
     a04:	d6040f02 	.inst	0xd6040f02 ; undefined
     a08:	01000003 	.inst	0x01000003 ; undefined
     a0c:	000003d6 	udf	#982
     a10:	0001cb01 	.inst	0x0001cb01 ; undefined
     a14:	01e10200 	.inst	0x01e10200 ; undefined
     a18:	05030000 	orr	z0.d, z0.d, #0x100000000
     a1c:	02090001 	.inst	0x02090001 ; undefined
     a20:	400039e4 	.inst	0x400039e4 ; undefined
     a24:	00000000 	udf	#0
     a28:	13022e14 	sbfx	w20, w16, #2, #10
     a2c:	5c010100 	ldr	d0, 2a4c <GPR_FRAME_SIZE+0x294c>
     a30:	05000000 	orr	z0.s, z0.s, #0x1
     a34:	40000800 	.inst	0x40000800 ; undefined
     a38:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     a3c:	0efb0101 	.inst	0x0efb0101 ; undefined
     a40:	0101000d 	.inst	0x0101000d ; undefined
     a44:	00000101 	udf	#257
     a48:	00000100 	udf	#256
     a4c:	1f010101 	fmadd	s1, s8, s1, s0
     a50:	00000004 	udf	#4
     a54:	00035e00 	.inst	0x00035e00 ; undefined
     a58:	00014300 	.inst	0x00014300 ; undefined
     a5c:	00016800 	.inst	0x00016800 ; undefined
     a60:	1f010200 	fmadd	s0, s16, s1, s0
     a64:	09040f02 	.inst	0x09040f02 ; undefined
     a68:	01000004 	.inst	0x01000004 ; undefined
     a6c:	00000409 	udf	#1033
     a70:	0001cb01 	.inst	0x0001cb01 ; undefined
     a74:	01e10200 	.inst	0x01e10200 ; undefined
     a78:	05030000 	orr	z0.d, z0.d, #0x100000000
     a7c:	02090001 	.inst	0x02090001 ; undefined
     a80:	40003a38 	.inst	0x40003a38 ; undefined
     a84:	00000000 	udf	#0
     a88:	13022e14 	sbfx	w20, w16, #2, #10
     a8c:	5c010100 	ldr	d0, 2aac <GPR_FRAME_SIZE+0x29ac>
     a90:	05000000 	orr	z0.s, z0.s, #0x1
     a94:	40000800 	.inst	0x40000800 ; undefined
     a98:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     a9c:	0efb0101 	.inst	0x0efb0101 ; undefined
     aa0:	0101000d 	.inst	0x0101000d ; undefined
     aa4:	00000101 	udf	#257
     aa8:	00000100 	udf	#256
     aac:	1f010101 	fmadd	s1, s8, s1, s0
     ab0:	00000004 	udf	#4
     ab4:	00035e00 	.inst	0x00035e00 ; undefined
     ab8:	00014300 	.inst	0x00014300 ; undefined
     abc:	00016800 	.inst	0x00016800 ; undefined
     ac0:	1f010200 	fmadd	s0, s16, s1, s0
     ac4:	3d040f02 	str	b2, [x24, #259]
     ac8:	01000004 	.inst	0x01000004 ; undefined
     acc:	0000043d 	udf	#1085
     ad0:	0001cb01 	.inst	0x0001cb01 ; undefined
     ad4:	01e10200 	.inst	0x01e10200 ; undefined
     ad8:	05030000 	orr	z0.d, z0.d, #0x100000000
     adc:	02090001 	.inst	0x02090001 ; undefined
     ae0:	40003a8c 	.inst	0x40003a8c ; undefined
     ae4:	00000000 	udf	#0
     ae8:	13022e14 	sbfx	w20, w16, #2, #10
     aec:	5c010100 	ldr	d0, 2b0c <GPR_FRAME_SIZE+0x2a0c>
     af0:	05000000 	orr	z0.s, z0.s, #0x1
     af4:	40000800 	.inst	0x40000800 ; undefined
     af8:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     afc:	0efb0101 	.inst	0x0efb0101 ; undefined
     b00:	0101000d 	.inst	0x0101000d ; undefined
     b04:	00000101 	udf	#257
     b08:	00000100 	udf	#256
     b0c:	1f010101 	fmadd	s1, s8, s1, s0
     b10:	00000004 	udf	#4
     b14:	00035e00 	.inst	0x00035e00 ; undefined
     b18:	00014300 	.inst	0x00014300 ; undefined
     b1c:	00016800 	.inst	0x00016800 ; undefined
     b20:	1f010200 	fmadd	s0, s16, s1, s0
     b24:	71040f02 	subs	w2, w24, #0x103
     b28:	01000004 	.inst	0x01000004 ; undefined
     b2c:	00000471 	udf	#1137
     b30:	0001cb01 	.inst	0x0001cb01 ; undefined
     b34:	01e10200 	.inst	0x01e10200 ; undefined
     b38:	05030000 	orr	z0.d, z0.d, #0x100000000
     b3c:	02090001 	.inst	0x02090001 ; undefined
     b40:	40003ae0 	.inst	0x40003ae0 ; undefined
     b44:	00000000 	udf	#0
     b48:	13022e14 	sbfx	w20, w16, #2, #10
     b4c:	7e010100 	.inst	0x7e010100 ; undefined
     b50:	05000000 	orr	z0.s, z0.s, #0x1
     b54:	52000800 	eor	w0, w0, #0x7
     b58:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     b5c:	0efb0101 	.inst	0x0efb0101 ; undefined
     b60:	0101000d 	.inst	0x0101000d ; undefined
     b64:	00000101 	udf	#257
     b68:	00000100 	udf	#256
     b6c:	1f010101 	fmadd	s1, s8, s1, s0
     b70:	00000006 	udf	#6
     b74:	00035e00 	.inst	0x00035e00 ; undefined
     b78:	00014300 	.inst	0x00014300 ; undefined
     b7c:	00027200 	.inst	0x00027200 ; undefined
     b80:	0001a900 	.inst	0x0001a900 ; undefined
     b84:	00028e00 	.inst	0x00028e00 ; undefined
     b88:	1f010200 	fmadd	s0, s16, s1, s0
     b8c:	a4060f02 	ld1rqb	{z2.b}, p3/z, [x24, x6]
     b90:	01000004 	.inst	0x01000004 ; undefined
     b94:	000004a4 	udf	#1188
     b98:	0001cb01 	.inst	0x0001cb01 ; undefined
     b9c:	02bf0200 	.inst	0x02bf0200 ; undefined
     ba0:	fd030000 	str	d0, [x0, #1536]
     ba4:	04000001 	add	z1.b, p0/m, z1.b, z0.b
     ba8:	000002cc 	udf	#716
     bac:	00010505 	.inst	0x00010505 ; undefined
     bb0:	3b340209 	.inst	0x3b340209 ; undefined
     bb4:	00004000 	udf	#16384
     bb8:	051a0000 	mov	z0.b, p10/z, #0
     bbc:	02052f11 	.inst	0x02052f11 ; undefined
     bc0:	04020030 	.inst	0x04020030 ; undefined
     bc4:	062e0601 	.inst	0x062e0601 ; undefined
     bc8:	2f010522 	mvni	v2.2s, #0x29
     bcc:	01000302 	.inst	0x01000302 ; undefined
     bd0:	00005c01 	udf	#23553
     bd4:	08000500 	stxrb	w0, w0, [x8]
     bd8:	00004000 	udf	#16384
     bdc:	01010400 	.inst	0x01010400 ; undefined
     be0:	000d0efb 	.inst	0x000d0efb ; undefined
     be4:	01010101 	.inst	0x01010101 ; undefined
     be8:	01000000 	.inst	0x01000000 ; undefined
     bec:	01010000 	.inst	0x01010000 ; undefined
     bf0:	00041f01 	.inst	0x00041f01 ; undefined
     bf4:	5e000000 	sha1c	q0, s0, v0.4s
     bf8:	43000003 	.inst	0x43000003 ; undefined
     bfc:	68000001 	.inst	0x68000001 ; undefined
     c00:	02000001 	.inst	0x02000001 ; undefined
     c04:	0f021f01 	.inst	0x0f021f01 ; undefined
     c08:	0004d704 	.inst	0x0004d704 ; undefined
     c0c:	04d70100 	udivr	z0.d, p0/m, z0.d, z8.d
     c10:	cb010000 	sub	x0, x0, x1
     c14:	02000001 	.inst	0x02000001 ; undefined
     c18:	000001e1 	udf	#481
     c1c:	00010503 	.inst	0x00010503 ; undefined
     c20:	3b640209 	.inst	0x3b640209 ; undefined
     c24:	00004000 	udf	#16384
     c28:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     c2c:	01001302 	.inst	0x01001302 ; undefined
     c30:	00005c01 	udf	#23553
     c34:	08000500 	stxrb	w0, w0, [x8]
     c38:	00004000 	udf	#16384
     c3c:	01010400 	.inst	0x01010400 ; undefined
     c40:	000d0efb 	.inst	0x000d0efb ; undefined
     c44:	01010101 	.inst	0x01010101 ; undefined
     c48:	01000000 	.inst	0x01000000 ; undefined
     c4c:	01010000 	.inst	0x01010000 ; undefined
     c50:	00041f01 	.inst	0x00041f01 ; undefined
     c54:	5e000000 	sha1c	q0, s0, v0.4s
     c58:	43000003 	.inst	0x43000003 ; undefined
     c5c:	68000001 	.inst	0x68000001 ; undefined
     c60:	02000001 	.inst	0x02000001 ; undefined
     c64:	0f021f01 	.inst	0x0f021f01 ; undefined
     c68:	00050d04 	.inst	0x00050d04 ; undefined
     c6c:	050d0100 	.inst	0x050d0100 ; undefined
     c70:	cb010000 	sub	x0, x0, x1
     c74:	02000001 	.inst	0x02000001 ; undefined
     c78:	000001e1 	udf	#481
     c7c:	00010503 	.inst	0x00010503 ; undefined
     c80:	3bb80209 	.inst	0x3bb80209 ; undefined
     c84:	00004000 	udf	#16384
     c88:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     c8c:	01001302 	.inst	0x01001302 ; undefined
     c90:	00005c01 	udf	#23553
     c94:	08000500 	stxrb	w0, w0, [x8]
     c98:	00004000 	udf	#16384
     c9c:	01010400 	.inst	0x01010400 ; undefined
     ca0:	000d0efb 	.inst	0x000d0efb ; undefined
     ca4:	01010101 	.inst	0x01010101 ; undefined
     ca8:	01000000 	.inst	0x01000000 ; undefined
     cac:	01010000 	.inst	0x01010000 ; undefined
     cb0:	00041f01 	.inst	0x00041f01 ; undefined
     cb4:	5e000000 	sha1c	q0, s0, v0.4s
     cb8:	43000003 	.inst	0x43000003 ; undefined
     cbc:	68000001 	.inst	0x68000001 ; undefined
     cc0:	02000001 	.inst	0x02000001 ; undefined
     cc4:	0f021f01 	.inst	0x0f021f01 ; undefined
     cc8:	00054004 	.inst	0x00054004 ; undefined
     ccc:	05400100 	eor	z0.s, z0.s, #0x1ff
     cd0:	cb010000 	sub	x0, x0, x1
     cd4:	02000001 	.inst	0x02000001 ; undefined
     cd8:	000001e1 	udf	#481
     cdc:	00010503 	.inst	0x00010503 ; undefined
     ce0:	3c0c0209 	stur	b9, [x16, #192]
     ce4:	00004000 	udf	#16384
     ce8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     cec:	01001302 	.inst	0x01001302 ; undefined
     cf0:	00005c01 	udf	#23553
     cf4:	08000500 	stxrb	w0, w0, [x8]
     cf8:	00004000 	udf	#16384
     cfc:	01010400 	.inst	0x01010400 ; undefined
     d00:	000d0efb 	.inst	0x000d0efb ; undefined
     d04:	01010101 	.inst	0x01010101 ; undefined
     d08:	01000000 	.inst	0x01000000 ; undefined
     d0c:	01010000 	.inst	0x01010000 ; undefined
     d10:	00041f01 	.inst	0x00041f01 ; undefined
     d14:	5e000000 	sha1c	q0, s0, v0.4s
     d18:	43000003 	.inst	0x43000003 ; undefined
     d1c:	68000001 	.inst	0x68000001 ; undefined
     d20:	02000001 	.inst	0x02000001 ; undefined
     d24:	0f021f01 	.inst	0x0f021f01 ; undefined
     d28:	00057304 	.inst	0x00057304 ; undefined
     d2c:	05730100 	ext	z0.b, {z8.b-z9.b}, #152
     d30:	cb010000 	sub	x0, x0, x1
     d34:	02000001 	.inst	0x02000001 ; undefined
     d38:	000001e1 	udf	#481
     d3c:	00010503 	.inst	0x00010503 ; undefined
     d40:	3c600209 	.inst	0x3c600209 ; undefined
     d44:	00004000 	udf	#16384
     d48:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     d4c:	01001302 	.inst	0x01001302 ; undefined
     d50:	00005c01 	udf	#23553
     d54:	08000500 	stxrb	w0, w0, [x8]
     d58:	00004000 	udf	#16384
     d5c:	01010400 	.inst	0x01010400 ; undefined
     d60:	000d0efb 	.inst	0x000d0efb ; undefined
     d64:	01010101 	.inst	0x01010101 ; undefined
     d68:	01000000 	.inst	0x01000000 ; undefined
     d6c:	01010000 	.inst	0x01010000 ; undefined
     d70:	00041f01 	.inst	0x00041f01 ; undefined
     d74:	5e000000 	sha1c	q0, s0, v0.4s
     d78:	43000003 	.inst	0x43000003 ; undefined
     d7c:	68000001 	.inst	0x68000001 ; undefined
     d80:	02000001 	.inst	0x02000001 ; undefined
     d84:	0f021f01 	.inst	0x0f021f01 ; undefined
     d88:	0005a604 	.inst	0x0005a604 ; undefined
     d8c:	05a60100 	zip1	z0.q, z8.q, z6.q
     d90:	cb010000 	sub	x0, x0, x1
     d94:	02000001 	.inst	0x02000001 ; undefined
     d98:	000001e1 	udf	#481
     d9c:	00010503 	.inst	0x00010503 ; undefined
     da0:	3cb40209 	.inst	0x3cb40209 ; undefined
     da4:	00004000 	udf	#16384
     da8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     dac:	01001302 	.inst	0x01001302 ; undefined
     db0:	00005c01 	udf	#23553
     db4:	08000500 	stxrb	w0, w0, [x8]
     db8:	00004000 	udf	#16384
     dbc:	01010400 	.inst	0x01010400 ; undefined
     dc0:	000d0efb 	.inst	0x000d0efb ; undefined
     dc4:	01010101 	.inst	0x01010101 ; undefined
     dc8:	01000000 	.inst	0x01000000 ; undefined
     dcc:	01010000 	.inst	0x01010000 ; undefined
     dd0:	00041f01 	.inst	0x00041f01 ; undefined
     dd4:	5e000000 	sha1c	q0, s0, v0.4s
     dd8:	43000003 	.inst	0x43000003 ; undefined
     ddc:	68000001 	.inst	0x68000001 ; undefined
     de0:	02000001 	.inst	0x02000001 ; undefined
     de4:	0f021f01 	.inst	0x0f021f01 ; undefined
     de8:	0005da04 	.inst	0x0005da04 ; undefined
     dec:	05da0100 	mov	z0.d, p10/z, #8
     df0:	cb010000 	sub	x0, x0, x1
     df4:	02000001 	.inst	0x02000001 ; undefined
     df8:	000001e1 	udf	#481
     dfc:	00010503 	.inst	0x00010503 ; undefined
     e00:	3d080209 	str	b9, [x16, #512]
     e04:	00004000 	udf	#16384
     e08:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     e0c:	01001302 	.inst	0x01001302 ; undefined
     e10:	00005c01 	udf	#23553
     e14:	08000500 	stxrb	w0, w0, [x8]
     e18:	00004000 	udf	#16384
     e1c:	01010400 	.inst	0x01010400 ; undefined
     e20:	000d0efb 	.inst	0x000d0efb ; undefined
     e24:	01010101 	.inst	0x01010101 ; undefined
     e28:	01000000 	.inst	0x01000000 ; undefined
     e2c:	01010000 	.inst	0x01010000 ; undefined
     e30:	00041f01 	.inst	0x00041f01 ; undefined
     e34:	5e000000 	sha1c	q0, s0, v0.4s
     e38:	43000003 	.inst	0x43000003 ; undefined
     e3c:	68000001 	.inst	0x68000001 ; undefined
     e40:	02000001 	.inst	0x02000001 ; undefined
     e44:	0f021f01 	.inst	0x0f021f01 ; undefined
     e48:	00060d04 	.inst	0x00060d04 ; undefined
     e4c:	060d0100 	.inst	0x060d0100 ; undefined
     e50:	cb010000 	sub	x0, x0, x1
     e54:	02000001 	.inst	0x02000001 ; undefined
     e58:	000001e1 	udf	#481
     e5c:	00010503 	.inst	0x00010503 ; undefined
     e60:	3d5c0209 	ldr	b9, [x16, #1792]
     e64:	00004000 	udf	#16384
     e68:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     e6c:	01001302 	.inst	0x01001302 ; undefined
     e70:	00005c01 	udf	#23553
     e74:	08000500 	stxrb	w0, w0, [x8]
     e78:	00004000 	udf	#16384
     e7c:	01010400 	.inst	0x01010400 ; undefined
     e80:	000d0efb 	.inst	0x000d0efb ; undefined
     e84:	01010101 	.inst	0x01010101 ; undefined
     e88:	01000000 	.inst	0x01000000 ; undefined
     e8c:	01010000 	.inst	0x01010000 ; undefined
     e90:	00041f01 	.inst	0x00041f01 ; undefined
     e94:	5e000000 	sha1c	q0, s0, v0.4s
     e98:	43000003 	.inst	0x43000003 ; undefined
     e9c:	68000001 	.inst	0x68000001 ; undefined
     ea0:	02000001 	.inst	0x02000001 ; undefined
     ea4:	0f021f01 	.inst	0x0f021f01 ; undefined
     ea8:	00064304 	.inst	0x00064304 ; undefined
     eac:	06430100 	.inst	0x06430100 ; undefined
     eb0:	cb010000 	sub	x0, x0, x1
     eb4:	02000001 	.inst	0x02000001 ; undefined
     eb8:	000001e1 	udf	#481
     ebc:	00010503 	.inst	0x00010503 ; undefined
     ec0:	3db00209 	str	q9, [x16, #49152]
     ec4:	00004000 	udf	#16384
     ec8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     ecc:	01001302 	.inst	0x01001302 ; undefined
     ed0:	00005c01 	udf	#23553
     ed4:	08000500 	stxrb	w0, w0, [x8]
     ed8:	00004000 	udf	#16384
     edc:	01010400 	.inst	0x01010400 ; undefined
     ee0:	000d0efb 	.inst	0x000d0efb ; undefined
     ee4:	01010101 	.inst	0x01010101 ; undefined
     ee8:	01000000 	.inst	0x01000000 ; undefined
     eec:	01010000 	.inst	0x01010000 ; undefined
     ef0:	00041f01 	.inst	0x00041f01 ; undefined
     ef4:	5e000000 	sha1c	q0, s0, v0.4s
     ef8:	43000003 	.inst	0x43000003 ; undefined
     efc:	68000001 	.inst	0x68000001 ; undefined
     f00:	02000001 	.inst	0x02000001 ; undefined
     f04:	0f021f01 	.inst	0x0f021f01 ; undefined
     f08:	00067704 	.inst	0x00067704 ; undefined
     f0c:	06770100 	.inst	0x06770100 ; undefined
     f10:	cb010000 	sub	x0, x0, x1
     f14:	02000001 	.inst	0x02000001 ; undefined
     f18:	000001e1 	udf	#481
     f1c:	00010503 	.inst	0x00010503 ; undefined
     f20:	3e040209 	.inst	0x3e040209 ; undefined
     f24:	00004000 	udf	#16384
     f28:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     f2c:	01001302 	.inst	0x01001302 ; undefined
     f30:	00005c01 	udf	#23553
     f34:	08000500 	stxrb	w0, w0, [x8]
     f38:	00004000 	udf	#16384
     f3c:	01010400 	.inst	0x01010400 ; undefined
     f40:	000d0efb 	.inst	0x000d0efb ; undefined
     f44:	01010101 	.inst	0x01010101 ; undefined
     f48:	01000000 	.inst	0x01000000 ; undefined
     f4c:	01010000 	.inst	0x01010000 ; undefined
     f50:	00041f01 	.inst	0x00041f01 ; undefined
     f54:	c2000000 	.inst	0xc2000000 ; undefined
     f58:	43000006 	.inst	0x43000006 ; undefined
     f5c:	68000001 	.inst	0x68000001 ; undefined
     f60:	02000001 	.inst	0x02000001 ; undefined
     f64:	0f021f01 	.inst	0x0f021f01 ; undefined
     f68:	0006ad04 	.inst	0x0006ad04 ; undefined
     f6c:	06ad0100 	.inst	0x06ad0100 ; undefined
     f70:	cb010000 	sub	x0, x0, x1
     f74:	02000001 	.inst	0x02000001 ; undefined
     f78:	000001e1 	udf	#481
     f7c:	00010503 	.inst	0x00010503 ; undefined
     f80:	3e580209 	.inst	0x3e580209 ; undefined
     f84:	00004000 	udf	#16384
     f88:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     f8c:	01001302 	.inst	0x01001302 ; undefined
     f90:	00005c01 	udf	#23553
     f94:	08000500 	stxrb	w0, w0, [x8]
     f98:	00004000 	udf	#16384
     f9c:	01010400 	.inst	0x01010400 ; undefined
     fa0:	000d0efb 	.inst	0x000d0efb ; undefined
     fa4:	01010101 	.inst	0x01010101 ; undefined
     fa8:	01000000 	.inst	0x01000000 ; undefined
     fac:	01010000 	.inst	0x01010000 ; undefined
     fb0:	00041f01 	.inst	0x00041f01 ; undefined
     fb4:	c2000000 	.inst	0xc2000000 ; undefined
     fb8:	43000006 	.inst	0x43000006 ; undefined
     fbc:	68000001 	.inst	0x68000001 ; undefined
     fc0:	02000001 	.inst	0x02000001 ; undefined
     fc4:	0f021f01 	.inst	0x0f021f01 ; undefined
     fc8:	00070404 	.inst	0x00070404 ; undefined
     fcc:	07040100 	.inst	0x07040100 ; undefined
     fd0:	cb010000 	sub	x0, x0, x1
     fd4:	02000001 	.inst	0x02000001 ; undefined
     fd8:	000001e1 	udf	#481
     fdc:	00010503 	.inst	0x00010503 ; undefined
     fe0:	3eac0209 	.inst	0x3eac0209 ; undefined
     fe4:	00004000 	udf	#16384
     fe8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
     fec:	01001302 	.inst	0x01001302 ; undefined
     ff0:	00005c01 	udf	#23553
     ff4:	08000500 	stxrb	w0, w0, [x8]
     ff8:	00004000 	udf	#16384
     ffc:	01010400 	.inst	0x01010400 ; undefined
    1000:	000d0efb 	.inst	0x000d0efb ; undefined
    1004:	01010101 	.inst	0x01010101 ; undefined
    1008:	01000000 	.inst	0x01000000 ; undefined
    100c:	01010000 	.inst	0x01010000 ; undefined
    1010:	00041f01 	.inst	0x00041f01 ; undefined
    1014:	c2000000 	.inst	0xc2000000 ; undefined
    1018:	43000006 	.inst	0x43000006 ; undefined
    101c:	68000001 	.inst	0x68000001 ; undefined
    1020:	02000001 	.inst	0x02000001 ; undefined
    1024:	0f021f01 	.inst	0x0f021f01 ; undefined
    1028:	00073a04 	.inst	0x00073a04 ; undefined
    102c:	073a0100 	.inst	0x073a0100 ; undefined
    1030:	cb010000 	sub	x0, x0, x1
    1034:	02000001 	.inst	0x02000001 ; undefined
    1038:	000001e1 	udf	#481
    103c:	00010503 	.inst	0x00010503 ; undefined
    1040:	3f000209 	.inst	0x3f000209 ; undefined
    1044:	00004000 	udf	#16384
    1048:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    104c:	01001302 	.inst	0x01001302 ; undefined
    1050:	00005c01 	udf	#23553
    1054:	08000500 	stxrb	w0, w0, [x8]
    1058:	00004000 	udf	#16384
    105c:	01010400 	.inst	0x01010400 ; undefined
    1060:	000d0efb 	.inst	0x000d0efb ; undefined
    1064:	01010101 	.inst	0x01010101 ; undefined
    1068:	01000000 	.inst	0x01000000 ; undefined
    106c:	01010000 	.inst	0x01010000 ; undefined
    1070:	00041f01 	.inst	0x00041f01 ; undefined
    1074:	c2000000 	.inst	0xc2000000 ; undefined
    1078:	43000006 	.inst	0x43000006 ; undefined
    107c:	68000001 	.inst	0x68000001 ; undefined
    1080:	02000001 	.inst	0x02000001 ; undefined
    1084:	0f021f01 	.inst	0x0f021f01 ; undefined
    1088:	00077004 	.inst	0x00077004 ; undefined
    108c:	07700100 	.inst	0x07700100 ; undefined
    1090:	cb010000 	sub	x0, x0, x1
    1094:	02000001 	.inst	0x02000001 ; undefined
    1098:	000001e1 	udf	#481
    109c:	00010503 	.inst	0x00010503 ; undefined
    10a0:	3f540209 	.inst	0x3f540209 ; undefined
    10a4:	00004000 	udf	#16384
    10a8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    10ac:	01001302 	.inst	0x01001302 ; undefined
    10b0:	00005c01 	udf	#23553
    10b4:	08000500 	stxrb	w0, w0, [x8]
    10b8:	00004000 	udf	#16384
    10bc:	01010400 	.inst	0x01010400 ; undefined
    10c0:	000d0efb 	.inst	0x000d0efb ; undefined
    10c4:	01010101 	.inst	0x01010101 ; undefined
    10c8:	01000000 	.inst	0x01000000 ; undefined
    10cc:	01010000 	.inst	0x01010000 ; undefined
    10d0:	00041f01 	.inst	0x00041f01 ; undefined
    10d4:	c2000000 	.inst	0xc2000000 ; undefined
    10d8:	43000006 	.inst	0x43000006 ; undefined
    10dc:	68000001 	.inst	0x68000001 ; undefined
    10e0:	02000001 	.inst	0x02000001 ; undefined
    10e4:	0f021f01 	.inst	0x0f021f01 ; undefined
    10e8:	0007a404 	.inst	0x0007a404 ; undefined
    10ec:	07a40100 	.inst	0x07a40100 ; undefined
    10f0:	cb010000 	sub	x0, x0, x1
    10f4:	02000001 	.inst	0x02000001 ; undefined
    10f8:	000001e1 	udf	#481
    10fc:	00010503 	.inst	0x00010503 ; undefined
    1100:	3fa80209 	.inst	0x3fa80209 ; undefined
    1104:	00004000 	udf	#16384
    1108:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    110c:	01001302 	.inst	0x01001302 ; undefined
    1110:	00005c01 	udf	#23553
    1114:	08000500 	stxrb	w0, w0, [x8]
    1118:	00004000 	udf	#16384
    111c:	01010400 	.inst	0x01010400 ; undefined
    1120:	000d0efb 	.inst	0x000d0efb ; undefined
    1124:	01010101 	.inst	0x01010101 ; undefined
    1128:	01000000 	.inst	0x01000000 ; undefined
    112c:	01010000 	.inst	0x01010000 ; undefined
    1130:	00041f01 	.inst	0x00041f01 ; undefined
    1134:	c2000000 	.inst	0xc2000000 ; undefined
    1138:	43000006 	.inst	0x43000006 ; undefined
    113c:	68000001 	.inst	0x68000001 ; undefined
    1140:	02000001 	.inst	0x02000001 ; undefined
    1144:	0f021f01 	.inst	0x0f021f01 ; undefined
    1148:	0007d704 	.inst	0x0007d704 ; undefined
    114c:	07d70100 	.inst	0x07d70100 ; undefined
    1150:	cb010000 	sub	x0, x0, x1
    1154:	02000001 	.inst	0x02000001 ; undefined
    1158:	000001e1 	udf	#481
    115c:	00010503 	.inst	0x00010503 ; undefined
    1160:	3ffc0209 	.inst	0x3ffc0209 ; undefined
    1164:	00004000 	udf	#16384
    1168:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    116c:	01001302 	.inst	0x01001302 ; undefined
    1170:	00005c01 	udf	#23553
    1174:	08000500 	stxrb	w0, w0, [x8]
    1178:	00004000 	udf	#16384
    117c:	01010400 	.inst	0x01010400 ; undefined
    1180:	000d0efb 	.inst	0x000d0efb ; undefined
    1184:	01010101 	.inst	0x01010101 ; undefined
    1188:	01000000 	.inst	0x01000000 ; undefined
    118c:	01010000 	.inst	0x01010000 ; undefined
    1190:	00041f01 	.inst	0x00041f01 ; undefined
    1194:	c2000000 	.inst	0xc2000000 ; undefined
    1198:	43000006 	.inst	0x43000006 ; undefined
    119c:	68000001 	.inst	0x68000001 ; undefined
    11a0:	02000001 	.inst	0x02000001 ; undefined
    11a4:	0f021f01 	.inst	0x0f021f01 ; undefined
    11a8:	00080d04 	.inst	0x00080d04 ; undefined
    11ac:	080d0100 	stxrb	w13, w0, [x8]
    11b0:	cb010000 	sub	x0, x0, x1
    11b4:	02000001 	.inst	0x02000001 ; undefined
    11b8:	000001e1 	udf	#481
    11bc:	00010503 	.inst	0x00010503 ; undefined
    11c0:	40500209 	.inst	0x40500209 ; undefined
    11c4:	00004000 	udf	#16384
    11c8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    11cc:	01001302 	.inst	0x01001302 ; undefined
    11d0:	00005c01 	udf	#23553
    11d4:	08000500 	stxrb	w0, w0, [x8]
    11d8:	00004000 	udf	#16384
    11dc:	01010400 	.inst	0x01010400 ; undefined
    11e0:	000d0efb 	.inst	0x000d0efb ; undefined
    11e4:	01010101 	.inst	0x01010101 ; undefined
    11e8:	01000000 	.inst	0x01000000 ; undefined
    11ec:	01010000 	.inst	0x01010000 ; undefined
    11f0:	00041f01 	.inst	0x00041f01 ; undefined
    11f4:	c2000000 	.inst	0xc2000000 ; undefined
    11f8:	43000006 	.inst	0x43000006 ; undefined
    11fc:	68000001 	.inst	0x68000001 ; undefined
    1200:	02000001 	.inst	0x02000001 ; undefined
    1204:	0f021f01 	.inst	0x0f021f01 ; undefined
    1208:	00084004 	.inst	0x00084004 ; undefined
    120c:	08400100 	ldxrb	w0, [x8]
    1210:	cb010000 	sub	x0, x0, x1
    1214:	02000001 	.inst	0x02000001 ; undefined
    1218:	000001e1 	udf	#481
    121c:	00010503 	.inst	0x00010503 ; undefined
    1220:	40a40209 	.inst	0x40a40209 ; undefined
    1224:	00004000 	udf	#16384
    1228:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    122c:	01001302 	.inst	0x01001302 ; undefined
    1230:	00005c01 	udf	#23553
    1234:	08000500 	stxrb	w0, w0, [x8]
    1238:	00004000 	udf	#16384
    123c:	01010400 	.inst	0x01010400 ; undefined
    1240:	000d0efb 	.inst	0x000d0efb ; undefined
    1244:	01010101 	.inst	0x01010101 ; undefined
    1248:	01000000 	.inst	0x01000000 ; undefined
    124c:	01010000 	.inst	0x01010000 ; undefined
    1250:	00041f01 	.inst	0x00041f01 ; undefined
    1254:	c2000000 	.inst	0xc2000000 ; undefined
    1258:	43000006 	.inst	0x43000006 ; undefined
    125c:	68000001 	.inst	0x68000001 ; undefined
    1260:	02000001 	.inst	0x02000001 ; undefined
    1264:	0f021f01 	.inst	0x0f021f01 ; undefined
    1268:	00087304 	.inst	0x00087304 ; undefined
    126c:	08730100 	.inst	0x08730100 ; undefined
    1270:	cb010000 	sub	x0, x0, x1
    1274:	02000001 	.inst	0x02000001 ; undefined
    1278:	000001e1 	udf	#481
    127c:	00010503 	.inst	0x00010503 ; undefined
    1280:	40f80209 	.inst	0x40f80209 ; undefined
    1284:	00004000 	udf	#16384
    1288:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    128c:	01001302 	.inst	0x01001302 ; undefined
    1290:	00005c01 	udf	#23553
    1294:	08000500 	stxrb	w0, w0, [x8]
    1298:	00004000 	udf	#16384
    129c:	01010400 	.inst	0x01010400 ; undefined
    12a0:	000d0efb 	.inst	0x000d0efb ; undefined
    12a4:	01010101 	.inst	0x01010101 ; undefined
    12a8:	01000000 	.inst	0x01000000 ; undefined
    12ac:	01010000 	.inst	0x01010000 ; undefined
    12b0:	00041f01 	.inst	0x00041f01 ; undefined
    12b4:	c2000000 	.inst	0xc2000000 ; undefined
    12b8:	43000006 	.inst	0x43000006 ; undefined
    12bc:	68000001 	.inst	0x68000001 ; undefined
    12c0:	02000001 	.inst	0x02000001 ; undefined
    12c4:	0f021f01 	.inst	0x0f021f01 ; undefined
    12c8:	0008a604 	.inst	0x0008a604 ; undefined
    12cc:	08a60100 	.inst	0x08a60100 ; undefined
    12d0:	cb010000 	sub	x0, x0, x1
    12d4:	02000001 	.inst	0x02000001 ; undefined
    12d8:	000001e1 	udf	#481
    12dc:	00010503 	.inst	0x00010503 ; undefined
    12e0:	414c0209 	.inst	0x414c0209 ; undefined
    12e4:	00004000 	udf	#16384
    12e8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    12ec:	01001302 	.inst	0x01001302 ; undefined
    12f0:	00005c01 	udf	#23553
    12f4:	08000500 	stxrb	w0, w0, [x8]
    12f8:	00004000 	udf	#16384
    12fc:	01010400 	.inst	0x01010400 ; undefined
    1300:	000d0efb 	.inst	0x000d0efb ; undefined
    1304:	01010101 	.inst	0x01010101 ; undefined
    1308:	01000000 	.inst	0x01000000 ; undefined
    130c:	01010000 	.inst	0x01010000 ; undefined
    1310:	00041f01 	.inst	0x00041f01 ; undefined
    1314:	c2000000 	.inst	0xc2000000 ; undefined
    1318:	43000006 	.inst	0x43000006 ; undefined
    131c:	68000001 	.inst	0x68000001 ; undefined
    1320:	02000001 	.inst	0x02000001 ; undefined
    1324:	0f021f01 	.inst	0x0f021f01 ; undefined
    1328:	0008d904 	.inst	0x0008d904 ; undefined
    132c:	08d90100 	ldlarb	w0, [x8]
    1330:	cb010000 	sub	x0, x0, x1
    1334:	02000001 	.inst	0x02000001 ; undefined
    1338:	000001e1 	udf	#481
    133c:	00010503 	.inst	0x00010503 ; undefined
    1340:	41a00209 	.inst	0x41a00209 ; undefined
    1344:	00004000 	udf	#16384
    1348:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    134c:	01001302 	.inst	0x01001302 ; undefined
    1350:	00005c01 	udf	#23553
    1354:	08000500 	stxrb	w0, w0, [x8]
    1358:	00004000 	udf	#16384
    135c:	01010400 	.inst	0x01010400 ; undefined
    1360:	000d0efb 	.inst	0x000d0efb ; undefined
    1364:	01010101 	.inst	0x01010101 ; undefined
    1368:	01000000 	.inst	0x01000000 ; undefined
    136c:	01010000 	.inst	0x01010000 ; undefined
    1370:	00041f01 	.inst	0x00041f01 ; undefined
    1374:	c2000000 	.inst	0xc2000000 ; undefined
    1378:	43000006 	.inst	0x43000006 ; undefined
    137c:	68000001 	.inst	0x68000001 ; undefined
    1380:	02000001 	.inst	0x02000001 ; undefined
    1384:	0f021f01 	.inst	0x0f021f01 ; undefined
    1388:	00090c04 	.inst	0x00090c04 ; undefined
    138c:	090c0100 	.inst	0x090c0100 ; undefined
    1390:	cb010000 	sub	x0, x0, x1
    1394:	02000001 	.inst	0x02000001 ; undefined
    1398:	000001e1 	udf	#481
    139c:	00010503 	.inst	0x00010503 ; undefined
    13a0:	41f40209 	.inst	0x41f40209 ; undefined
    13a4:	00004000 	udf	#16384
    13a8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    13ac:	01001302 	.inst	0x01001302 ; undefined
    13b0:	00005c01 	udf	#23553
    13b4:	08000500 	stxrb	w0, w0, [x8]
    13b8:	00004000 	udf	#16384
    13bc:	01010400 	.inst	0x01010400 ; undefined
    13c0:	000d0efb 	.inst	0x000d0efb ; undefined
    13c4:	01010101 	.inst	0x01010101 ; undefined
    13c8:	01000000 	.inst	0x01000000 ; undefined
    13cc:	01010000 	.inst	0x01010000 ; undefined
    13d0:	00041f01 	.inst	0x00041f01 ; undefined
    13d4:	c2000000 	.inst	0xc2000000 ; undefined
    13d8:	43000006 	.inst	0x43000006 ; undefined
    13dc:	68000001 	.inst	0x68000001 ; undefined
    13e0:	02000001 	.inst	0x02000001 ; undefined
    13e4:	0f021f01 	.inst	0x0f021f01 ; undefined
    13e8:	00093f04 	.inst	0x00093f04 ; undefined
    13ec:	093f0100 	.inst	0x093f0100 ; undefined
    13f0:	cb010000 	sub	x0, x0, x1
    13f4:	02000001 	.inst	0x02000001 ; undefined
    13f8:	000001e1 	udf	#481
    13fc:	00010503 	.inst	0x00010503 ; undefined
    1400:	42480209 	.inst	0x42480209 ; undefined
    1404:	00004000 	udf	#16384
    1408:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    140c:	01001302 	.inst	0x01001302 ; undefined
    1410:	00005c01 	udf	#23553
    1414:	08000500 	stxrb	w0, w0, [x8]
    1418:	00004000 	udf	#16384
    141c:	01010400 	.inst	0x01010400 ; undefined
    1420:	000d0efb 	.inst	0x000d0efb ; undefined
    1424:	01010101 	.inst	0x01010101 ; undefined
    1428:	01000000 	.inst	0x01000000 ; undefined
    142c:	01010000 	.inst	0x01010000 ; undefined
    1430:	00041f01 	.inst	0x00041f01 ; undefined
    1434:	c2000000 	.inst	0xc2000000 ; undefined
    1438:	43000006 	.inst	0x43000006 ; undefined
    143c:	68000001 	.inst	0x68000001 ; undefined
    1440:	02000001 	.inst	0x02000001 ; undefined
    1444:	0f021f01 	.inst	0x0f021f01 ; undefined
    1448:	00097304 	.inst	0x00097304 ; undefined
    144c:	09730100 	.inst	0x09730100 ; undefined
    1450:	cb010000 	sub	x0, x0, x1
    1454:	02000001 	.inst	0x02000001 ; undefined
    1458:	000001e1 	udf	#481
    145c:	00010503 	.inst	0x00010503 ; undefined
    1460:	429c0209 	.inst	0x429c0209 ; undefined
    1464:	00004000 	udf	#16384
    1468:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    146c:	01001302 	.inst	0x01001302 ; undefined
    1470:	00005c01 	udf	#23553
    1474:	08000500 	stxrb	w0, w0, [x8]
    1478:	00004000 	udf	#16384
    147c:	01010400 	.inst	0x01010400 ; undefined
    1480:	000d0efb 	.inst	0x000d0efb ; undefined
    1484:	01010101 	.inst	0x01010101 ; undefined
    1488:	01000000 	.inst	0x01000000 ; undefined
    148c:	01010000 	.inst	0x01010000 ; undefined
    1490:	00041f01 	.inst	0x00041f01 ; undefined
    1494:	c2000000 	.inst	0xc2000000 ; undefined
    1498:	43000006 	.inst	0x43000006 ; undefined
    149c:	68000001 	.inst	0x68000001 ; undefined
    14a0:	02000001 	.inst	0x02000001 ; undefined
    14a4:	0f021f01 	.inst	0x0f021f01 ; undefined
    14a8:	0009a704 	.inst	0x0009a704 ; undefined
    14ac:	09a70100 	.inst	0x09a70100 ; undefined
    14b0:	cb010000 	sub	x0, x0, x1
    14b4:	02000001 	.inst	0x02000001 ; undefined
    14b8:	000001e1 	udf	#481
    14bc:	00010503 	.inst	0x00010503 ; undefined
    14c0:	42f00209 	.inst	0x42f00209 ; undefined
    14c4:	00004000 	udf	#16384
    14c8:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    14cc:	01001302 	.inst	0x01001302 ; undefined
    14d0:	00005c01 	udf	#23553
    14d4:	08000500 	stxrb	w0, w0, [x8]
    14d8:	00004000 	udf	#16384
    14dc:	01010400 	.inst	0x01010400 ; undefined
    14e0:	000d0efb 	.inst	0x000d0efb ; undefined
    14e4:	01010101 	.inst	0x01010101 ; undefined
    14e8:	01000000 	.inst	0x01000000 ; undefined
    14ec:	01010000 	.inst	0x01010000 ; undefined
    14f0:	00041f01 	.inst	0x00041f01 ; undefined
    14f4:	c2000000 	.inst	0xc2000000 ; undefined
    14f8:	43000006 	.inst	0x43000006 ; undefined
    14fc:	68000001 	.inst	0x68000001 ; undefined
    1500:	02000001 	.inst	0x02000001 ; undefined
    1504:	0f021f01 	.inst	0x0f021f01 ; undefined
    1508:	0009db04 	.inst	0x0009db04 ; undefined
    150c:	09db0100 	.inst	0x09db0100 ; undefined
    1510:	cb010000 	sub	x0, x0, x1
    1514:	02000001 	.inst	0x02000001 ; undefined
    1518:	000001e1 	udf	#481
    151c:	00010503 	.inst	0x00010503 ; undefined
    1520:	43440209 	.inst	0x43440209 ; undefined
    1524:	00004000 	udf	#16384
    1528:	2e140000 	ext	v0.8b, v0.8b, v20.8b, #0
    152c:	01001302 	.inst	0x01001302 ; undefined
    1530:	00016401 	.inst	0x00016401 ; undefined
    1534:	08000500 	stxrb	w0, w0, [x8]
    1538:	00005200 	udf	#20992
    153c:	01010400 	.inst	0x01010400 ; undefined
    1540:	000d0efb 	.inst	0x000d0efb ; undefined
    1544:	01010101 	.inst	0x01010101 ; undefined
    1548:	01000000 	.inst	0x01000000 ; undefined
    154c:	01010000 	.inst	0x01010000 ; undefined
    1550:	00061f01 	.inst	0x00061f01 ; undefined
    1554:	5f000000 	.inst	0x5f000000 ; undefined
    1558:	43000000 	.inst	0x43000000 ; undefined
    155c:	50000001 	adr	x1, 155e <GPR_FRAME_SIZE+0x145e>
    1560:	68000001 	.inst	0x68000001 ; undefined
    1564:	76000001 	.inst	0x76000001 ; undefined
    1568:	02000001 	.inst	0x02000001 ; undefined
    156c:	0f021f01 	.inst	0x0f021f01 ; undefined
    1570:	000a0106 	.inst	0x000a0106 ; undefined
    1574:	0a010100 	and	w0, w8, w1
    1578:	cb010000 	sub	x0, x0, x1
    157c:	02000001 	.inst	0x02000001 ; undefined
    1580:	000001d4 	udf	#468
    1584:	0001e103 	.inst	0x0001e103 ; undefined
    1588:	03210400 	.inst	0x03210400 ; undefined
    158c:	05050000 	.inst	0x05050000 ; undefined
    1590:	02090001 	.inst	0x02090001 ; undefined
    1594:	40004398 	.inst	0x40004398 ; undefined
    1598:	00000000 	udf	#0
    159c:	05011303 	orr	z3.s, z3.s, #0xc07fffff
    15a0:	2f053d10 	.inst	0x2f053d10 ; undefined
    15a4:	2e350530 	uhadd	v16.8b, v9.8b, v21.8b
    15a8:	05200205 	ext	z5.b, z5.b, z16.b, #0
    15ac:	20053d1a 	.inst	0x20053d1a ; undefined
    15b0:	200b052e 	.inst	0x200b052e ; undefined
    15b4:	053d1d05 	ext	z5.b, z5.b, z8.b, #239
    15b8:	0b052e23 	add	w3, w17, w5, lsl #11
    15bc:	3d1c0520 	str	b0, [x9, #1793]
    15c0:	052e2205 	mov	z5.h, z16.h[3]
    15c4:	0905200b 	.inst	0x0905200b ; undefined
    15c8:	5c010539 	ldr	d25, 366c <GPR_FRAME_SIZE+0x356c>
    15cc:	3d0c053f 	str	b31, [x9, #769]
    15d0:	05200505 	ext	z5.b, z5.b, z8.b, #1
    15d4:	05303d03 	.inst	0x05303d03 ; undefined
    15d8:	0505220c 	.inst	0x0505220c ; undefined
    15dc:	3d030520 	str	b0, [x9, #193]
    15e0:	220c0530 	.inst	0x220c0530 ; undefined
    15e4:	05200505 	ext	z5.b, z5.b, z8.b, #1
    15e8:	05303d03 	.inst	0x05303d03 ; undefined
    15ec:	0505220c 	.inst	0x0505220c ; undefined
    15f0:	3d030520 	str	b0, [x9, #193]
    15f4:	23210530 	.inst	0x23210530 ; undefined
    15f8:	05300d05 	ext	z5.b, z5.b, z8.b, #131
    15fc:	0505201b 	.inst	0x0505201b ; undefined
    1600:	002a0520 	.inst	0x002a0520 ; NYI
    1604:	2e010402 	.inst	0x2e010402 ; undefined
    1608:	02003805 	.inst	0x02003805 ; undefined
    160c:	05200104 	ext	z4.b, z4.b, z8.b, #0
    1610:	04020020 	.inst	0x04020020 ; undefined
    1614:	0a052001 	and	w1, w0, w5, lsl #8
    1618:	201b052f 	.inst	0x201b052f ; undefined
    161c:	02003d05 	.inst	0x02003d05 ; undefined
    1620:	051f0204 	mov	z4.b, p15/z, #16
    1624:	3d052f2d 	str	b13, [x25, #331]
    1628:	20230520 	.inst	0x20230520 ; undefined
    162c:	052f0305 	ext	z5.b, z5.b, z24.b, #120
    1630:	3f300801 	.inst	0x3f300801 ; undefined
    1634:	05670505 	ext	z5.b, {z8.b-z9.b}, #57
    1638:	0402000b 	.inst	0x0402000b ; undefined
    163c:	05054a01 	.inst	0x05054a01 ; undefined
    1640:	000b0522 	.inst	0x000b0522 ; undefined
    1644:	4a010402 	eor	w2, w0, w1, lsl #1
    1648:	05220505 	ext	z5.b, z5.b, z8.b, #17
    164c:	0402000e 	.inst	0x0402000e ; undefined
    1650:	05054a01 	.inst	0x05054a01 ; undefined
    1654:	000d0522 	.inst	0x000d0522 ; undefined
    1658:	4a010402 	eor	w2, w0, w1, lsl #1
    165c:	3f210105 	.inst	0x3f210105 ; undefined
    1660:	05670505 	ext	z5.b, {z8.b-z9.b}, #57
    1664:	0402000b 	.inst	0x0402000b ; undefined
    1668:	05054a01 	.inst	0x05054a01 ; undefined
    166c:	000b0522 	.inst	0x000b0522 ; undefined
    1670:	4a010402 	eor	w2, w0, w1, lsl #1
    1674:	05220505 	ext	z5.b, z5.b, z8.b, #17
    1678:	0402000e 	.inst	0x0402000e ; undefined
    167c:	05054a01 	.inst	0x05054a01 ; undefined
    1680:	000d0522 	.inst	0x000d0522 ; undefined
    1684:	4a010402 	eor	w2, w0, w1, lsl #1
    1688:	05210105 	ext	z5.b, z5.b, z8.b, #8
    168c:	33053e22 	bfxil	w2, w17, #5, #11
    1690:	2045052e 	.inst	0x2045052e ; undefined
    1694:	01000202 	.inst	0x01000202 ; undefined
    1698:	00027101 	.inst	0x00027101 ; undefined
    169c:	08000500 	stxrb	w0, w0, [x8]
    16a0:	00004000 	udf	#16384
    16a4:	01010400 	.inst	0x01010400 ; undefined
    16a8:	000d0efb 	.inst	0x000d0efb ; undefined
    16ac:	01010101 	.inst	0x01010101 ; undefined
    16b0:	01000000 	.inst	0x01000000 ; undefined
    16b4:	01010000 	.inst	0x01010000 ; undefined
    16b8:	00041f01 	.inst	0x00041f01 ; undefined
    16bc:	20000000 	.inst	0x20000000 ; undefined
    16c0:	4300000a 	.inst	0x4300000a ; undefined
    16c4:	68000001 	.inst	0x68000001 ; undefined
    16c8:	02000001 	.inst	0x02000001 ; undefined
    16cc:	0f021f01 	.inst	0x0f021f01 ; undefined
    16d0:	000a1704 	.inst	0x000a1704 ; undefined
    16d4:	0a170100 	and	w0, w8, w23
    16d8:	cb010000 	sub	x0, x0, x1
    16dc:	02000001 	.inst	0x02000001 ; undefined
    16e0:	000001e1 	udf	#481
    16e4:	00010503 	.inst	0x00010503 ; undefined
    16e8:	46440209 	.inst	0x46440209 ; undefined
    16ec:	00004000 	udf	#16384
    16f0:	05180000 	mov	z0.b, p8/z, #0
    16f4:	02054b0e 	.inst	0x02054b0e ; undefined
    16f8:	210f0520 	.inst	0x210f0520 ; undefined
    16fc:	053c0605 	ext	z5.b, z5.b, z16.b, #225
    1700:	0a053c0f 	and	w15, w0, w5, lsl #15
    1704:	06052220 	.inst	0x06052220 ; undefined
    1708:	0028054a 	.inst	0x0028054a ; NYI
    170c:	2b020402 	adds	w2, w0, w2, lsl #1
    1710:	02002205 	.inst	0x02002205 ; undefined
    1714:	053c0104 	ext	z4.b, z4.b, z8.b, #224
    1718:	04020017 	.inst	0x04020017 ; undefined
    171c:	05052e01 	.inst	0x05052e01 ; undefined
    1720:	4a140542 	eor	w2, w10, w20, lsl #1
    1724:	052b1705 	ext	z5.b, z5.b, z24.b, #93
    1728:	05312401 	dupq	z1.b, z0.b[8]
    172c:	03053d05 	.inst	0x03053d05 ; undefined
    1730:	0809053d 	stxrb	w9, w29, [x9]
    1734:	3d010533 	str	b19, [x9, #65]
    1738:	052e0903 	ext	z3.b, z3.b, z8.b, #114
    173c:	02057509 	.inst	0x02057509 ; undefined
    1740:	080d0521 	stxrb	w13, w1, [x9]
    1744:	2f040532 	mvni	v18.2s, #0x89
    1748:	05220d05 	ext	z5.b, z5.b, z8.b, #19
    174c:	0d052f04 	.inst	0x0d052f04 ; undefined
    1750:	2f040522 	mvni	v2.2s, #0x89
    1754:	08750322 	.inst	0x08750322 ; undefined
    1758:	0308052e 	.inst	0x0308052e ; undefined
    175c:	0905200f 	.inst	0x0905200f ; undefined
    1760:	22020521 	.inst	0x22020521 ; undefined
    1764:	2b021405 	adds	w5, w0, w2, lsl #5
    1768:	20110514 	.inst	0x20110514 ; undefined
    176c:	052f0e05 	ext	z5.b, z5.b, z16.b, #123
    1770:	16052f04 	b	fffffffff814d380 <__stack_el0_top+0xffffffffb6641380>
    1774:	20130522 	.inst	0x20130522 ; undefined
    1778:	052f0e05 	ext	z5.b, z5.b, z16.b, #123
    177c:	14052104 	b	149b8c <GPR_FRAME_SIZE+0x149a8c>
    1780:	20110522 	.inst	0x20110522 ; undefined
    1784:	052f0e05 	ext	z5.b, z5.b, z16.b, #123
    1788:	16052f04 	b	fffffffff814d398 <__stack_el0_top+0xffffffffb6641398>
    178c:	20130522 	.inst	0x20130522 ; undefined
    1790:	052f0e05 	ext	z5.b, z5.b, z16.b, #123
    1794:	14052104 	b	149ba4 <GPR_FRAME_SIZE+0x149aa4>
    1798:	20110522 	.inst	0x20110522 ; undefined
    179c:	052f0e05 	ext	z5.b, z5.b, z16.b, #123
    17a0:	16052f04 	b	fffffffff814d3b0 <__stack_el0_top+0xffffffffb66413b0>
    17a4:	20130522 	.inst	0x20130522 ; undefined
    17a8:	052f0e05 	ext	z5.b, z5.b, z16.b, #123
    17ac:	11052104 	add	w4, w8, #0x148
    17b0:	2f0e0522 	ushr	v2.8b, v9.8b, #2
    17b4:	052f0405 	ext	z5.b, z5.b, z0.b, #121
    17b8:	0e052213 	tbl	v19.8b, {v16.16b-v17.16b}, v5.8b
    17bc:	2104052f 	.inst	0x2104052f ; undefined
    17c0:	08070522 	stxrb	w7, w2, [x9]
    17c4:	22050532 	.inst	0x22050532 ; undefined
    17c8:	054b0605 	.inst	0x054b0605 ; undefined
    17cc:	14053d0d 	b	150c00 <GPR_FRAME_SIZE+0x150b00>
    17d0:	2e0a052f 	.inst	0x2e0a052f ; undefined
    17d4:	3f090530 	.inst	0x3f090530 ; undefined
    17d8:	05310505 	ext	z5.b, z5.b, z8.b, #137
    17dc:	04020014 	.inst	0x04020014 ; undefined
    17e0:	11053c01 	add	w1, w0, #0x14f
    17e4:	01040200 	.inst	0x01040200 ; undefined
    17e8:	3d13053c 	str	b28, [x9, #1217]
    17ec:	052e0605 	ext	z5.b, z5.b, z16.b, #113
    17f0:	03053d09 	.inst	0x03053d09 ; undefined
    17f4:	080a0521 	stxrb	w10, w1, [x9]
    17f8:	4a080532 	eor	w18, w9, w8, lsl #1
    17fc:	052e0e05 	ext	z5.b, z5.b, z16.b, #115
    1800:	08052f0a 	stxrb	w5, w10, [x24]
    1804:	2e0e054a 	.inst	0x2e0e054a ; undefined
    1808:	052f0505 	ext	z5.b, z5.b, z8.b, #121
    180c:	0805220a 	stxrb	w5, w10, [x16]
    1810:	2e0e054a 	.inst	0x2e0e054a ; undefined
    1814:	052f0a05 	ext	z5.b, z5.b, z16.b, #122
    1818:	0e054a08 	.inst	0x0e054a08 ; undefined
    181c:	2f05052e 	mvni	v14.2s, #0xa9
    1820:	05220a05 	ext	z5.b, z5.b, z16.b, #18
    1824:	0e054a08 	.inst	0x0e054a08 ; undefined
    1828:	2f05052e 	mvni	v14.2s, #0xa9
    182c:	05207503 	trn2	z3.b, z8.b, z0.b
    1830:	200d0308 	.inst	0x200d0308 ; undefined
    1834:	054a0605 	.inst	0x054a0605 ; undefined
    1838:	06052e0c 	.inst	0x06052e0c ; undefined
    183c:	3c0a052f 	str	b15, [x9], #160
    1840:	31090521 	adds	w1, w9, #0x241
    1844:	05210805 	ext	z5.b, z5.b, z0.b, #10
    1848:	09052217 	.inst	0x09052217 ; undefined
    184c:	0f052158 	.inst	0x0f052158 ; undefined
    1850:	200d054d 	.inst	0x200d054d ; undefined
    1854:	052e2005 	mov	z5.h, z0.h[3]
    1858:	24053c06 	cmpeq	p6.b, p7/z, z0.b, z5.d
    185c:	2008053e 	.inst	0x2008053e ; undefined
    1860:	053c0605 	ext	z5.b, z5.b, z16.b, #225
    1864:	0c052e24 	.inst	0x0c052e24 ; undefined
    1868:	030f054a 	.inst	0x030f054a ; undefined
    186c:	02052078 	.inst	0x02052078 ; undefined
    1870:	053c0b03 	ext	z3.b, z3.b, z24.b, #226
    1874:	05320809 	ext	z9.b, z9.b, z0.b, #146
    1878:	0d053c07 	.inst	0x0d053c07 ; undefined
    187c:	2f09052e 	ushr	v14.8b, v9.8b, #7
    1880:	053c0705 	ext	z5.b, z5.b, z24.b, #225
    1884:	04052e0d 	addqv	v13.16b, p3, z16.b
    1888:	2209052f 	.inst	0x2209052f ; undefined
    188c:	053c0705 	ext	z5.b, z5.b, z24.b, #225
    1890:	09052e0d 	.inst	0x09052e0d ; undefined
    1894:	3c07052f 	str	b15, [x9], #112
    1898:	052e0d05 	ext	z5.b, z5.b, z8.b, #115
    189c:	09052f04 	.inst	0x09052f04 ; undefined
    18a0:	3c070522 	str	b2, [x9], #112
    18a4:	052e0d05 	ext	z5.b, z5.b, z8.b, #115
    18a8:	75032f04 	.inst	0x75032f04 ; undefined
    18ac:	03050520 	.inst	0x03050520 ; undefined
    18b0:	1505200e 	b	41498e8 <GPR_FRAME_SIZE+0x41497e8>
    18b4:	01040200 	.inst	0x01040200 ; undefined
    18b8:	0013054a 	.inst	0x0013054a ; undefined
    18bc:	3c010402 	str	b2, [x0], #16
    18c0:	02001905 	.inst	0x02001905 ; undefined
    18c4:	052e0104 	ext	z4.b, z4.b, z8.b, #112
    18c8:	09052f05 	.inst	0x09052f05 ; undefined
    18cc:	0521233c 	mov	z28.b, b25
    18d0:	11053d08 	add	w8, w8, #0x14f
    18d4:	3c080521 	str	b1, [x9], #128
    18d8:	052f1305 	ext	z5.b, z5.b, z24.b, #124
    18dc:	13053c06 	sbfx	w6, w0, #5, #11
    18e0:	200e053c 	.inst	0x200e053c ; undefined
    18e4:	05210605 	ext	z5.b, z5.b, z16.b, #9
    18e8:	08053c0c 	stxrb	w5, w12, [x0]
    18ec:	3d06052f 	str	b15, [x9, #385]
    18f0:	05370f05 	ext	z5.b, z5.b, z24.b, #187
    18f4:	1f055209 	fmadd	s9, s16, s5, s20
    18f8:	052e4003 	zip1	p3.b, p0.b, p14.b
    18fc:	2e1d0337 	ext	v23.8b, v25.8b, v29.8b, #0
    1900:	26030205 	.inst	0x26030205 ; undefined
    1904:	08010520 	stxrb	w1, w0, [x9]
    1908:	00020233 	.inst	0x00020233 ; undefined
    190c:	015a0101 	.inst	0x015a0101 ; undefined
    1910:	00050000 	.inst	0x00050000 ; undefined
    1914:	00530008 	.inst	0x00530008 ; undefined
    1918:	01040000 	.inst	0x01040000 ; undefined
    191c:	0d0efb01 	.inst	0x0d0efb01 ; undefined
    1920:	01010100 	.inst	0x01010100 ; undefined
    1924:	00000001 	udf	#1
    1928:	01000001 	.inst	0x01000001 ; undefined
    192c:	051f0101 	mov	z1.b, p15/z, #8
    1930:	00000000 	udf	#0
    1934:	0000009c 	udf	#156
    1938:	00000143 	udf	#323
    193c:	00000168 	udf	#360
    1940:	00000183 	udf	#387
    1944:	021f0102 	.inst	0x021f0102 ; undefined
    1948:	0a39070f 	bic	w15, w24, w25, lsl #1
    194c:	39010000 	strb	w0, [x0, #64]
    1950:	0100000a 	.inst	0x0100000a ; undefined
    1954:	000001cb 	udf	#459
    1958:	0001e102 	.inst	0x0001e102 ; undefined
    195c:	01ef0300 	.inst	0x01ef0300 ; undefined
    1960:	42040000 	.inst	0x42040000 ; undefined
    1964:	0200000a 	.inst	0x0200000a ; undefined
    1968:	00000a4b 	udf	#2635
    196c:	00010502 	.inst	0x00010502 ; undefined
    1970:	4e300209 	saddl2	v9.8h, v16.16b, v16.16b
    1974:	00004000 	udf	#16384
    1978:	11030000 	add	w0, w0, #0xc0
    197c:	59050501 	.inst	0x59050501 ; undefined
    1980:	02001805 	.inst	0x02001805 ; undefined
    1984:	063c0104 	.inst	0x063c0104 ; undefined
    1988:	06070520 	.inst	0x06070520 ; undefined
    198c:	20140522 	.inst	0x20140522 ; undefined
    1990:	05200505 	ext	z5.b, z5.b, z8.b, #1
    1994:	07052f03 	.inst	0x07052f03 ; undefined
    1998:	14053008 	b	14d9b8 <GPR_FRAME_SIZE+0x14d8b8>
    199c:	20050520 	.inst	0x20050520 ; undefined
    19a0:	052f0305 	ext	z5.b, z5.b, z24.b, #120
    19a4:	0530080c 	ext	z12.b, z12.b, z0.b, #130
    19a8:	03052e05 	.inst	0x03052e05 ; undefined
    19ac:	0809052f 	stxrb	w9, w15, [x9]
    19b0:	4b010530 	sub	w16, w9, w1, lsl #1
    19b4:	59050531 	.inst	0x59050531 ; undefined
    19b8:	02001805 	.inst	0x02001805 ; undefined
    19bc:	063c0104 	.inst	0x063c0104 ; undefined
    19c0:	060c0520 	.inst	0x060c0520 ; undefined
    19c4:	2e050522 	.inst	0x2e050522 ; undefined
    19c8:	02001805 	.inst	0x02001805 ; undefined
    19cc:	052e0104 	ext	z4.b, z4.b, z8.b, #112
    19d0:	05300809 	ext	z9.b, z9.b, z0.b, #130
    19d4:	16034b01 	b	fffffffff80d45d8 <__stack_el0_top+0xffffffffb65c85d8>
    19d8:	3f0e052e 	.inst	0x3f0e052e ; undefined
    19dc:	05200205 	ext	z5.b, z5.b, z16.b, #0
    19e0:	0a05210c 	and	w12, w8, w5, lsl #8
    19e4:	00270574 	.inst	0x00270574 ; NYI
    19e8:	65030402 	bfsub	z2.h, z0.h, z3.h
    19ec:	02001705 	.inst	0x02001705 ; undefined
    19f0:	053c0104 	ext	z4.b, z4.b, z8.b, #224
    19f4:	02054e0e 	.inst	0x02054e0e ; undefined
    19f8:	210f052e 	.inst	0x210f052e ; undefined
    19fc:	05200305 	ext	z5.b, z5.b, z24.b, #0
    1a00:	2805210b 	stnp	w11, w8, [x8, #40]
    1a04:	03040200 	.inst	0x03040200 ; undefined
    1a08:	00180565 	.inst	0x00180565 ; undefined
    1a0c:	3c010402 	str	b2, [x0], #16
    1a10:	054e0305 	.inst	0x054e0305 ; undefined
    1a14:	0305f40f 	.inst	0x0305f40f ; undefined
    1a18:	21220520 	.inst	0x21220520 ; undefined
    1a1c:	05580b05 	mov	z5.h, p8/z, #88
    1a20:	08053d1f 	stxrb	w5, wzr, [x8]
    1a24:	3b070558 	.inst	0x3b070558 ; undefined
    1a28:	4c300505 	.inst	0x4c300505 ; undefined
    1a2c:	02001e05 	.inst	0x02001e05 ; undefined
    1a30:	05290204 	ext	z4.b, z4.b, z16.b, #72
    1a34:	04020018 	.inst	0x04020018 ; undefined
    1a38:	09053c01 	.inst	0x09053c01 ; undefined
    1a3c:	054a0903 	.inst	0x054a0903 ; undefined
    1a40:	04059e06 	.inst	0x04059e06 ; undefined
    1a44:	4c26052f 	.inst	0x4c26052f ; undefined
    1a48:	052e0805 	ext	z5.b, z5.b, z0.b, #114
    1a4c:	053f7304 	trn1	z4.b, z24.b, z31.b
    1a50:	04020030 	.inst	0x04020030 ; undefined
    1a54:	4a6b0302 	eon	w2, w24, w11, lsr #0
    1a58:	02002005 	.inst	0x02002005 ; undefined
    1a5c:	053c0104 	ext	z4.b, z4.b, z8.b, #224
    1a60:	4a190302 	eor	w2, w24, w25
    1a64:	024b0105 	.inst	0x024b0105 ; undefined
    1a68:	01010003 	.inst	0x01010003 ; undefined
    1a6c:	0000024a 	udf	#586
    1a70:	00080005 	.inst	0x00080005 ; undefined
    1a74:	00000060 	udf	#96
    1a78:	fb010104 	.inst	0xfb010104 ; undefined
    1a7c:	01000d0e 	.inst	0x01000d0e ; undefined
    1a80:	00010101 	.inst	0x00010101 ; undefined
    1a84:	00010000 	.inst	0x00010000 ; undefined
    1a88:	01010100 	.inst	0x01010100 ; undefined
    1a8c:	0000071f 	udf	#1823
    1a90:	00d80000 	.inst	0x00d80000 ; undefined
    1a94:	01430000 	.inst	0x01430000 ; undefined
    1a98:	01500000 	.inst	0x01500000 ; undefined
    1a9c:	01680000 	.inst	0x01680000 ; undefined
    1aa0:	01830000 	.inst	0x01830000 ; undefined
    1aa4:	01760000 	.inst	0x01760000 ; undefined
    1aa8:	01020000 	.inst	0x01020000 ; undefined
    1aac:	080f021f 	stxrb	w15, wzr, [x16]
    1ab0:	00000a64 	udf	#2660
    1ab4:	000a6401 	.inst	0x000a6401 ; undefined
    1ab8:	01cb0100 	.inst	0x01cb0100 ; undefined
    1abc:	d4020000 	.inst	0xd4020000 ; undefined
    1ac0:	03000001 	.inst	0x03000001 ; undefined
    1ac4:	000001e1 	udf	#481
    1ac8:	0001ef04 	.inst	0x0001ef04 ; undefined
    1acc:	03210500 	.inst	0x03210500 ; undefined
    1ad0:	42060000 	.inst	0x42060000 ; undefined
    1ad4:	0200000a 	.inst	0x0200000a ; undefined
    1ad8:	09000105 	.inst	0x09000105 ; undefined
    1adc:	00524802 	.inst	0x00524802 ; undefined
    1ae0:	00000040 	udf	#64
    1ae4:	01270300 	.inst	0x01270300 ; undefined
    1ae8:	052f1905 	ext	z5.b, z5.b, z8.b, #126
    1aec:	18054b16 	ldr	w22, c44c <GPR_FRAME_SIZE+0xc34c>
    1af0:	5915054c 	.inst	0x5915054c ; undefined
    1af4:	055a0d05 	mov	z5.h, p10/z, #104
    1af8:	0f053d0c 	.inst	0x0f053d0c ; undefined
    1afc:	3e02053e 	.inst	0x3e02053e ; undefined
    1b00:	850e0587 	.inst	0x850e0587 ; undefined
    1b04:	05200205 	ext	z5.b, z5.b, z16.b, #0
    1b08:	04020035 	.inst	0x04020035 ; undefined
    1b0c:	1e052003 	.inst	0x1e052003 ; undefined
    1b10:	03040200 	.inst	0x03040200 ; undefined
    1b14:	00170590 	.inst	0x00170590 ; undefined
    1b18:	3c010402 	str	b2, [x0], #16
    1b1c:	4d3d0105 	.inst	0x4d3d0105 ; undefined
    1b20:	054b2205 	.inst	0x054b2205 ; undefined
    1b24:	2105200d 	.inst	0x2105200d ; undefined
    1b28:	200c053d 	.inst	0x200c053d ; undefined
    1b2c:	053d1b05 	ext	z5.b, z5.b, z24.b, #238
    1b30:	0205200f 	.inst	0x0205200f ; undefined
    1b34:	0105693e 	.inst	0x0105693e ; undefined
    1b38:	34055068 	cbz	w8, c544 <GPR_FRAME_SIZE+0xc444>
    1b3c:	002a0530 	.inst	0x002a0530 ; NYI
    1b40:	20010402 	.inst	0x20010402 ; undefined
    1b44:	05213405 	tbxq	z5.b, z0.b, z1.b
    1b48:	0402002a 	.inst	0x0402002a ; undefined
    1b4c:	34052001 	cbz	w1, bf4c <GPR_FRAME_SIZE+0xbe4c>
    1b50:	002a0521 	.inst	0x002a0521 ; NYI
    1b54:	20010402 	.inst	0x20010402 ; undefined
    1b58:	05213505 	tbxq	z5.b, z8.b, z1.b
    1b5c:	0402002a 	.inst	0x0402002a ; undefined
    1b60:	02052001 	.inst	0x02052001 ; undefined
    1b64:	08052f25 	stxrb	w5, w5, [x25]
    1b68:	3d02054c 	str	b12, [x10, #129]
    1b6c:	05f41505 	.inst	0x05f41505 ; undefined
    1b70:	15053d04 	b	4150f80 <GPR_FRAME_SIZE+0x4150e80>
    1b74:	3d040522 	str	b2, [x9, #257]
    1b78:	05221505 	ext	z5.b, z5.b, z8.b, #21
    1b7c:	15053d04 	b	4150f8c <GPR_FRAME_SIZE+0x4150e8c>
    1b80:	3d040522 	str	b2, [x9, #257]
    1b84:	4b230205 	sub	w5, w16, w3, uxtb
    1b88:	4b684b3e 	.inst	0x4b684b3e ; undefined
    1b8c:	02004c67 	.inst	0x02004c67 ; undefined
    1b90:	ac060104 	stnp	q4, q0, [x8, #192]
    1b94:	3f061005 	.inst	0x3f061005 ; undefined
    1b98:	053c0505 	ext	z5.b, z5.b, z8.b, #225
    1b9c:	004b2f03 	.inst	0x004b2f03 ; undefined
    1ba0:	06010402 	.inst	0x06010402 ; undefined
    1ba4:	060205ac 	.inst	0x060205ac ; undefined
    1ba8:	01052241 	.inst	0x01052241 ; undefined
    1bac:	4b020532 	sub	w18, w9, w2, lsl #1
    1bb0:	01058321 	.inst	0x01058321 ; undefined
    1bb4:	2f200528 	ushr	v8.2s, v9.2s, #32
    1bb8:	05300205 	ext	z5.b, z5.b, z16.b, #128
    1bbc:	053d4c08 	.inst	0x053d4c08 ; undefined
    1bc0:	004b3e02 	.inst	0x004b3e02 ; undefined
    1bc4:	06010402 	.inst	0x06010402 ; undefined
    1bc8:	0402004a 	.inst	0x0402004a ; undefined
    1bcc:	02002e02 	.inst	0x02002e02 ; undefined
    1bd0:	06200404 	.inst	0x06200404 ; undefined
    1bd4:	02004b3e 	.inst	0x02004b3e ; undefined
    1bd8:	4a060104 	eor	w4, w8, w6
    1bdc:	02040200 	.inst	0x02040200 ; undefined
    1be0:	0402002e 	.inst	0x0402002e ; undefined
    1be4:	3e062004 	.inst	0x3e062004 ; undefined
    1be8:	0402004b 	.inst	0x0402004b ; undefined
    1bec:	004a0601 	.inst	0x004a0601 ; undefined
    1bf0:	2e020402 	.inst	0x2e020402 ; undefined
    1bf4:	04040200 	.inst	0x04040200 ; undefined
    1bf8:	4b3e0620 	sub	w0, w17, w30, uxtb #1
    1bfc:	01040200 	.inst	0x01040200 ; undefined
    1c00:	02004a06 	.inst	0x02004a06 ; undefined
    1c04:	002e0204 	.inst	0x002e0204 ; NYI
    1c08:	20040402 	.inst	0x20040402 ; undefined
    1c0c:	40061305 	.inst	0x40061305 ; undefined
    1c10:	053c0505 	ext	z5.b, z5.b, z8.b, #225
    1c14:	0402002e 	.inst	0x0402002e ; undefined
    1c18:	02052e01 	.inst	0x02052e01 ; undefined
    1c1c:	21010522 	.inst	0x21010522 ; undefined
    1c20:	053c1103 	ext	z3.b, z3.b, z8.b, #228
    1c24:	02053416 	.inst	0x02053416 ; undefined
    1c28:	08040530 	stxrb	w4, w16, [x9]
    1c2c:	0a054b30 	and	w16, w25, w5, lsl #18
    1c30:	052f2f22 	tbx	z2.b, z25.b, z15.b
    1c34:	04052f0b 	addqv	v11.16b, p3, z24.b
    1c38:	0a054b30 	and	w16, w25, w5, lsl #18
    1c3c:	052f2f22 	tbx	z2.b, z25.b, z15.b
    1c40:	04052f0b 	addqv	v11.16b, p3, z24.b
    1c44:	4b224b30 	sub	w16, w25, w2, uxtw #2
    1c48:	09054b22 	.inst	0x09054b22 ; undefined
    1c4c:	f90e0525 	str	x5, [x9, #7176]
    1c50:	05200205 	ext	z5.b, z5.b, z16.b, #0
    1c54:	22052233 	.inst	0x22052233 ; undefined
    1c58:	2004054a 	.inst	0x2004054a ; undefined
    1c5c:	4b840305 	sub	w5, w24, w4, asr #0
    1c60:	4b754b75 	.inst	0x4b754b75 ; undefined
    1c64:	001d053d 	.inst	0x001d053d ; undefined
    1c68:	03030402 	.inst	0x03030402 ; undefined
    1c6c:	17054a76 	b	fffffffffc154644 <__stack_el0_top+0xffffffffba648644>
    1c70:	01040200 	.inst	0x01040200 ; undefined
    1c74:	0301053c 	.inst	0x0301053c ; undefined
    1c78:	05313c0c 	.inst	0x05313c0c ; undefined
    1c7c:	0e052f02 	smov	w2, v24.b[2]
    1c80:	2002054e 	.inst	0x2002054e ; undefined
    1c84:	05210a05 	ext	z5.b, z5.b, z16.b, #10
    1c88:	03055a21 	.inst	0x03055a21 ; undefined
    1c8c:	69210520 	stgp	x0, x1, [x9, #-992]
    1c90:	05200305 	ext	z5.b, z5.b, z24.b, #0
    1c94:	04056906 	mls	z6.b, p2/m, z8.b, z5.b
    1c98:	5a4b4b3d 	.inst	0x5a4b4b3d ; undefined
    1c9c:	4b4c0305 	sub	w5, w24, w12, lsr #0
    1ca0:	02001e05 	.inst	0x02001e05 ; undefined
    1ca4:	6f030204 	.inst	0x6f030204 ; undefined
    1ca8:	0017054a 	.inst	0x0017054a ; undefined
    1cac:	3c010402 	str	b2, [x0], #16
    1cb0:	13030105 	sbfiz	w5, w8, #29, #1
    1cb4:	0004023c 	.inst	0x0004023c ; undefined
    1cb8:	03020101 	.inst	0x03020101 ; undefined
    1cbc:	00050000 	.inst	0x00050000 ; undefined
    1cc0:	009e0008 	.inst	0x009e0008 ; undefined
    1cc4:	01040000 	.inst	0x01040000 ; undefined
    1cc8:	0d0efb01 	.inst	0x0d0efb01 ; undefined
    1ccc:	01010100 	.inst	0x01010100 ; undefined
    1cd0:	00000001 	udf	#1
    1cd4:	01000001 	.inst	0x01000001 ; undefined
    1cd8:	0a1f0101 	and	w1, w8, wzr
    1cdc:	00000000 	udf	#0
    1ce0:	000000f0 	udf	#240
    1ce4:	00000a92 	udf	#2706
    1ce8:	00000143 	udf	#323
    1cec:	00000168 	udf	#360
    1cf0:	00000176 	udf	#374
    1cf4:	00000272 	udf	#626
    1cf8:	00000abe 	udf	#2750
    1cfc:	00000183 	udf	#387
    1d00:	00000150 	udf	#336
    1d04:	021f0102 	.inst	0x021f0102 ; undefined
    1d08:	0a8a120f 	and	w15, w16, w10, asr #4
    1d0c:	d0010000 	adrp	x0, 2003000 <GPR_FRAME_SIZE+0x2002f00>
    1d10:	0200000a 	.inst	0x0200000a ; undefined
    1d14:	00000adc 	udf	#2780
    1d18:	000aeb02 	.inst	0x000aeb02 ; undefined
    1d1c:	0af80200 	bic	w0, w16, w24, ror #0
    1d20:	05020000 	orr	z0.d, z0.d, #0x1
    1d24:	0200000b 	.inst	0x0200000b ; undefined
    1d28:	00000b17 	udf	#2839
    1d2c:	000b2602 	.inst	0x000b2602 ; undefined
    1d30:	0b370200 	add	w0, w16, w23, uxtb
    1d34:	8a020000 	and	x0, x0, x2
    1d38:	0100000a 	.inst	0x0100000a ; undefined
    1d3c:	000001cb 	udf	#459
    1d40:	0001e103 	.inst	0x0001e103 ; undefined
    1d44:	01e90400 	.inst	0x01e90400 ; undefined
    1d48:	bf050000 	.inst	0xbf050000 ; undefined
    1d4c:	06000002 	.inst	0x06000002 ; undefined
    1d50:	00000b44 	udf	#2884
    1d54:	0001ef07 	.inst	0x0001ef07 ; undefined
    1d58:	01d40800 	.inst	0x01d40800 ; undefined
    1d5c:	42090000 	.inst	0x42090000 ; undefined
    1d60:	0300000a 	.inst	0x0300000a ; undefined
    1d64:	09000105 	.inst	0x09000105 ; undefined
    1d68:	005a5402 	.inst	0x005a5402 ; undefined
    1d6c:	00000040 	udf	#64
    1d70:	01140300 	.inst	0x01140300 ; undefined
    1d74:	582d032e 	ldr	x14, 5bdd8 <GPR_FRAME_SIZE+0x5bcd8>
    1d78:	0302043c 	.inst	0x0302043c ; undefined
    1d7c:	862eac52 	.inst	0x862eac52 ; undefined
    1d80:	9e0e033c 	.inst	0x9e0e033c ; undefined
    1d84:	05590505 	mov	z5.h, p9/z, #40
    1d88:	04020010 	.inst	0x04020010 ; undefined
    1d8c:	0d053c01 	.inst	0x0d053c01 ; undefined
    1d90:	1b053008 	madd	w8, w0, w5, w12
    1d94:	3c13052e 	str	b14, [x9], #-208
    1d98:	052e3205 	tbl	z5.b, {z16.b}, z14.b
    1d9c:	24052039 	cmpne	p9.b, p0/z, z1.b, z5.d
    1da0:	2009052e 	.inst	0x2009052e ; undefined
    1da4:	042f0105 	add	z5.b, z8.b, z15.b
    1da8:	3c680303 	.inst	0x3c680303 ; undefined
    1dac:	00db0301 	.inst	0x00db0301 ; undefined
    1db0:	04042e4a 	.inst	0x04042e4a ; undefined
    1db4:	667fa703 	.inst	0x667fa703 ; undefined
    1db8:	033c862e 	.inst	0x033c862e ; undefined
    1dbc:	05059e10 	.inst	0x05059e10 ; undefined
    1dc0:	00110559 	.inst	0x00110559 ; undefined
    1dc4:	3c010402 	str	b2, [x0], #16
    1dc8:	2f080505 	ushr	v5.8b, v8.8b, #8
    1dcc:	02001005 	.inst	0x02001005 ; undefined
    1dd0:	053c0104 	ext	z4.b, z4.b, z8.b, #224
    1dd4:	0402001e 	.inst	0x0402001e ; undefined
    1dd8:	09053c02 	.inst	0x09053c02 ; undefined
    1ddc:	0d053008 	.inst	0x0d053008 ; undefined
    1de0:	2e1d053e 	.inst	0x2e1d053e ; undefined
    1de4:	053c1305 	ext	z5.b, z5.b, z24.b, #228
    1de8:	3f052e36 	.inst	0x3f052e36 ; undefined
    1dec:	2e28052e 	uhadd	v14.8b, v9.8b, v8.8b
    1df0:	05200905 	ext	z5.b, z5.b, z8.b, #2
    1df4:	05042f01 	.inst	0x05042f01 ; undefined
    1df8:	2e3c6503 	umax	v3.8b, v8.8b, v28.8b
    1dfc:	11033c87 	add	w7, w4, #0xcf
    1e00:	5905059e 	.inst	0x5905059e ; undefined
    1e04:	02001405 	.inst	0x02001405 ; undefined
    1e08:	053c0104 	ext	z4.b, z4.b, z8.b, #224
    1e0c:	05300809 	ext	z9.b, z9.b, z0.b, #130
    1e10:	16053f05 	b	fffffffff8151a24 <__stack_el0_top+0xffffffffb6645a24>
    1e14:	3c0b052e 	str	b14, [x9], #176
    1e18:	052e3605 	tbxq	z5.b, z16.b, z14.b
    1e1c:	21052040 	.inst	0x21052040 ; undefined
    1e20:	1f09052e 	fmadd	s14, s9, s9, s1
    1e24:	04300105 	add	z5.b, z8.b, z16.b
    1e28:	3c670306 	.inst	0x3c670306 ; undefined
    1e2c:	9e10033c 	.inst	0x9e10033c ; undefined
    1e30:	b13cb13c 	adds	x28, x9, #0xf2c
    1e34:	b13cb13c 	adds	x28, x9, #0xf2c
    1e38:	0307043c 	.inst	0x0307043c ; undefined
    1e3c:	05059055 	.inst	0x05059055 ; undefined
    1e40:	0010054b 	.inst	0x0010054b ; undefined
    1e44:	3c010402 	str	b2, [x0], #16
    1e48:	31080805 	adds	w5, w0, #0x202
    1e4c:	053b2705 	dupq	z5.b, z24.b[13]
    1e50:	01055844 	.inst	0x01055844 ; undefined
    1e54:	38080430 	strb	w16, [x1], #128
    1e58:	033c852e 	.inst	0x033c852e ; undefined
    1e5c:	792e9e15 	strh	w21, [x16, #5966]
    1e60:	0309043c 	.inst	0x0309043c ; undefined
    1e64:	0205ac67 	.inst	0x0205ac67 ; undefined
    1e68:	052f2f30 	tbx	z16.b, z25.b, z15.b
    1e6c:	05402f01 	eor	z1.b, z1.b, #0x88
    1e70:	1b053d14 	madd	w20, w8, w5, w15
    1e74:	0009052f 	.inst	0x0009052f ; undefined
    1e78:	3c010402 	str	b2, [x0], #16
    1e7c:	05222805 	tbl	z5.b, {z0.b-z1.b}, z2.b
    1e80:	05052e09 	.inst	0x05052e09 ; undefined
    1e84:	00110530 	.inst	0x00110530 ; undefined
    1e88:	3c020402 	str	b2, [x0], #32
    1e8c:	02002505 	.inst	0x02002505 ; undefined
    1e90:	054a0304 	.inst	0x054a0304 ; undefined
    1e94:	3f2f0801 	.inst	0x3f2f0801 ; undefined
    1e98:	054c0905 	.inst	0x054c0905 ; undefined
    1e9c:	09053e02 	.inst	0x09053e02 ; undefined
    1ea0:	18053d30 	ldr	w16, c644 <GPR_FRAME_SIZE+0xc544>
    1ea4:	3d02053e 	str	b30, [x9, #129]
    1ea8:	3d01054b 	str	b11, [x10, #65]
    1eac:	4b09053f 	sub	wzr, w9, w9, lsl #1
    1eb0:	053e0205 	ext	z5.b, z5.b, z16.b, #240
    1eb4:	0205300e 	.inst	0x0205300e ; undefined
    1eb8:	3d3d3e22 	str	b2, [x17, #3919]
    1ebc:	01053e3d 	.inst	0x01053e3d ; undefined
    1ec0:	02053f3d 	.inst	0x02053f3d ; undefined
    1ec4:	0402003d 	.inst	0x0402003d ; undefined
    1ec8:	05200601 	ext	z1.b, z1.b, z16.b, #1
    1ecc:	3f3d0601 	.inst	0x3f3d0601 ; undefined
    1ed0:	053d0905 	ext	z5.b, z5.b, z8.b, #234
    1ed4:	09053e02 	.inst	0x09053e02 ; undefined
    1ed8:	02053d30 	.inst	0x02053d30 ; undefined
    1edc:	3d01053e 	str	b30, [x9, #65]
    1ee0:	4b09053f 	sub	wzr, w9, w9, lsl #1
    1ee4:	053e0205 	ext	z5.b, z5.b, z16.b, #240
    1ee8:	053d3009 	tbl	z9.b, {z0.b}, z29.b
    1eec:	02053e14 	.inst	0x02053e14 ; undefined
    1ef0:	01054b3d 	.inst	0x01054b3d ; undefined
    1ef4:	09053f3d 	.inst	0x09053f3d ; undefined
    1ef8:	3e02053d 	.inst	0x3e02053d ; undefined
    1efc:	3d300905 	str	b5, [x8, #3074]
    1f00:	053e1005 	ext	z5.b, z5.b, z0.b, #244
    1f04:	054b3d02 	.inst	0x054b3d02 ; undefined
    1f08:	053f3d01 	.inst	0x053f3d01 ; undefined
    1f0c:	02053d09 	.inst	0x02053d09 ; undefined
    1f10:	3009053e 	adr	x30, 13fb5 <GPR_FRAME_SIZE+0x13eb5>
    1f14:	3e10053d 	.inst	0x3e10053d ; undefined
    1f18:	4b3d0205 	sub	w5, w16, w29, uxtb
    1f1c:	3f3d0105 	.inst	0x3f3d0105 ; undefined
    1f20:	053d1005 	ext	z5.b, z5.b, z0.b, #236
    1f24:	053d3d02 	.inst	0x053d3d02 ; undefined
    1f28:	08053e07 	stxrb	w5, w7, [x16]
    1f2c:	210f0530 	.inst	0x210f0530 ; undefined
    1f30:	05200305 	ext	z5.b, z5.b, z24.b, #0
    1f34:	04020025 	.inst	0x04020025 ; undefined
    1f38:	21052003 	.inst	0x21052003 ; undefined
    1f3c:	03040200 	.inst	0x03040200 ; undefined
    1f40:	00180520 	.inst	0x00180520 ; undefined
    1f44:	3c010402 	str	b2, [x0], #16
    1f48:	054c1105 	.inst	0x054c1105 ; undefined
    1f4c:	09053d0c 	.inst	0x09053d0c ; undefined
    1f50:	50010538 	adr	x24, 3ff6 <GPR_FRAME_SIZE+0x3ef6>
    1f54:	2f22054d 	ushr	v13.2s, v10.2s, #30
    1f58:	21200205 	.inst	0x21200205 ; undefined
    1f5c:	05240b05 	ext	z5.b, z5.b, z24.b, #34
    1f60:	303d2102 	adr	x2, 7c381 <GPR_FRAME_SIZE+0x7c281>
    1f64:	3f210105 	.inst	0x3f210105 ; undefined
    1f68:	2f3d0205 	.inst	0x2f3d0205 ; undefined
    1f6c:	3f210105 	.inst	0x3f210105 ; undefined
    1f70:	052f0d05 	ext	z5.b, z5.b, z8.b, #123
    1f74:	303e3102 	adr	x2, 7e595 <GPR_FRAME_SIZE+0x7e495>
    1f78:	0105303e 	.inst	0x0105303e ; undefined
    1f7c:	0905412f 	.inst	0x0905412f ; undefined
    1f80:	0027052f 	.inst	0x0027052f ; NYI
    1f84:	20010402 	.inst	0x20010402 ; undefined
    1f88:	31210105 	adds	w5, w8, #0x840
    1f8c:	053e0605 	ext	z5.b, z5.b, z16.b, #241
    1f90:	04020005 	.inst	0x04020005 ; undefined
    1f94:	03052001 	.inst	0x03052001 ; undefined
    1f98:	0805052f 	stxrb	w5, w15, [x9]
    1f9c:	00120530 	.inst	0x00120530 ; undefined
    1fa0:	3c010402 	str	b2, [x0], #16
    1fa4:	053e2105 	mov	z5.h, z8.h[7]
    1fa8:	4b682003 	.inst	0x4b682003 ; undefined
    1fac:	0809054c 	stxrb	w9, w12, [x10]
    1fb0:	2f010532 	mvni	v18.2s, #0x29
    1fb4:	3d020533 	str	b19, [x9, #129]
    1fb8:	022f0105 	.inst	0x022f0105 ; undefined
    1fbc:	01010003 	.inst	0x01010003 ; undefined
    1fc0:	000003ab 	udf	#939
    1fc4:	00080005 	.inst	0x00080005 ; undefined
    1fc8:	00000093 	udf	#147
    1fcc:	fb010104 	.inst	0xfb010104 ; undefined
    1fd0:	01000d0e 	.inst	0x01000d0e ; undefined
    1fd4:	00010101 	.inst	0x00010101 ; undefined
    1fd8:	00010000 	.inst	0x00010000 ; undefined
    1fdc:	01010100 	.inst	0x01010100 ; undefined
    1fe0:	0000061f 	udf	#1567
    1fe4:	0b870000 	add	w0, w0, w7, asr #0
    1fe8:	0b990000 	add	w0, w0, w25, asr #0
    1fec:	01430000 	.inst	0x01430000 ; undefined
    1ff0:	01830000 	.inst	0x01830000 ; undefined
    1ff4:	0abe0000 	bic	w0, w0, w30, asr #0
    1ff8:	01020000 	.inst	0x01020000 ; undefined
    1ffc:	130f021f 	sbfiz	wzr, w16, #17, #1
    2000:	0000021e 	udf	#542
    2004:	000bb301 	.inst	0x000bb301 ; undefined
    2008:	0bbf0200 	.inst	0x0bbf0200 ; undefined
    200c:	cb020000 	sub	x0, x0, x2
    2010:	0200000b 	.inst	0x0200000b ; undefined
    2014:	00000bd7 	udf	#3031
    2018:	000be302 	.inst	0x000be302 ; undefined
    201c:	0bef0200 	.inst	0x0bef0200 ; undefined
    2020:	fb020000 	.inst	0xfb020000 ; undefined
    2024:	0200000b 	.inst	0x0200000b ; undefined
    2028:	00000c07 	udf	#3079
    202c:	000c1302 	.inst	0x000c1302 ; undefined
    2030:	0c1f0200 	.inst	0x0c1f0200 ; undefined
    2034:	2b020000 	adds	w0, w0, w2
    2038:	0200000c 	.inst	0x0200000c ; undefined
    203c:	00000c37 	udf	#3127
    2040:	000c4202 	.inst	0x000c4202 ; undefined
    2044:	021e0200 	.inst	0x021e0200 ; undefined
    2048:	3e010000 	.inst	0x3e010000 ; undefined
    204c:	03000002 	.inst	0x03000002 ; undefined
    2050:	000001cb 	udf	#459
    2054:	0001ef03 	.inst	0x0001ef03 ; undefined
    2058:	0b440400 	add	w0, w0, w4, lsr #1
    205c:	05050000 	.inst	0x05050000 ; undefined
    2060:	02090001 	.inst	0x02090001 ; undefined
    2064:	4000671c 	.inst	0x4000671c ; undefined
    2068:	00000000 	udf	#0
    206c:	3c011703 	str	b3, [x24], #17
    2070:	3c740c03 	.inst	0x3c740c03 ; undefined
    2074:	73030204 	.inst	0x73030204 ; undefined
    2078:	0c033c90 	.inst	0x0c033c90 ; undefined
    207c:	03043c74 	.inst	0x03043c74 ; undefined
    2080:	2e907103 	.inst	0x2e907103 ; undefined
    2084:	0d033c5b 	.inst	0x0d033c5b ; undefined
    2088:	1a033c74 	.inst	0x1a033c74 ; undefined
    208c:	2e792e90 	uqsub	v16.4h, v20.4h, v25.4h
    2090:	2e740f03 	uqadd	v3.4h, v24.4h, v20.4h
    2094:	13033c74 	sbfx	w20, w3, #3, #13
    2098:	3c742eac 	.inst	0x3c742eac ; undefined
    209c:	04042eb1 	.inst	0x04042eb1 ; undefined
    20a0:	747faa03 	.inst	0x747faa03 ; undefined
    20a4:	033c5b2e 	.inst	0x033c5b2e ; undefined
    20a8:	792e740d 	strh	w13, [x0, #5946]
    20ac:	ac2f033c 	stnp	q28, q0, [x25, #-544]
    20b0:	ac0a033c 	stnp	q28, q0, [x25, #320]
    20b4:	b13c792e 	adds	x14, x9, #0xf1e
    20b8:	043cb13c 	.inst	0x043cb13c ; undefined
    20bc:	7fa30305 	.inst	0x7fa30305 ; undefined
    20c0:	3c5b2e90 	ldr	b16, [x20, #-78]!
    20c4:	2e741a03 	.inst	0x2e741a03 ; undefined
    20c8:	19032e79 	.inst	0x19032e79 ; undefined
    20cc:	0a033c74 	and	w20, w3, w3, lsl #15
    20d0:	0a033cac 	and	w12, w5, w3, lsl #15
    20d4:	06043cac 	.inst	0x06043cac ; undefined
    20d8:	ac7fb103 	ldnp	q3, q12, [x8, #-16]
    20dc:	033c5b2e 	.inst	0x033c5b2e ; undefined
    20e0:	033c740d 	.inst	0x033c740d ; undefined
    20e4:	032eac0f 	.inst	0x032eac0f ; undefined
    20e8:	792e7414 	strh	w20, [x0, #5946]
    20ec:	042e792e 	.inst	0x042e792e ; undefined
    20f0:	74460307 	.inst	0x74460307 ; undefined
    20f4:	740d033c 	.inst	0x740d033c ; undefined
    20f8:	ac11033c 	stnp	q28, q0, [x25, #544]
    20fc:	b13cb13c 	adds	x28, x9, #0xf2c
    2100:	0308043c 	.inst	0x0308043c ; undefined
    2104:	043c9e58 	lsl	z24.h, z18.h, #12
    2108:	032e7109 	.inst	0x032e7109 ; undefined
    210c:	042e4a0a 	index	z10.b, #-16, w14
    2110:	4a76030a 	eon	w10, w24, w22, lsr #0
    2114:	033c5b2e 	.inst	0x033c5b2e ; undefined
    2118:	032e740d 	.inst	0x032e740d ; undefined
    211c:	792e740a 	strh	w10, [x0, #5946]
    2120:	792e792e 	strh	w14, [x9, #5948]
    2124:	792e792e 	strh	w14, [x9, #5948]
    2128:	030b042e 	.inst	0x030b042e ; undefined
    212c:	5b2e744d 	.inst	0x5b2e744d ; undefined
    2130:	7412033c 	.inst	0x7412033c ; undefined
    2134:	740a032e 	.inst	0x740a032e ; undefined
    2138:	7419032e 	.inst	0x7419032e ; undefined
    213c:	7414032e 	.inst	0x7414032e ; undefined
    2140:	792e792e 	strh	w14, [x9, #5948]
    2144:	030c042e 	.inst	0x030c042e ; undefined
    2148:	2e747faa 	uaba	v10.4h, v29.4h, v20.4h
    214c:	2e582e03 	facge	v3.4h, v16.4h, v24.4h
    2150:	0d042e79 	.inst	0x0d042e79 ; undefined
    2154:	3c744c03 	.inst	0x3c744c03 ; undefined
    2158:	05770e04 	ext	z4.b, {z16.b-z17.b}, #187
    215c:	09053d15 	.inst	0x09053d15 ; undefined
    2160:	3d01053d 	str	b29, [x9, #65]
    2164:	4b180531 	sub	w17, w9, w24, lsl #1
    2168:	05201005 	ext	z5.b, z5.b, z0.b, #4
    216c:	03052208 	.inst	0x03052208 ; undefined
    2170:	1f260521 	fnmadd	s1, s9, s6, s1
    2174:	004a0905 	.inst	0x004a0905 ; undefined
    2178:	06010402 	.inst	0x06010402 ; undefined
    217c:	061d052e 	.inst	0x061d052e ; undefined
    2180:	4a020540 	eor	w0, w10, w2, lsl #1
    2184:	3f2f0105 	.inst	0x3f2f0105 ; undefined
    2188:	054b0805 	.inst	0x054b0805 ; undefined
    218c:	0402001d 	.inst	0x0402001d ; undefined
    2190:	0d052002 	.inst	0x0d052002 ; undefined
    2194:	02040200 	.inst	0x02040200 ; undefined
    2198:	0009053c 	.inst	0x0009053c ; undefined
    219c:	4a010402 	eor	w2, w0, w1, lsl #1
    21a0:	4d4b0105 	.inst	0x4d4b0105 ; undefined
    21a4:	053f0a05 	ext	z5.b, z5.b, z16.b, #250
    21a8:	02055a27 	.inst	0x02055a27 ; undefined
    21ac:	3e080520 	.inst	0x3e080520 ; undefined
    21b0:	02000b05 	.inst	0x02000b05 ; undefined
    21b4:	05200104 	ext	z4.b, z4.b, z8.b, #0
    21b8:	04020024 	.inst	0x04020024 ; undefined
    21bc:	09052e01 	.inst	0x09052e01 ; undefined
    21c0:	01040200 	.inst	0x01040200 ; undefined
    21c4:	2f010520 	mvni	v0.2s, #0x29
    21c8:	3d02054d 	str	b13, [x10, #129]
    21cc:	05310a05 	ext	z5.b, z5.b, z16.b, #138
    21d0:	02055a10 	.inst	0x02055a10 ; undefined
    21d4:	3d3d3d21 	str	b1, [x9, #3919]
    21d8:	053e1005 	ext	z5.b, z5.b, z0.b, #244
    21dc:	3d3d2102 	str	b2, [x8, #3912]
    21e0:	053d3d3d 	.inst	0x053d3d3d ; undefined
    21e4:	02053e10 	.inst	0x02053e10 ; undefined
    21e8:	3e3d3d21 	.inst	0x3e3d3d21 ; undefined
    21ec:	053e1005 	ext	z5.b, z5.b, z0.b, #244
    21f0:	053d2102 	mov	z2.b, z8.b[14]
    21f4:	02053e10 	.inst	0x02053e10 ; undefined
    21f8:	3d3d3d21 	str	b1, [x9, #3919]
    21fc:	3e10053e 	.inst	0x3e10053e ; undefined
    2200:	3d210205 	str	b5, [x16, #2112]
    2204:	053e1005 	ext	z5.b, z5.b, z0.b, #244
    2208:	053d2102 	mov	z2.b, z8.b[14]
    220c:	02053e10 	.inst	0x02053e10 ; undefined
    2210:	3f170521 	.inst	0x3f170521 ; undefined
    2214:	053d0805 	ext	z5.b, z5.b, z0.b, #234
    2218:	0a052103 	and	w3, w8, w5, lsl #8
    221c:	0402002d 	.inst	0x0402002d ; undefined
    2220:	052e0601 	ext	z1.b, z1.b, z16.b, #113
    2224:	04020009 	.inst	0x04020009 ; undefined
    2228:	5c2e0602 	ldr	d2, 5e2e8 <GPR_FRAME_SIZE+0x5e1e8>
    222c:	05210e05 	ext	z5.b, z5.b, z16.b, #11
    2230:	26052002 	.inst	0x26052002 ; undefined
    2234:	66120521 	.inst	0x66120521 ; undefined
    2238:	053c0a05 	ext	z5.b, z5.b, z16.b, #226
    223c:	0402001d 	.inst	0x0402001d ; undefined
    2240:	17053b03 	b	fffffffffc150e4c <__stack_el0_top+0xffffffffba644e4c>
    2244:	01040200 	.inst	0x01040200 ; undefined
    2248:	4009053c 	.inst	0x4009053c ; undefined
    224c:	05210e05 	ext	z5.b, z5.b, z16.b, #11
    2250:	26052002 	.inst	0x26052002 ; undefined
    2254:	66120521 	.inst	0x66120521 ; undefined
    2258:	053c0a05 	ext	z5.b, z5.b, z16.b, #226
    225c:	0402001d 	.inst	0x0402001d ; undefined
    2260:	17053b03 	b	fffffffffc150e6c <__stack_el0_top+0xffffffffba644e6c>
    2264:	01040200 	.inst	0x01040200 ; undefined
    2268:	402e053c 	.inst	0x402e053c ; undefined
    226c:	05200205 	ext	z5.b, z5.b, z16.b, #0
    2270:	02053d2e 	.inst	0x02053d2e ; undefined
    2274:	3d010520 	str	b0, [x9, #65]
    2278:	4b0a053f 	sub	wzr, w9, w10, lsl #1
    227c:	00590605 	.inst	0x00590605 ; undefined
    2280:	06010402 	.inst	0x06010402 ; undefined
    2284:	0005052e 	.inst	0x0005052e ; undefined
    2288:	06020402 	.inst	0x06020402 ; undefined
    228c:	0042052e 	.inst	0x0042052e ; undefined
    2290:	3c010402 	str	b2, [x0], #16
    2294:	17052006 	b	fffffffffc14a2ac <__stack_el0_top+0xffffffffba63e2ac>
    2298:	0a052206 	and	w6, w16, w5, lsl #8
    229c:	0008053d 	.inst	0x0008053d ; undefined
    22a0:	3c010402 	str	b2, [x0], #16
    22a4:	05300905 	ext	z5.b, z5.b, z8.b, #130
    22a8:	05312101 	mov	z1.b, z8.b[8]
    22ac:	17054b0a 	b	fffffffffc154ed4 <__stack_el0_top+0xffffffffba648ed4>
    22b0:	3d3e3d5a 	str	b26, [x10, #3983]
    22b4:	0d053d3d 	.inst	0x0d053d3d ; undefined
    22b8:	2602053e 	.inst	0x2602053e ; undefined
    22bc:	01040200 	.inst	0x01040200 ; undefined
    22c0:	02003c06 	.inst	0x02003c06 ; undefined
    22c4:	064a0204 	.inst	0x064a0204 ; undefined
    22c8:	04020077 	.inst	0x04020077 ; undefined
    22cc:	003c0601 	.inst	0x003c0601 ; NYI
    22d0:	4a020402 	eor	w2, w0, w2, lsl #1
    22d4:	02008506 	.inst	0x02008506 ; undefined
    22d8:	3c060104 	stur	b4, [x8, #96]
    22dc:	02040200 	.inst	0x02040200 ; undefined
    22e0:	0085064a 	.inst	0x0085064a ; undefined
    22e4:	06010402 	.inst	0x06010402 ; undefined
    22e8:	0402003c 	.inst	0x0402003c ; undefined
    22ec:	85064a02 	ld1w	{z2.s}, p2/z, [x16, z6.s, uxtw]
    22f0:	01040200 	.inst	0x01040200 ; undefined
    22f4:	02003c06 	.inst	0x02003c06 ; undefined
    22f8:	064a0204 	.inst	0x064a0204 ; undefined
    22fc:	04020085 	.inst	0x04020085 ; undefined
    2300:	003c0601 	.inst	0x003c0601 ; NYI
    2304:	4a020402 	eor	w2, w0, w2, lsl #1
    2308:	02008506 	.inst	0x02008506 ; undefined
    230c:	3c060104 	stur	b4, [x8, #96]
    2310:	02040200 	.inst	0x02040200 ; undefined
    2314:	0086064a 	.inst	0x0086064a ; undefined
    2318:	06010402 	.inst	0x06010402 ; undefined
    231c:	0402003c 	.inst	0x0402003c ; undefined
    2320:	85064a02 	ld1w	{z2.s}, p2/z, [x16, z6.s, uxtw]
    2324:	01040200 	.inst	0x01040200 ; undefined
    2328:	02003c06 	.inst	0x02003c06 ; undefined
    232c:	064a0204 	.inst	0x064a0204 ; undefined
    2330:	04020085 	.inst	0x04020085 ; undefined
    2334:	003c0601 	.inst	0x003c0601 ; NYI
    2338:	4a020402 	eor	w2, w0, w2, lsl #1
    233c:	02008606 	.inst	0x02008606 ; undefined
    2340:	3c060104 	stur	b4, [x8, #96]
    2344:	02040200 	.inst	0x02040200 ; undefined
    2348:	0085064a 	.inst	0x0085064a ; undefined
    234c:	06010402 	.inst	0x06010402 ; undefined
    2350:	0402003c 	.inst	0x0402003c ; undefined
    2354:	85064a02 	ld1w	{z2.s}, p2/z, [x16, z6.s, uxtw]
    2358:	01040200 	.inst	0x01040200 ; undefined
    235c:	02003c06 	.inst	0x02003c06 ; undefined
    2360:	054a0204 	.inst	0x054a0204 ; undefined
    2364:	05870609 	.inst	0x05870609 ; undefined
    2368:	03022101 	.inst	0x03022101 ; undefined
    236c:	Address 0x236c is out of bounds.


Disassembly of section .debug_line_str:

0000000000000000 <.debug_line_str>:
   0:	6d6f682f 	ldp	d15, d26, [x1, #-272]
   4:	6e752f65 	uqsub	v5.8h, v27.8h, v21.8h
   8:	662f6261 	.inst	0x662f6261 ; undefined
   c:	73656c69 	.inst	0x73656c69 ; undefined
  10:	73616d2f 	.inst	0x73616d2f ; undefined
  14:	2f726574 	.inst	0x2f726574 ; undefined
  18:	2f6d6674 	.inst	0x2f6d6674 ; undefined
  1c:	38786d69 	.inst	0x38786d69 ; undefined
  20:	702f706d 	adr	x13, 5ee2f <GPR_FRAME_SIZE+0x5ed2f>
  24:	656a6f72 	fnmls	z18.h, p3/m, z27.h, z10.h
  28:	5f007463 	.inst	0x5f007463 ; undefined
  2c:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
  30:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
  34:	68636163 	.inst	0x68636163 ; undefined
  38:	63690065 	.inst	0x63690065 ; undefined
  3c:	65686361 	fnmls	z1.h, p0/m, z27.h, z8.h
  40:	6400532e 	.inst	0x6400532e ; undefined
  44:	68636163 	.inst	0x68636163 ; undefined
  48:	00532e65 	.inst	0x00532e65 ; undefined
  4c:	6372735f 	.inst	0x6372735f ; undefined
  50:	6d72612f 	ldp	d15, d24, [x9, #-224]
  54:	73797300 	.inst	0x73797300 ; undefined
  58:	73676572 	.inst	0x73676572 ; undefined
  5c:	5f00532e 	fmls	h14, h25, v0.h[0]
  60:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
  64:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
  68:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
  6c:	6f697470 	uqshl	v16.2d, v3.2d, #41
  70:	6500736e 	.inst	0x6500736e ; undefined
  74:	765f326c 	.inst	0x765f326c ; undefined
  78:	6f746365 	umlsl2	v5.4s, v27.8h, v4.h[3]
  7c:	532e7372 	.inst	0x532e7372 ; undefined
  80:	63786500 	.inst	0x63786500 ; undefined
  84:	69747065 	ldpsw	x5, x28, [x3, #-96]
  88:	2e736e6f 	umin	v15.4h, v19.4h, v19.4h
  8c:	6c650053 	ldnp	d19, d0, [x2, #-432]
  90:	65765f31 	fnmla	z17.h, p7/m, z25.h, z22.h
  94:	726f7463 	.inst	0x726f7463 ; undefined
  98:	00532e73 	.inst	0x00532e73 ; undefined
  9c:	6372735f 	.inst	0x6372735f ; undefined
  a0:	62696c2f 	.inst	0x62696c2f ; undefined
  a4:	6d656d2f 	ldp	d15, d27, [x9, #-432]
  a8:	00797063 	.inst	0x00797063 ; undefined
  ac:	636d656d 	.inst	0x636d656d ; undefined
  b0:	532e7970 	.inst	0x532e7970 ; undefined
  b4:	72735f00 	.inst	0x72735f00 ; undefined
  b8:	6f622f63 	.inst	0x6f622f63 ; undefined
  bc:	6300746f 	.inst	0x6300746f ; undefined
  c0:	6e61656c 	umax	v12.8h, v11.8h, v1.8h
  c4:	7373625f 	.inst	0x7373625f ; undefined
  c8:	6200532e 	.inst	0x6200532e ; undefined
  cc:	2e746f6f 	umin	v15.4h, v27.4h, v20.4h
  d0:	6c650053 	ldnp	d19, d0, [x2, #-432]
  d4:	00532e31 	.inst	0x00532e31 ; undefined
  d8:	6372735f 	.inst	0x6372735f ; undefined
  dc:	6f6f622f 	umlsl2	v15.4s, v17.8h, v15.h[2]
  e0:	61702f74 	.inst	0x61702f74 ; undefined
  e4:	0063696e 	.inst	0x0063696e ; undefined
  e8:	696e6170 	ldpsw	x16, x24, [x11, #-144]
  ec:	00532e63 	.inst	0x00532e63 ; undefined
  f0:	6372735f 	.inst	0x6372735f ; undefined
  f4:	6972642f 	ldpsw	x15, x25, [x1, #-112]
  f8:	73726576 	.inst	0x73726576 ; undefined
  fc:	746e692f 	.inst	0x746e692f ; undefined
 100:	75727265 	.inst	0x75727265 ; undefined
 104:	2f737470 	.inst	0x2f737470 ; undefined
 108:	76636967 	.inst	0x76636967 ; undefined
 10c:	69670033 	ldpsw	x19, x0, [x1, #-200]
 110:	5f337663 	sqshl	s3, s19, #19
 114:	5f6d7261 	sqdmlsl	s1, h19, v13.h[2]
 118:	65746e69 	fnmls	z9.h, p3/m, z19.h, z20.h
 11c:	63616672 	.inst	0x63616672 ; undefined
 120:	00532e65 	.inst	0x00532e65 ; undefined
 124:	6372735f 	.inst	0x6372735f ; undefined
 128:	72656b2f 	.inst	0x72656b2f ; undefined
 12c:	2f6c656e 	.inst	0x2f6c656e ; undefined
 130:	74696e69 	.inst	0x74696e69 ; undefined
 134:	5f00632e 	.inst	0x5f00632e ; undefined
 138:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 13c:	6e72656b 	umax	v11.8h, v11.8h, v18.8h
 140:	5f006c65 	.inst	0x5f006c65 ; undefined
 144:	6c636e69 	ldnp	d9, d27, [x19, #-464]
 148:	2f656475 	.inst	0x2f656475 ; undefined
 14c:	0062696c 	.inst	0x0062696c ; undefined
 150:	636e695f 	.inst	0x636e695f ; undefined
 154:	6564756c 	fnmls	z12.h, p5/m, z11.h, z4.h
 158:	6d72612f 	ldp	d15, d24, [x9, #-224]
 15c:	6378652f 	.inst	0x6378652f ; undefined
 160:	69747065 	ldpsw	x5, x28, [x3, #-96]
 164:	00736e6f 	.inst	0x00736e6f ; undefined
 168:	636e695f 	.inst	0x636e695f ; undefined
 16c:	6564756c 	fnmls	z12.h, p5/m, z11.h, z4.h
 170:	6f6f622f 	umlsl2	v15.4s, v17.8h, v15.h[2]
 174:	695f0074 	ldpsw	x20, x0, [x3, #248]
 178:	756c636e 	.inst	0x756c636e ; undefined
 17c:	612f6564 	.inst	0x612f6564 ; undefined
 180:	5f006d72 	.inst	0x5f006d72 ; undefined
 184:	6c636e69 	ldnp	d9, d27, [x19, #-464]
 188:	2f656475 	.inst	0x2f656475 ; undefined
 18c:	76697264 	.inst	0x76697264 ; undefined
 190:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 194:	74726175 	.inst	0x74726175 ; undefined
 198:	6e695f00 	uqrshl	v0.8h, v24.8h, v9.8h
 19c:	64756c63 	.inst	0x64756c63 ; undefined
 1a0:	656b2f65 	fmls	z5.h, p3/m, z27.h, z11.h
 1a4:	6c656e72 	ldnp	d18, d27, [x19, #-432]
 1a8:	6e695f00 	uqrshl	v0.8h, v24.8h, v9.8h
 1ac:	64756c63 	.inst	0x64756c63 ; undefined
 1b0:	72642f65 	.inst	0x72642f65 ; undefined
 1b4:	72657669 	.inst	0x72657669 ; undefined
 1b8:	6e692f73 	uqsub	v19.8h, v27.8h, v9.8h
 1bc:	72726574 	.inst	0x72726574 ; undefined
 1c0:	73747075 	.inst	0x73747075 ; undefined
 1c4:	6369672f 	.inst	0x6369672f ; undefined
 1c8:	73003376 	.inst	0x73003376 ; undefined
 1cc:	6e696474 	umax	v20.8h, v3.8h, v9.8h
 1d0:	00682e74 	.inst	0x00682e74 ; undefined
 1d4:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 1d8:	6f697470 	uqshl	v16.2d, v3.2d, #41
 1dc:	682e736e 	.inst	0x682e736e ; undefined
 1e0:	6e617000 	uabdl2	v0.4s, v0.8h, v1.8h
 1e4:	682e6369 	.inst	0x682e6369 ; undefined
 1e8:	75706300 	.inst	0x75706300 ; undefined
 1ec:	7500682e 	.inst	0x7500682e ; undefined
 1f0:	2e747261 	uabdl	v1.4s, v19.4h, v20.4h
 1f4:	6e690068 	uaddl2	v8.4s, v3.8h, v9.8h
 1f8:	682e7469 	.inst	0x682e7469 ; undefined
 1fc:	63696700 	.inst	0x63696700 ; undefined
 200:	682e3376 	.inst	0x682e3376 ; undefined
 204:	72735f00 	.inst	0x72735f00 ; undefined
 208:	656b2f63 	fmls	z3.h, p3/m, z27.h, z11.h
 20c:	6c656e72 	ldnp	d18, d27, [x19, #-432]
 210:	7172692f 	subs	w15, w9, #0xc9a, lsl #12
 214:	6e61682f 	fcvtxn2	v15.4s, v1.2d
 218:	72656c64 	.inst	0x72656c64 ; undefined
 21c:	61752f73 	.inst	0x61752f73 ; undefined
 220:	632e7472 	.inst	0x632e7472 ; undefined
 224:	72735f00 	.inst	0x72735f00 ; undefined
 228:	656b2f63 	fmls	z3.h, p3/m, z27.h, z11.h
 22c:	6c656e72 	ldnp	d18, d27, [x19, #-432]
 230:	7172692f 	subs	w15, w9, #0xc9a, lsl #12
 234:	6e61682f 	fcvtxn2	v15.4s, v1.2d
 238:	72656c64 	.inst	0x72656c64 ; undefined
 23c:	74730073 	.inst	0x74730073 ; undefined
 240:	74696264 	.inst	0x74696264 ; undefined
 244:	6c656966 	ldnp	d6, d26, [x11, #-432]
 248:	00682e64 	.inst	0x00682e64 ; undefined
 24c:	6372735f 	.inst	0x6372735f ; undefined
 250:	72656b2f 	.inst	0x72656b2f ; undefined
 254:	2f6c656e 	.inst	0x2f6c656e ; undefined
 258:	2f717269 	fcmla	v9.4h, v19.4h, v17.h[1], #270
 25c:	2e717269 	uabdl	v9.4s, v19.4h, v17.4h
 260:	735f0063 	.inst	0x735f0063 ; undefined
 264:	6b2f6372 	subs	w18, w27, w15, uxtx
 268:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
 26c:	72692f6c 	.inst	0x72692f6c ; undefined
 270:	695f0071 	ldpsw	x17, x0, [x3, #248]
 274:	756c636e 	.inst	0x756c636e ; undefined
 278:	642f6564 	.inst	0x642f6564 ; undefined
 27c:	65766972 	fnmls	z18.h, p2/m, z11.h, z22.h
 280:	692f7372 	stgp	x18, x28, [x27, #-544]
 284:	7265746e 	.inst	0x7265746e ; undefined
 288:	74707572 	.inst	0x74707572 ; undefined
 28c:	695f0073 	ldpsw	x19, x0, [x3, #248]
 290:	756c636e 	.inst	0x756c636e ; undefined
 294:	6b2f6564 	subs	w4, w11, w15, uxtx #1
 298:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
 29c:	72692f6c 	.inst	0x72692f6c ; undefined
 2a0:	695f0071 	ldpsw	x17, x0, [x3, #248]
 2a4:	756c636e 	.inst	0x756c636e ; undefined
 2a8:	6b2f6564 	subs	w4, w11, w15, uxtx #1
 2ac:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
 2b0:	72692f6c 	.inst	0x72692f6c ; undefined
 2b4:	61682f71 	.inst	0x61682f71 ; undefined
 2b8:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 2bc:	69007372 	stgp	x18, x28, [x27]
 2c0:	7265746e 	.inst	0x7265746e ; undefined
 2c4:	74707572 	.inst	0x74707572 ; undefined
 2c8:	00682e73 	.inst	0x00682e73 ; undefined
 2cc:	2e717269 	uabdl	v9.4s, v19.4h, v17.4h
 2d0:	735f0068 	.inst	0x735f0068 ; undefined
 2d4:	6b2f6372 	subs	w18, w27, w15, uxtx
 2d8:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
 2dc:	616d2f6c 	.inst	0x616d2f6c ; undefined
 2e0:	636f6c6c 	.inst	0x636f6c6c ; undefined
 2e4:	6475622f 	.inst	0x6475622f ; undefined
 2e8:	615f7964 	.inst	0x615f7964 ; undefined
 2ec:	636f6c6c 	.inst	0x636f6c6c ; undefined
 2f0:	726f7461 	.inst	0x726f7461 ; undefined
 2f4:	5f00632e 	.inst	0x5f00632e ; undefined
 2f8:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 2fc:	6e72656b 	umax	v11.8h, v11.8h, v18.8h
 300:	6b2f6c65 	subs	w5, w3, w15, uxtx #3
 304:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
 308:	6e655f6c 	uqrshl	v12.8h, v27.8h, v5.8h
 30c:	2e797274 	uabdl	v20.4s, v19.4h, v25.4h
 310:	735f0063 	.inst	0x735f0063 ; undefined
 314:	612f6372 	.inst	0x612f6372 ; undefined
 318:	632f6d72 	.inst	0x632f6d72 ; undefined
 31c:	632e7570 	.inst	0x632e7570 ; undefined
 320:	73797300 	.inst	0x73797300 ; undefined
 324:	73676572 	.inst	0x73676572 ; undefined
 328:	5f00682e 	.inst	0x5f00682e ; undefined
 32c:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 330:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 334:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 338:	6f697470 	uqshl	v16.2d, v3.2d, #41
 33c:	682f736e 	.inst	0x682f736e ; undefined
 340:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 344:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 348:	2f316c65 	.inst	0x2f316c65 ; undefined
 34c:	5f316c65 	.inst	0x5f316c65 ; undefined
 350:	5f727563 	sqshl	d3, d11, #50
 354:	5f307073 	.inst	0x5f307073 ; undefined
 358:	2e716966 	.inst	0x2e716966 ; undefined
 35c:	735f0063 	.inst	0x735f0063 ; undefined
 360:	612f6372 	.inst	0x612f6372 ; undefined
 364:	652f6d72 	.inst	0x652f6d72 ; undefined
 368:	70656378 	adr	x24, cafd7 <GPR_FRAME_SIZE+0xcaed7>
 36c:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 370:	61682f73 	.inst	0x61682f73 ; undefined
 374:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 378:	652f7372 	.inst	0x652f7372 ; undefined
 37c:	5f00316c 	.inst	0x5f00316c ; undefined
 380:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 384:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 388:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 38c:	6f697470 	uqshl	v16.2d, v3.2d, #41
 390:	682f736e 	.inst	0x682f736e ; undefined
 394:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 398:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 39c:	2f316c65 	.inst	0x2f316c65 ; undefined
 3a0:	5f316c65 	.inst	0x5f316c65 ; undefined
 3a4:	5f776f6c 	.inst	0x5f776f6c ; undefined
 3a8:	5f323361 	.inst	0x5f323361 ; undefined
 3ac:	72726573 	.inst	0x72726573 ; undefined
 3b0:	632e726f 	.inst	0x632e726f ; undefined
 3b4:	72735f00 	.inst	0x72735f00 ; undefined
 3b8:	72612f63 	.inst	0x72612f63 ; undefined
 3bc:	78652f6d 	.inst	0x78652f6d ; undefined
 3c0:	74706563 	.inst	0x74706563 ; undefined
 3c4:	736e6f69 	.inst	0x736e6f69 ; undefined
 3c8:	6e61682f 	fcvtxn2	v15.4s, v1.2d
 3cc:	72656c64 	.inst	0x72656c64 ; undefined
 3d0:	6c652f73 	ldnp	d19, d11, [x27, #-432]
 3d4:	6c652f31 	ldnp	d17, d11, [x25, #-432]
 3d8:	6f6c5f31 	.inst	0x6f6c5f31 ; undefined
 3dc:	33615f77 	.inst	0x33615f77 ; undefined
 3e0:	69665f32 	ldpsw	x18, x23, [x25, #-208]
 3e4:	00632e71 	.inst	0x00632e71 ; undefined
 3e8:	6372735f 	.inst	0x6372735f ; undefined
 3ec:	6d72612f 	ldp	d15, d24, [x9, #-224]
 3f0:	6378652f 	.inst	0x6378652f ; undefined
 3f4:	69747065 	ldpsw	x5, x28, [x3, #-96]
 3f8:	2f736e6f 	.inst	0x2f736e6f ; undefined
 3fc:	646e6168 	.inst	0x646e6168 ; undefined
 400:	7372656c 	.inst	0x7372656c ; undefined
 404:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 408:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 40c:	776f6c5f 	.inst	0x776f6c5f ; undefined
 410:	3436615f 	cbz	wzr, 6d038 <GPR_FRAME_SIZE+0x6cf38>
 414:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
 418:	00632e63 	.inst	0x00632e63 ; undefined
 41c:	6372735f 	.inst	0x6372735f ; undefined
 420:	6d72612f 	ldp	d15, d24, [x9, #-224]
 424:	6378652f 	.inst	0x6378652f ; undefined
 428:	69747065 	ldpsw	x5, x28, [x3, #-96]
 42c:	2f736e6f 	.inst	0x2f736e6f ; undefined
 430:	646e6168 	.inst	0x646e6168 ; undefined
 434:	7372656c 	.inst	0x7372656c ; undefined
 438:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 43c:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 440:	7275635f 	.inst	0x7275635f ; undefined
 444:	7870735f 	stuminlh	w16, [x26]
 448:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
 44c:	00632e63 	.inst	0x00632e63 ; undefined
 450:	6372735f 	.inst	0x6372735f ; undefined
 454:	6d72612f 	ldp	d15, d24, [x9, #-224]
 458:	6378652f 	.inst	0x6378652f ; undefined
 45c:	69747065 	ldpsw	x5, x28, [x3, #-96]
 460:	2f736e6f 	.inst	0x2f736e6f ; undefined
 464:	646e6168 	.inst	0x646e6168 ; undefined
 468:	7372656c 	.inst	0x7372656c ; undefined
 46c:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 470:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 474:	7275635f 	.inst	0x7275635f ; undefined
 478:	7870735f 	stuminlh	w16, [x26]
 47c:	7169665f 	cmp	w18, #0xa59, lsl #12
 480:	5f00632e 	.inst	0x5f00632e ; undefined
 484:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 488:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 48c:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 490:	6f697470 	uqshl	v16.2d, v3.2d, #41
 494:	682f736e 	.inst	0x682f736e ; undefined
 498:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 49c:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 4a0:	2f316c65 	.inst	0x2f316c65 ; undefined
 4a4:	5f316c65 	.inst	0x5f316c65 ; undefined
 4a8:	5f727563 	sqshl	d3, d11, #50
 4ac:	5f787073 	sqdmlsl	s19, h3, v8.h[3]
 4b0:	2e717269 	uabdl	v9.4s, v19.4h, v17.4h
 4b4:	735f0063 	.inst	0x735f0063 ; undefined
 4b8:	612f6372 	.inst	0x612f6372 ; undefined
 4bc:	652f6d72 	.inst	0x652f6d72 ; undefined
 4c0:	70656378 	adr	x24, cb12f <GPR_FRAME_SIZE+0xcb02f>
 4c4:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 4c8:	61682f73 	.inst	0x61682f73 ; undefined
 4cc:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 4d0:	652f7372 	.inst	0x652f7372 ; undefined
 4d4:	652f316c 	bfmls	z12.h, p4/m, z11.h, z15.h
 4d8:	635f316c 	.inst	0x635f316c ; undefined
 4dc:	735f7275 	.inst	0x735f7275 ; undefined
 4e0:	735f7870 	.inst	0x735f7870 ; undefined
 4e4:	6f727265 	fcmla	v5.8h, v19.8h, v18.h[1], #270
 4e8:	00632e72 	.inst	0x00632e72 ; undefined
 4ec:	6372735f 	.inst	0x6372735f ; undefined
 4f0:	6d72612f 	ldp	d15, d24, [x9, #-224]
 4f4:	6378652f 	.inst	0x6378652f ; undefined
 4f8:	69747065 	ldpsw	x5, x28, [x3, #-96]
 4fc:	2f736e6f 	.inst	0x2f736e6f ; undefined
 500:	646e6168 	.inst	0x646e6168 ; undefined
 504:	7372656c 	.inst	0x7372656c ; undefined
 508:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 50c:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 510:	776f6c5f 	.inst	0x776f6c5f ; undefined
 514:	3233615f 	orr	wsp, w10, #0xffffe03f
 518:	7172695f 	cmp	w10, #0xc9a, lsl #12
 51c:	5f00632e 	.inst	0x5f00632e ; undefined
 520:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 524:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 528:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 52c:	6f697470 	uqshl	v16.2d, v3.2d, #41
 530:	682f736e 	.inst	0x682f736e ; undefined
 534:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 538:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 53c:	2f316c65 	.inst	0x2f316c65 ; undefined
 540:	5f316c65 	.inst	0x5f316c65 ; undefined
 544:	5f776f6c 	.inst	0x5f776f6c ; undefined
 548:	5f343661 	.inst	0x5f343661 ; undefined
 54c:	2e716966 	.inst	0x2e716966 ; undefined
 550:	735f0063 	.inst	0x735f0063 ; undefined
 554:	612f6372 	.inst	0x612f6372 ; undefined
 558:	652f6d72 	.inst	0x652f6d72 ; undefined
 55c:	70656378 	adr	x24, cb1cb <GPR_FRAME_SIZE+0xcb0cb>
 560:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 564:	61682f73 	.inst	0x61682f73 ; undefined
 568:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 56c:	652f7372 	.inst	0x652f7372 ; undefined
 570:	652f316c 	bfmls	z12.h, p4/m, z11.h, z15.h
 574:	6c5f316c 	ldnp	d12, d12, [x11, #496]
 578:	615f776f 	.inst	0x615f776f ; undefined
 57c:	695f3436 	ldpsw	x22, x13, [x1, #248]
 580:	632e7172 	.inst	0x632e7172 ; undefined
 584:	72735f00 	.inst	0x72735f00 ; undefined
 588:	72612f63 	.inst	0x72612f63 ; undefined
 58c:	78652f6d 	.inst	0x78652f6d ; undefined
 590:	74706563 	.inst	0x74706563 ; undefined
 594:	736e6f69 	.inst	0x736e6f69 ; undefined
 598:	6e61682f 	fcvtxn2	v15.4s, v1.2d
 59c:	72656c64 	.inst	0x72656c64 ; undefined
 5a0:	6c652f73 	ldnp	d19, d11, [x27, #-432]
 5a4:	6c652f31 	ldnp	d17, d11, [x25, #-432]
 5a8:	75635f31 	.inst	0x75635f31 ; undefined
 5ac:	70735f72 	adr	x18, e719b <GPR_FRAME_SIZE+0xe709b>
 5b0:	79735f30 	ldrh	w16, [x25, #6574]
 5b4:	632e636e 	.inst	0x632e636e ; undefined
 5b8:	72735f00 	.inst	0x72735f00 ; undefined
 5bc:	72612f63 	.inst	0x72612f63 ; undefined
 5c0:	78652f6d 	.inst	0x78652f6d ; undefined
 5c4:	74706563 	.inst	0x74706563 ; undefined
 5c8:	736e6f69 	.inst	0x736e6f69 ; undefined
 5cc:	6e61682f 	fcvtxn2	v15.4s, v1.2d
 5d0:	72656c64 	.inst	0x72656c64 ; undefined
 5d4:	6c652f73 	ldnp	d19, d11, [x27, #-432]
 5d8:	6c652f31 	ldnp	d17, d11, [x25, #-432]
 5dc:	75635f31 	.inst	0x75635f31 ; undefined
 5e0:	70735f72 	adr	x18, e71cf <GPR_FRAME_SIZE+0xe70cf>
 5e4:	72695f30 	.inst	0x72695f30 ; undefined
 5e8:	00632e71 	.inst	0x00632e71 ; undefined
 5ec:	6372735f 	.inst	0x6372735f ; undefined
 5f0:	6d72612f 	ldp	d15, d24, [x9, #-224]
 5f4:	6378652f 	.inst	0x6378652f ; undefined
 5f8:	69747065 	ldpsw	x5, x28, [x3, #-96]
 5fc:	2f736e6f 	.inst	0x2f736e6f ; undefined
 600:	646e6168 	.inst	0x646e6168 ; undefined
 604:	7372656c 	.inst	0x7372656c ; undefined
 608:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 60c:	316c652f 	adds	w15, w9, #0xb19, lsl #12
 610:	776f6c5f 	.inst	0x776f6c5f ; undefined
 614:	3436615f 	cbz	wzr, 6d23c <GPR_FRAME_SIZE+0x6d13c>
 618:	7265735f 	.inst	0x7265735f ; undefined
 61c:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
 620:	735f0063 	.inst	0x735f0063 ; undefined
 624:	612f6372 	.inst	0x612f6372 ; undefined
 628:	652f6d72 	.inst	0x652f6d72 ; undefined
 62c:	70656378 	adr	x24, cb29b <GPR_FRAME_SIZE+0xcb19b>
 630:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 634:	61682f73 	.inst	0x61682f73 ; undefined
 638:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 63c:	652f7372 	.inst	0x652f7372 ; undefined
 640:	652f316c 	bfmls	z12.h, p4/m, z11.h, z15.h
 644:	6c5f316c 	ldnp	d12, d12, [x11, #496]
 648:	615f776f 	.inst	0x615f776f ; undefined
 64c:	735f3233 	.inst	0x735f3233 ; undefined
 650:	2e636e79 	umin	v25.4h, v19.4h, v3.4h
 654:	735f0063 	.inst	0x735f0063 ; undefined
 658:	612f6372 	.inst	0x612f6372 ; undefined
 65c:	652f6d72 	.inst	0x652f6d72 ; undefined
 660:	70656378 	adr	x24, cb2cf <GPR_FRAME_SIZE+0xcb1cf>
 664:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 668:	61682f73 	.inst	0x61682f73 ; undefined
 66c:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 670:	652f7372 	.inst	0x652f7372 ; undefined
 674:	652f316c 	bfmls	z12.h, p4/m, z11.h, z15.h
 678:	635f316c 	.inst	0x635f316c ; undefined
 67c:	735f7275 	.inst	0x735f7275 ; undefined
 680:	735f3070 	.inst	0x735f3070 ; undefined
 684:	6f727265 	fcmla	v5.8h, v19.8h, v18.h[1], #270
 688:	00632e72 	.inst	0x00632e72 ; undefined
 68c:	6372735f 	.inst	0x6372735f ; undefined
 690:	6d72612f 	ldp	d15, d24, [x9, #-224]
 694:	6378652f 	.inst	0x6378652f ; undefined
 698:	69747065 	ldpsw	x5, x28, [x3, #-96]
 69c:	2f736e6f 	.inst	0x2f736e6f ; undefined
 6a0:	646e6168 	.inst	0x646e6168 ; undefined
 6a4:	7372656c 	.inst	0x7372656c ; undefined
 6a8:	326c652f 	.inst	0x326c652f ; undefined
 6ac:	326c652f 	.inst	0x326c652f ; undefined
 6b0:	776f6c5f 	.inst	0x776f6c5f ; undefined
 6b4:	3233615f 	orr	wsp, w10, #0xffffe03f
 6b8:	7265735f 	.inst	0x7265735f ; undefined
 6bc:	2e726f72 	umin	v18.4h, v27.4h, v18.4h
 6c0:	735f0063 	.inst	0x735f0063 ; undefined
 6c4:	612f6372 	.inst	0x612f6372 ; undefined
 6c8:	652f6d72 	.inst	0x652f6d72 ; undefined
 6cc:	70656378 	adr	x24, cb33b <GPR_FRAME_SIZE+0xcb23b>
 6d0:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 6d4:	61682f73 	.inst	0x61682f73 ; undefined
 6d8:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 6dc:	652f7372 	.inst	0x652f7372 ; undefined
 6e0:	5f00326c 	.inst	0x5f00326c ; undefined
 6e4:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 6e8:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 6ec:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 6f0:	6f697470 	uqshl	v16.2d, v3.2d, #41
 6f4:	682f736e 	.inst	0x682f736e ; undefined
 6f8:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 6fc:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 700:	2f326c65 	.inst	0x2f326c65 ; undefined
 704:	5f326c65 	.inst	0x5f326c65 ; undefined
 708:	5f727563 	sqshl	d3, d11, #50
 70c:	5f787073 	sqdmlsl	s19, h3, v8.h[3]
 710:	72726573 	.inst	0x72726573 ; undefined
 714:	632e726f 	.inst	0x632e726f ; undefined
 718:	72735f00 	.inst	0x72735f00 ; undefined
 71c:	72612f63 	.inst	0x72612f63 ; undefined
 720:	78652f6d 	.inst	0x78652f6d ; undefined
 724:	74706563 	.inst	0x74706563 ; undefined
 728:	736e6f69 	.inst	0x736e6f69 ; undefined
 72c:	6e61682f 	fcvtxn2	v15.4s, v1.2d
 730:	72656c64 	.inst	0x72656c64 ; undefined
 734:	6c652f73 	ldnp	d19, d11, [x27, #-432]
 738:	6c652f32 	ldnp	d18, d11, [x25, #-432]
 73c:	6f6c5f32 	.inst	0x6f6c5f32 ; undefined
 740:	36615f77 	tbz	w23, #12, 332c <GPR_FRAME_SIZE+0x322c>
 744:	65735f34 	fnmla	z20.h, p7/m, z25.h, z19.h
 748:	726f7272 	.inst	0x726f7272 ; undefined
 74c:	5f00632e 	.inst	0x5f00632e ; undefined
 750:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 754:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 758:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 75c:	6f697470 	uqshl	v16.2d, v3.2d, #41
 760:	682f736e 	.inst	0x682f736e ; undefined
 764:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 768:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 76c:	2f326c65 	.inst	0x2f326c65 ; undefined
 770:	5f326c65 	.inst	0x5f326c65 ; undefined
 774:	5f776f6c 	.inst	0x5f776f6c ; undefined
 778:	5f343661 	.inst	0x5f343661 ; undefined
 77c:	636e7973 	.inst	0x636e7973 ; undefined
 780:	5f00632e 	.inst	0x5f00632e ; undefined
 784:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 788:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 78c:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 790:	6f697470 	uqshl	v16.2d, v3.2d, #41
 794:	682f736e 	.inst	0x682f736e ; undefined
 798:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 79c:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 7a0:	2f326c65 	.inst	0x2f326c65 ; undefined
 7a4:	5f326c65 	.inst	0x5f326c65 ; undefined
 7a8:	5f727563 	sqshl	d3, d11, #50
 7ac:	5f307073 	.inst	0x5f307073 ; undefined
 7b0:	2e717269 	uabdl	v9.4s, v19.4h, v17.4h
 7b4:	735f0063 	.inst	0x735f0063 ; undefined
 7b8:	612f6372 	.inst	0x612f6372 ; undefined
 7bc:	652f6d72 	.inst	0x652f6d72 ; undefined
 7c0:	70656378 	adr	x24, cb42f <GPR_FRAME_SIZE+0xcb32f>
 7c4:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 7c8:	61682f73 	.inst	0x61682f73 ; undefined
 7cc:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 7d0:	652f7372 	.inst	0x652f7372 ; undefined
 7d4:	652f326c 	bfmls	z12.h, p4/m, z19.h, z15.h
 7d8:	635f326c 	.inst	0x635f326c ; undefined
 7dc:	735f7275 	.inst	0x735f7275 ; undefined
 7e0:	735f3070 	.inst	0x735f3070 ; undefined
 7e4:	6f727265 	fcmla	v5.8h, v19.8h, v18.h[1], #270
 7e8:	00632e72 	.inst	0x00632e72 ; undefined
 7ec:	6372735f 	.inst	0x6372735f ; undefined
 7f0:	6d72612f 	ldp	d15, d24, [x9, #-224]
 7f4:	6378652f 	.inst	0x6378652f ; undefined
 7f8:	69747065 	ldpsw	x5, x28, [x3, #-96]
 7fc:	2f736e6f 	.inst	0x2f736e6f ; undefined
 800:	646e6168 	.inst	0x646e6168 ; undefined
 804:	7372656c 	.inst	0x7372656c ; undefined
 808:	326c652f 	.inst	0x326c652f ; undefined
 80c:	326c652f 	.inst	0x326c652f ; undefined
 810:	776f6c5f 	.inst	0x776f6c5f ; undefined
 814:	3436615f 	cbz	wzr, 6d43c <GPR_FRAME_SIZE+0x6d33c>
 818:	7172695f 	cmp	w10, #0xc9a, lsl #12
 81c:	5f00632e 	.inst	0x5f00632e ; undefined
 820:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 824:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 828:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 82c:	6f697470 	uqshl	v16.2d, v3.2d, #41
 830:	682f736e 	.inst	0x682f736e ; undefined
 834:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 838:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 83c:	2f326c65 	.inst	0x2f326c65 ; undefined
 840:	5f326c65 	.inst	0x5f326c65 ; undefined
 844:	5f776f6c 	.inst	0x5f776f6c ; undefined
 848:	5f343661 	.inst	0x5f343661 ; undefined
 84c:	2e716966 	.inst	0x2e716966 ; undefined
 850:	735f0063 	.inst	0x735f0063 ; undefined
 854:	612f6372 	.inst	0x612f6372 ; undefined
 858:	652f6d72 	.inst	0x652f6d72 ; undefined
 85c:	70656378 	adr	x24, cb4cb <GPR_FRAME_SIZE+0xcb3cb>
 860:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 864:	61682f73 	.inst	0x61682f73 ; undefined
 868:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 86c:	652f7372 	.inst	0x652f7372 ; undefined
 870:	652f326c 	bfmls	z12.h, p4/m, z19.h, z15.h
 874:	635f326c 	.inst	0x635f326c ; undefined
 878:	735f7275 	.inst	0x735f7275 ; undefined
 87c:	665f7870 	.inst	0x665f7870 ; undefined
 880:	632e7169 	.inst	0x632e7169 ; undefined
 884:	72735f00 	.inst	0x72735f00 ; undefined
 888:	72612f63 	.inst	0x72612f63 ; undefined
 88c:	78652f6d 	.inst	0x78652f6d ; undefined
 890:	74706563 	.inst	0x74706563 ; undefined
 894:	736e6f69 	.inst	0x736e6f69 ; undefined
 898:	6e61682f 	fcvtxn2	v15.4s, v1.2d
 89c:	72656c64 	.inst	0x72656c64 ; undefined
 8a0:	6c652f73 	ldnp	d19, d11, [x27, #-432]
 8a4:	6c652f32 	ldnp	d18, d11, [x25, #-432]
 8a8:	6f6c5f32 	.inst	0x6f6c5f32 ; undefined
 8ac:	33615f77 	.inst	0x33615f77 ; undefined
 8b0:	72695f32 	.inst	0x72695f32 ; undefined
 8b4:	00632e71 	.inst	0x00632e71 ; undefined
 8b8:	6372735f 	.inst	0x6372735f ; undefined
 8bc:	6d72612f 	ldp	d15, d24, [x9, #-224]
 8c0:	6378652f 	.inst	0x6378652f ; undefined
 8c4:	69747065 	ldpsw	x5, x28, [x3, #-96]
 8c8:	2f736e6f 	.inst	0x2f736e6f ; undefined
 8cc:	646e6168 	.inst	0x646e6168 ; undefined
 8d0:	7372656c 	.inst	0x7372656c ; undefined
 8d4:	326c652f 	.inst	0x326c652f ; undefined
 8d8:	326c652f 	.inst	0x326c652f ; undefined
 8dc:	7275635f 	.inst	0x7275635f ; undefined
 8e0:	3070735f 	adr	xzr, e1749 <GPR_FRAME_SIZE+0xe1649>
 8e4:	7169665f 	cmp	w18, #0xa59, lsl #12
 8e8:	5f00632e 	.inst	0x5f00632e ; undefined
 8ec:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 8f0:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
 8f4:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
 8f8:	6f697470 	uqshl	v16.2d, v3.2d, #41
 8fc:	682f736e 	.inst	0x682f736e ; undefined
 900:	6c646e61 	ldnp	d1, d27, [x19, #-448]
 904:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 908:	2f326c65 	.inst	0x2f326c65 ; undefined
 90c:	5f326c65 	.inst	0x5f326c65 ; undefined
 910:	5f776f6c 	.inst	0x5f776f6c ; undefined
 914:	5f323361 	.inst	0x5f323361 ; undefined
 918:	2e716966 	.inst	0x2e716966 ; undefined
 91c:	735f0063 	.inst	0x735f0063 ; undefined
 920:	612f6372 	.inst	0x612f6372 ; undefined
 924:	652f6d72 	.inst	0x652f6d72 ; undefined
 928:	70656378 	adr	x24, cb597 <GPR_FRAME_SIZE+0xcb497>
 92c:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 930:	61682f73 	.inst	0x61682f73 ; undefined
 934:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 938:	652f7372 	.inst	0x652f7372 ; undefined
 93c:	652f326c 	bfmls	z12.h, p4/m, z19.h, z15.h
 940:	635f326c 	.inst	0x635f326c ; undefined
 944:	735f7275 	.inst	0x735f7275 ; undefined
 948:	735f7870 	.inst	0x735f7870 ; undefined
 94c:	2e636e79 	umin	v25.4h, v19.4h, v3.4h
 950:	735f0063 	.inst	0x735f0063 ; undefined
 954:	612f6372 	.inst	0x612f6372 ; undefined
 958:	652f6d72 	.inst	0x652f6d72 ; undefined
 95c:	70656378 	adr	x24, cb5cb <GPR_FRAME_SIZE+0xcb4cb>
 960:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 964:	61682f73 	.inst	0x61682f73 ; undefined
 968:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 96c:	652f7372 	.inst	0x652f7372 ; undefined
 970:	652f326c 	bfmls	z12.h, p4/m, z19.h, z15.h
 974:	6c5f326c 	ldnp	d12, d12, [x19, #496]
 978:	615f776f 	.inst	0x615f776f ; undefined
 97c:	735f3233 	.inst	0x735f3233 ; undefined
 980:	2e636e79 	umin	v25.4h, v19.4h, v3.4h
 984:	735f0063 	.inst	0x735f0063 ; undefined
 988:	612f6372 	.inst	0x612f6372 ; undefined
 98c:	652f6d72 	.inst	0x652f6d72 ; undefined
 990:	70656378 	adr	x24, cb5ff <GPR_FRAME_SIZE+0xcb4ff>
 994:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 998:	61682f73 	.inst	0x61682f73 ; undefined
 99c:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 9a0:	652f7372 	.inst	0x652f7372 ; undefined
 9a4:	652f326c 	bfmls	z12.h, p4/m, z19.h, z15.h
 9a8:	635f326c 	.inst	0x635f326c ; undefined
 9ac:	735f7275 	.inst	0x735f7275 ; undefined
 9b0:	735f3070 	.inst	0x735f3070 ; undefined
 9b4:	2e636e79 	umin	v25.4h, v19.4h, v3.4h
 9b8:	735f0063 	.inst	0x735f0063 ; undefined
 9bc:	612f6372 	.inst	0x612f6372 ; undefined
 9c0:	652f6d72 	.inst	0x652f6d72 ; undefined
 9c4:	70656378 	adr	x24, cb633 <GPR_FRAME_SIZE+0xcb533>
 9c8:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 9cc:	61682f73 	.inst	0x61682f73 ; undefined
 9d0:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
 9d4:	652f7372 	.inst	0x652f7372 ; undefined
 9d8:	652f326c 	bfmls	z12.h, p4/m, z19.h, z15.h
 9dc:	635f326c 	.inst	0x635f326c ; undefined
 9e0:	735f7275 	.inst	0x735f7275 ; undefined
 9e4:	695f7870 	ldpsw	x16, x30, [x3, #248]
 9e8:	632e7172 	.inst	0x632e7172 ; undefined
 9ec:	72735f00 	.inst	0x72735f00 ; undefined
 9f0:	72612f63 	.inst	0x72612f63 ; undefined
 9f4:	78652f6d 	.inst	0x78652f6d ; undefined
 9f8:	74706563 	.inst	0x74706563 ; undefined
 9fc:	736e6f69 	.inst	0x736e6f69 ; undefined
 a00:	6378652f 	.inst	0x6378652f ; undefined
 a04:	69747065 	ldpsw	x5, x28, [x3, #-96]
 a08:	2e736e6f 	umin	v15.4h, v19.4h, v19.4h
 a0c:	735f0063 	.inst	0x735f0063 ; undefined
 a10:	6c2f6372 	stnp	d18, d24, [x27, #-272]
 a14:	732f6269 	.inst	0x732f6269 ; undefined
 a18:	6e697274 	uabdl2	v20.4s, v19.8h, v9.8h
 a1c:	00632e67 	.inst	0x00632e67 ; undefined
 a20:	6372735f 	.inst	0x6372735f ; undefined
 a24:	62696c2f 	.inst	0x62696c2f ; undefined
 a28:	72735f00 	.inst	0x72735f00 ; undefined
 a2c:	696c2f63 	ldpsw	x3, x11, [x27, #-160]
 a30:	656d2f62 	fmls	z2.h, p3/m, z27.h, z13.h
 a34:	7970636d 	ldrh	w13, [x27, #6192]
 a38:	6d656d2f 	ldp	d15, d27, [x9, #-432]
 a3c:	2e797063 	uabdl	v3.4s, v3.4h, v25.4h
 a40:	74730063 	.inst	0x74730063 ; undefined
 a44:	676e6972 	.inst	0x676e6972 ; undefined
 a48:	6d00682e 	stp	d14, d26, [x1]
 a4c:	70636d65 	adr	x5, c77fb <GPR_FRAME_SIZE+0xc76fb>
 a50:	00682e79 	.inst	0x00682e79 ; undefined
 a54:	6372735f 	.inst	0x6372735f ; undefined
 a58:	6f6f622f 	umlsl2	v15.4s, v17.8h, v15.h[2]
 a5c:	61702f74 	.inst	0x61702f74 ; undefined
 a60:	2f63696e 	umlsl	v14.4s, v11.4h, v3.h[6]
 a64:	696e6170 	ldpsw	x16, x24, [x11, #-144]
 a68:	00632e63 	.inst	0x00632e63 ; undefined
 a6c:	6372735f 	.inst	0x6372735f ; undefined
 a70:	6972642f 	ldpsw	x15, x25, [x1, #-112]
 a74:	73726576 	.inst	0x73726576 ; undefined
 a78:	746e692f 	.inst	0x746e692f ; undefined
 a7c:	75727265 	.inst	0x75727265 ; undefined
 a80:	2f737470 	.inst	0x2f737470 ; undefined
 a84:	76636967 	.inst	0x76636967 ; undefined
 a88:	69672f33 	ldpsw	x19, x11, [x25, #-200]
 a8c:	2e337663 	uabd	v3.8b, v19.8b, v19.8b
 a90:	695f0063 	ldpsw	x3, x0, [x3, #248]
 a94:	756c636e 	.inst	0x756c636e ; undefined
 a98:	642f6564 	.inst	0x642f6564 ; undefined
 a9c:	65766972 	fnmls	z18.h, p2/m, z11.h, z22.h
 aa0:	692f7372 	stgp	x18, x28, [x27, #-544]
 aa4:	7265746e 	.inst	0x7265746e ; undefined
 aa8:	74707572 	.inst	0x74707572 ; undefined
 aac:	69672f73 	ldpsw	x19, x11, [x27, #-200]
 ab0:	2f337663 	uqshl	v3.2s, v19.2s, #19
 ab4:	76636967 	.inst	0x76636967 ; undefined
 ab8:	61725f33 	.inst	0x61725f33 ; undefined
 abc:	695f0077 	ldpsw	x23, x0, [x3, #248]
 ac0:	756c636e 	.inst	0x756c636e ; undefined
 ac4:	6c2f6564 	stnp	d4, d25, [x11, #-272]
 ac8:	6d2f6269 	stp	d9, d24, [x19, #-272]
 acc:	006f696d 	.inst	0x006f696d ; undefined
 ad0:	64636967 	.inst	0x64636967 ; undefined
 ad4:	6c74635f 	ldnp	d31, d24, [x26, #-192]
 ad8:	00682e72 	.inst	0x00682e72 ; undefined
 adc:	64636967 	.inst	0x64636967 ; undefined
 ae0:	7267695f 	.inst	0x7267695f ; undefined
 ae4:	7270756f 	.inst	0x7270756f ; undefined
 ae8:	6700682e 	.inst	0x6700682e ; undefined
 aec:	5f646369 	.inst	0x5f646369 ; undefined
 af0:	65707974 	fnmls	z20.h, p6/m, z11.h, z16.h
 af4:	00682e72 	.inst	0x00682e72 ; undefined
 af8:	64636967 	.inst	0x64636967 ; undefined
 afc:	6663695f 	.inst	0x6663695f ; undefined
 b00:	682e7267 	.inst	0x682e7267 ; undefined
 b04:	63696700 	.inst	0x63696700 ; undefined
 b08:	70695f64 	adr	x4, d36f7 <GPR_FRAME_SIZE+0xd35f7>
 b0c:	726f6972 	.inst	0x726f6972 ; undefined
 b10:	72797469 	.inst	0x72797469 ; undefined
 b14:	6700682e 	.inst	0x6700682e ; undefined
 b18:	5f646369 	.inst	0x5f646369 ; undefined
 b1c:	756f7269 	.inst	0x756f7269 ; undefined
 b20:	2e726574 	umax	v20.4h, v11.4h, v18.4h
 b24:	69670068 	ldpsw	x8, x0, [x3, #-200]
 b28:	695f6463 	ldpsw	x3, x25, [x3, #248]
 b2c:	616e6573 	.inst	0x616e6573 ; undefined
 b30:	72656c62 	.inst	0x72656c62 ; undefined
 b34:	6700682e 	.inst	0x6700682e ; undefined
 b38:	5f726369 	.inst	0x5f726369 ; undefined
 b3c:	656b6177 	fnmls	z23.h, p0/m, z11.h, z11.h
 b40:	00682e72 	.inst	0x00682e72 ; undefined
 b44:	6f696d6d 	.inst	0x6f696d6d ; undefined
 b48:	6765725f 	.inst	0x6765725f ; undefined
 b4c:	00682e73 	.inst	0x00682e73 ; undefined
 b50:	6372735f 	.inst	0x6372735f ; undefined
 b54:	6972642f 	ldpsw	x15, x25, [x1, #-112]
 b58:	73726576 	.inst	0x73726576 ; undefined
 b5c:	746e692f 	.inst	0x746e692f ; undefined
 b60:	75727265 	.inst	0x75727265 ; undefined
 b64:	2f737470 	.inst	0x2f737470 ; undefined
 b68:	2e717269 	uabdl	v9.4s, v19.4h, v17.4h
 b6c:	735f0063 	.inst	0x735f0063 ; undefined
 b70:	642f6372 	.inst	0x642f6372 ; undefined
 b74:	65766972 	fnmls	z18.h, p2/m, z11.h, z22.h
 b78:	752f7372 	.inst	0x752f7372 ; undefined
 b7c:	2f747261 	fcmla	v1.4h, v19.4h, v20.h[1], #270
 b80:	74726175 	.inst	0x74726175 ; undefined
 b84:	5f00632e 	.inst	0x5f00632e ; undefined
 b88:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
 b8c:	76697264 	.inst	0x76697264 ; undefined
 b90:	2f737265 	fcmla	v5.4h, v19.4h, v19.h[1], #270
 b94:	74726175 	.inst	0x74726175 ; undefined
 b98:	6e695f00 	uqrshl	v0.8h, v24.8h, v9.8h
 b9c:	64756c63 	.inst	0x64756c63 ; undefined
 ba0:	72642f65 	.inst	0x72642f65 ; undefined
 ba4:	72657669 	.inst	0x72657669 ; undefined
 ba8:	61752f73 	.inst	0x61752f73 ; undefined
 bac:	722f7472 	ands	w18, w3, #0xfffe7fff
 bb0:	75007761 	.inst	0x75007761 ; undefined
 bb4:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 bb8:	72696275 	.inst	0x72696275 ; undefined
 bbc:	7500682e 	.inst	0x7500682e ; undefined
 bc0:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 bc4:	726d6275 	.inst	0x726d6275 ; undefined
 bc8:	7500682e 	.inst	0x7500682e ; undefined
 bcc:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 bd0:	31726375 	adds	w21, w27, #0xc98, lsl #12
 bd4:	7500682e 	.inst	0x7500682e ; undefined
 bd8:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 bdc:	32726375 	.inst	0x32726375 ; undefined
 be0:	7500682e 	.inst	0x7500682e ; undefined
 be4:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 be8:	33726375 	.inst	0x33726375 ; undefined
 bec:	7500682e 	.inst	0x7500682e ; undefined
 bf0:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 bf4:	34726375 	cbz	w21, e5860 <GPR_FRAME_SIZE+0xe5760>
 bf8:	7500682e 	.inst	0x7500682e ; undefined
 bfc:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 c00:	72636675 	.inst	0x72636675 ; undefined
 c04:	7500682e 	.inst	0x7500682e ; undefined
 c08:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 c0c:	72636d75 	.inst	0x72636d75 ; undefined
 c10:	7500682e 	.inst	0x7500682e ; undefined
 c14:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 c18:	64787275 	.inst	0x64787275 ; undefined
 c1c:	7500682e 	.inst	0x7500682e ; undefined
 c20:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 c24:	31727375 	adds	w21, w27, #0xc9c, lsl #12
 c28:	7500682e 	.inst	0x7500682e ; undefined
 c2c:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 c30:	32727375 	.inst	0x32727375 ; undefined
 c34:	7500682e 	.inst	0x7500682e ; undefined
 c38:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
 c3c:	2e737475 	uabd	v21.4h, v3.4h, v19.4h
 c40:	61750068 	.inst	0x61750068 ; undefined
 c44:	755f7472 	.inst	0x755f7472 ; undefined
 c48:	2e647874 	.inst	0x2e647874 ; undefined
 c4c:	Address 0xc4c is out of bounds.


Disassembly of section .debug_info:

0000000000000000 <.debug_info>:
       0:	00000024 	udf	#36
       4:	08010005 	stxrb	w1, w5, [x0]
       8:	00000000 	udf	#0
       c:	00000001 	udf	#1
      10:	00004000 	udf	#16384
      14:	00000040 	udf	#64
      18:	00004000 	udf	#16384
      1c:	00170000 	.inst	0x00170000 ; undefined
      20:	00420000 	.inst	0x00420000 ; undefined
      24:	80010000 	.inst	0x80010000 ; undefined
      28:	00000024 	udf	#36
      2c:	08010005 	stxrb	w1, w5, [x0]
      30:	00000014 	udf	#20
      34:	00005a01 	udf	#23041
      38:	00008000 	udf	#32768
      3c:	00000040 	udf	#64
      40:	00503c00 	.inst	0x00503c00 ; undefined
      44:	00170000 	.inst	0x00170000 ; undefined
      48:	00420000 	.inst	0x00420000 ; undefined
      4c:	80010000 	.inst	0x80010000 ; undefined
      50:	00000024 	udf	#36
      54:	08010005 	stxrb	w1, w5, [x0]
      58:	00000028 	udf	#40
      5c:	0000b301 	udf	#45825
      60:	0000bc00 	udf	#48128
      64:	00000040 	udf	#64
      68:	00683c00 	.inst	0x00683c00 ; undefined
      6c:	00170000 	.inst	0x00170000 ; undefined
      70:	00420000 	.inst	0x00420000 ; undefined
      74:	80010000 	.inst	0x80010000 ; undefined
      78:	00000024 	udf	#36
      7c:	08010005 	stxrb	w1, w5, [x0]
      80:	0000003c 	udf	#60
      84:	00010c01 	.inst	0x00010c01 ; undefined
      88:	0000f800 	udf	#63488
      8c:	00000040 	udf	#64
      90:	00807400 	.inst	0x00807400 ; undefined
      94:	00170000 	.inst	0x00170000 ; undefined
      98:	00420000 	.inst	0x00420000 ; undefined
      9c:	80010000 	.inst	0x80010000 ; undefined
      a0:	0000001f 	udf	#31
      a4:	08010005 	stxrb	w1, w5, [x0]
      a8:	00000050 	udf	#80
      ac:	00017301 	.inst	0x00017301 ; undefined
      b0:	00000c00 	udf	#3072
      b4:	00009300 	udf	#37632
      b8:	00001700 	udf	#5888
      bc:	00004200 	udf	#16896
      c0:	24800100 	cmphs	p0.s, p0/z, z8.s, z0.s
      c4:	05000000 	orr	z0.s, z0.s, #0x1
      c8:	62080100 	.inst	0x62080100 ; undefined
      cc:	01000000 	.inst	0x01000000 ; undefined
      d0:	00000226 	udf	#550
      d4:	40001900 	.inst	0x40001900 ; undefined
      d8:	00000000 	udf	#0
      dc:	0000b568 	udf	#46440
      e0:	00001700 	udf	#5888
      e4:	00004200 	udf	#16896
      e8:	1f800100 	.inst	0x1f800100 ; undefined
      ec:	05000000 	orr	z0.s, z0.s, #0x1
      f0:	76080100 	.inst	0x76080100 ; undefined
      f4:	01000000 	.inst	0x01000000 ; undefined
      f8:	0000028a 	udf	#650
      fc:	0000002f 	udf	#47
     100:	000000d6 	udf	#214
     104:	00000017 	udf	#23
     108:	00000042 	udf	#66
     10c:	00258001 	.inst	0x00258001 ; NYI
     110:	00050000 	.inst	0x00050000 ; undefined
     114:	00880801 	.inst	0x00880801 ; undefined
     118:	3d010000 	str	b0, [x0, #64]
     11c:	00000003 	udf	#3
     120:	00400031 	.inst	0x00400031 ; undefined
     124:	d0000000 	adrp	x0, 2000 <GPR_FRAME_SIZE+0x1f00>
     128:	0000f804 	udf	#63492
     12c:	00001700 	udf	#5888
     130:	00004200 	udf	#16896
     134:	24800100 	cmphs	p0.s, p0/z, z8.s, z0.s
     138:	05000000 	orr	z0.s, z0.s, #0x1
     13c:	9c080100 	ldr	q0, 1015c <GPR_FRAME_SIZE+0x1005c>
     140:	01000000 	.inst	0x01000000 ; undefined
     144:	00000411 	udf	#1041
     148:	40003350 	.inst	0x40003350 ; undefined
     14c:	00000000 	udf	#0
     150:	00011158 	.inst	0x00011158 ; undefined
     154:	00001700 	udf	#5888
     158:	00004200 	udf	#16896
     15c:	24800100 	cmphs	p0.s, p0/z, z8.s, z0.s
     160:	05000000 	orr	z0.s, z0.s, #0x1
     164:	b0080100 	adrp	x0, 10021000 <GPR_FRAME_SIZE+0x10020f00>
     168:	01000000 	.inst	0x01000000 ; undefined
     16c:	0000046c 	udf	#1132
     170:	40000000 	.inst	0x40000000 ; undefined
     174:	00000000 	udf	#0
     178:	00012740 	.inst	0x00012740 ; undefined
     17c:	00001700 	udf	#5888
     180:	00004200 	udf	#16896
     184:	25800100 	cmpge	p0.s, p0/z, z8.s, #0
     188:	05000000 	orr	z0.s, z0.s, #0x1
     18c:	c4080100 	ld1sb	{z0.d}, p0/z, [x8, z8.d, uxtw]
     190:	01000000 	.inst	0x01000000 ; undefined
     194:	000004c4 	udf	#1220
     198:	400033b0 	.inst	0x400033b0 ; undefined
     19c:	00000000 	udf	#0
     1a0:	013801c0 	.inst	0x013801c0 ; undefined
     1a4:	00170000 	.inst	0x00170000 ; undefined
     1a8:	00420000 	.inst	0x00420000 ; undefined
     1ac:	80010000 	.inst	0x80010000 ; undefined
     1b0:	00000024 	udf	#36
     1b4:	08010005 	stxrb	w1, w5, [x0]
     1b8:	000000d8 	udf	#216
     1bc:	00053201 	.inst	0x00053201 ; undefined
     1c0:	00347000 	.inst	0x00347000 ; NYI
     1c4:	00000040 	udf	#64
     1c8:	01486800 	.inst	0x01486800 ; undefined
     1cc:	00170000 	.inst	0x00170000 ; undefined
     1d0:	00420000 	.inst	0x00420000 ; undefined
     1d4:	80010000 	.inst	0x80010000 ; undefined
     1d8:	00000024 	udf	#36
     1dc:	08010005 	stxrb	w1, w5, [x0]
     1e0:	000000ec 	udf	#236
     1e4:	00059301 	.inst	0x00059301 ; undefined
     1e8:	0034e000 	.inst	0x0034e000 ; NYI
     1ec:	00000040 	udf	#64
     1f0:	01603400 	.inst	0x01603400 ; undefined
     1f4:	00170000 	.inst	0x00170000 ; undefined
     1f8:	00420000 	.inst	0x00420000 ; undefined
     1fc:	80010000 	.inst	0x80010000 ; undefined
     200:	000002de 	udf	#734
     204:	08010005 	stxrb	w1, w5, [x0]
     208:	00000100 	udf	#256
     20c:	0002130d 	.inst	0x0002130d ; undefined
     210:	01241d00 	.inst	0x01241d00 ; undefined
     214:	00000000 	udf	#0
     218:	35140000 	cbnz	w0, 28218 <GPR_FRAME_SIZE+0x28118>
     21c:	00004000 	udf	#16384
     220:	00a80000 	.inst	0x00a80000 ; undefined
     224:	00000000 	udf	#0
     228:	05ea0000 	.inst	0x05ea0000 ; undefined
     22c:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
     230:	00031a07 	.inst	0x00031a07 ; undefined
     234:	06010100 	.inst	0x06010100 ; undefined
     238:	0000029a 	udf	#666
     23c:	0002b402 	.inst	0x0002b402 ; undefined
     240:	171f0200 	b	fffffffffc7c0a40 <__stack_el0_top+0xffffffffbacb4a40>
     244:	00000048 	udf	#72
     248:	98080101 	ldrsw	x1, 10268 <GPR_FRAME_SIZE+0x10168>
     24c:	01000002 	.inst	0x01000002 ; undefined
     250:	03bb0502 	.inst	0x03bb0502 ; undefined
     254:	02010000 	.inst	0x02010000 ; undefined
     258:	0001de07 	.inst	0x0001de07 ; undefined
     25c:	05040e00 	.inst	0x05040e00 ; undefined
     260:	00746e69 	.inst	0x00746e69 ; undefined
     264:	0002e802 	.inst	0x0002e802 ; undefined
     268:	16250200 	b	fffffffff8940a68 <__stack_el0_top+0xffffffffb6e34a68>
     26c:	0000002e 	udf	#46
     270:	79050801 	strh	w1, [x0, #644]
     274:	01000003 	.inst	0x01000003 ; undefined
     278:	03100708 	.inst	0x03100708 ; undefined
     27c:	08010000 	stxrb	w1, w0, [x0]
     280:	00037e05 	.inst	0x00037e05 ; undefined
     284:	01cc0200 	.inst	0x01cc0200 ; undefined
     288:	34020000 	cbz	w0, 4288 <GPR_FRAME_SIZE+0x4188>
     28c:	00009117 	udf	#37143
     290:	07080100 	.inst	0x07080100 ; undefined
     294:	00000315 	udf	#789
     298:	00019c02 	.inst	0x00019c02 ; undefined
     29c:	17350200 	b	fffffffffcd40a9c <__stack_el0_top+0xffffffffbb234a9c>
     2a0:	00000091 	udf	#145
     2a4:	06030405 	.inst	0x06030405 ; undefined
     2a8:	000000e1 	udf	#225
     2ac:	71696606 	subs	w6, w16, #0xa59, lsl #12
     2b0:	07070300 	.inst	0x07070300 ; undefined
     2b4:	000000e1 	udf	#225
     2b8:	72690600 	.inst	0x72690600 ; undefined
     2bc:	08030071 	stxrb	w3, w17, [x3]
     2c0:	0000e107 	udf	#57607
     2c4:	91030100 	add	x0, x8, #0xc0
     2c8:	03000002 	.inst	0x03000002 ; undefined
     2cc:	00e10709 	.inst	0x00e10709 ; undefined
     2d0:	03020000 	.inst	0x03020000 ; undefined
     2d4:	00000200 	udf	#512
     2d8:	e1070a03 	.inst	0xe1070a03 ; undefined
     2dc:	03000000 	.inst	0x03000000 ; undefined
     2e0:	02010100 	.inst	0x02010100 ; undefined
     2e4:	00000412 	udf	#1042
     2e8:	0002fb02 	.inst	0x0002fb02 ; undefined
     2ec:	030b0300 	.inst	0x030b0300 ; undefined
     2f0:	000000a4 	udf	#164
     2f4:	00002e0a 	udf	#11786
     2f8:	18120400 	ldr	w0, 24378 <GPR_FRAME_SIZE+0x24278>
     2fc:	04000001 	add	z1.b, p0/m, z1.b, z0.b
     300:	000002d1 	udf	#721
     304:	03a40400 	.inst	0x03a40400 ; undefined
     308:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
     30c:	000003f8 	udf	#1016
     310:	03610402 	.inst	0x03610402 ; undefined
     314:	00030000 	.inst	0x00030000 ; undefined
     318:	00020602 	.inst	0x00020602 ; undefined
     31c:	03170400 	.inst	0x03170400 ; undefined
     320:	000000f4 	udf	#244
     324:	19041005 	stlurb	w5, [x0, #65]
     328:	00000154 	udf	#340
     32c:	00028c03 	.inst	0x00028c03 ; undefined
     330:	081a0400 	stxrb	w26, w0, [x0]
     334:	00000154 	udf	#340
     338:	032c0300 	.inst	0x032c0300 ; undefined
     33c:	1b040000 	madd	w0, w0, w4, w0
     340:	00006409 	udf	#25609
     344:	63060800 	.inst	0x63060800 ; undefined
     348:	04006c6f 	mls	z15.b, p3/m, z3.b, z0.b
     34c:	0064091c 	.inst	0x0064091c ; undefined
     350:	000c0000 	.inst	0x000c0000 ; undefined
     354:	00015907 	.inst	0x00015907 ; undefined
     358:	08010100 	stxrb	w1, w0, [x8]
     35c:	000002a1 	udf	#673
     360:	0001a302 	.inst	0x0001a302 ; undefined
     364:	031d0400 	.inst	0x031d0400 ; undefined
     368:	00000124 	udf	#292
     36c:	1f042005 	fmadd	s5, s0, s4, s8
     370:	0000019c 	udf	#412
     374:	00019403 	.inst	0x00019403 ; undefined
     378:	08200400 	.inst	0x08200400 ; undefined
     37c:	00000154 	udf	#340
     380:	01a90300 	.inst	0x01a90300 ; undefined
     384:	21040000 	.inst	0x21040000 ; undefined
     388:	00016011 	.inst	0x00016011 ; undefined
     38c:	06030800 	.inst	0x06030800 ; undefined
     390:	04000002 	add	z2.b, p0/m, z2.b, z0.b
     394:	01180f22 	.inst	0x01180f22 ; undefined
     398:	00180000 	.inst	0x00180000 ; undefined
     39c:	00039902 	.inst	0x00039902 ; undefined
     3a0:	03230400 	.inst	0x03230400 ; undefined
     3a4:	0000016c 	udf	#364
     3a8:	05050405 	.inst	0x05050405 ; undefined
     3ac:	000001e5 	udf	#485
     3b0:	00033103 	.inst	0x00033103 ; undefined
     3b4:	08060500 	stxrb	w6, w0, [x8]
     3b8:	0000003c 	udf	#60
     3bc:	03df0300 	.inst	0x03df0300 ; undefined
     3c0:	07050000 	.inst	0x07050000 ; undefined
     3c4:	00003c08 	udf	#15368
     3c8:	27030100 	.inst	0x27030100 ; undefined
     3cc:	05000003 	orr	z3.s, z3.s, #0x1
     3d0:	003c0808 	.inst	0x003c0808 ; NYI
     3d4:	03020000 	.inst	0x03020000 ; undefined
     3d8:	000003da 	udf	#986
     3dc:	3c080905 	.inst	0x3c080905 ; undefined
     3e0:	03000000 	.inst	0x03000000 ; undefined
     3e4:	03360200 	.inst	0x03360200 ; undefined
     3e8:	0a050000 	and	w0, w0, w5
     3ec:	0001a803 	.inst	0x0001a803 ; undefined
     3f0:	002e0a00 	.inst	0x002e0a00 ; NYI
     3f4:	06060000 	.inst	0x06060000 ; undefined
     3f8:	00000215 	udf	#533
     3fc:	00041804 	.inst	0x00041804 ; undefined
     400:	22040000 	.inst	0x22040000 ; undefined
     404:	01000004 	.inst	0x01000004 ; undefined
     408:	00042c04 	.inst	0x00042c04 ; undefined
     40c:	36040200 	tbz	w0, #0, ffffffffffff844c <__stack_el0_top+0xffffffffbe4ec44c>
     410:	03000004 	.inst	0x03000004 ; undefined
     414:	01c40200 	.inst	0x01c40200 ; undefined
     418:	0b060000 	add	w0, w0, w6
     41c:	0001f103 	.inst	0x0001f103 ; undefined
     420:	03870200 	.inst	0x03870200 ; undefined
     424:	03070000 	.inst	0x03070000 ; undefined
     428:	00022d10 	.inst	0x00022d10 ; undefined
     42c:	02320700 	.inst	0x02320700 ; undefined
     430:	100f0000 	adr	x0, 1e430 <GPR_FRAME_SIZE+0x1e330>
     434:	00000221 	udf	#545
     438:	0000023e 	udf	#574
     43c:	e40b0011 	.inst	0xe40b0011 ; undefined
     440:	08000003 	stxrb	w0, w3, [x0]
     444:	00000233 	udf	#563
     448:	0001b20b 	.inst	0x0001b20b ; undefined
     44c:	02330900 	.inst	0x02330900 ; undefined
     450:	a60c0000 	.inst	0xa60c0000 ; undefined
     454:	19000002 	stlurb	w2, [x0]
     458:	0001f108 	.inst	0x0001f108 ; undefined
     45c:	69170800 	stgp	x0, x2, [x0, #736]
     460:	09000002 	.inst	0x09000002 ; undefined
     464:	00000098 	udf	#152
     468:	03c51200 	.inst	0x03c51200 ; undefined
     46c:	0c050000 	.inst	0x0c050000 ; undefined
     470:	0001e512 	.inst	0x0001e512 ; undefined
     474:	02ba0c00 	.inst	0x02ba0c00 ; undefined
     478:	08150000 	stxrb	w21, w0, [x0]
     47c:	00000347 	udf	#839
     480:	028c1103 	.inst	0x028c1103 ; undefined
     484:	e8090000 	.inst	0xe8090000 ; undefined
     488:	00000000 	udf	#0
     48c:	0001d408 	.inst	0x0001d408 ; undefined
     490:	9d0f0600 	.inst	0x9d0f0600 ; undefined
     494:	09000002 	.inst	0x09000002 ; undefined
     498:	00000215 	udf	#533
     49c:	02ef1300 	.inst	0x02ef1300 ; undefined
     4a0:	0b010000 	add	w0, w0, w1
     4a4:	00351406 	.inst	0x00351406 ; NYI
     4a8:	00000040 	udf	#64
     4ac:	0000a800 	udf	#43008
     4b0:	00000000 	udf	#0
     4b4:	dc9c0100 	.inst	0xdc9c0100 ; undefined
     4b8:	14000002 	b	4c0 <GPR_FRAME_SIZE+0x3c0>
     4bc:	4000356c 	.inst	0x4000356c ; undefined
     4c0:	00000000 	udf	#0
     4c4:	0000003c 	udf	#60
     4c8:	00000000 	udf	#0
     4cc:	006e6615 	.inst	0x006e6615 ; undefined
     4d0:	dc1a2101 	.inst	0xdc1a2101 ; undefined
     4d4:	02000002 	.inst	0x02000002 ; undefined
     4d8:	00007891 	udf	#30865
     4dc:	00022107 	.inst	0x00022107 ; undefined
     4e0:	039e0000 	.inst	0x039e0000 ; undefined
     4e4:	00050000 	.inst	0x00050000 ; undefined
     4e8:	023a0801 	.inst	0x023a0801 ; undefined
     4ec:	130f0000 	sbfiz	w0, w0, #17, #1
     4f0:	1d000002 	.inst	0x1d000002 ; undefined
     4f4:	00000205 	udf	#517
     4f8:	00000000 	udf	#0
     4fc:	400035bc 	.inst	0x400035bc ; undefined
     500:	00000000 	udf	#0
     504:	00000228 	udf	#552
     508:	00000000 	udf	#0
     50c:	000006ac 	udf	#1708
     510:	1a070402 	.inst	0x1a070402 ; undefined
     514:	02000003 	.inst	0x02000003 ; undefined
     518:	029a0601 	.inst	0x029a0601 ; undefined
     51c:	b4030000 	cbz	x0, 651c <GPR_FRAME_SIZE+0x641c>
     520:	02000002 	.inst	0x02000002 ; undefined
     524:	0048171f 	.inst	0x0048171f ; undefined
     528:	01020000 	.inst	0x01020000 ; undefined
     52c:	00029808 	.inst	0x00029808 ; undefined
     530:	05020200 	orr	z0.d, z0.d, #0x1ffff
     534:	000003bb 	udf	#955
     538:	de070202 	.inst	0xde070202 ; undefined
     53c:	10000001 	adr	x1, 53c <GPR_FRAME_SIZE+0x43c>
     540:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
     544:	e8030074 	.inst	0xe8030074 ; undefined
     548:	02000002 	.inst	0x02000002 ; undefined
     54c:	002e1625 	.inst	0x002e1625 ; NYI
     550:	08020000 	stxrb	w2, w0, [x0]
     554:	00037905 	.inst	0x00037905 ; undefined
     558:	07080200 	.inst	0x07080200 ; undefined
     55c:	00000310 	udf	#784
     560:	7e050802 	.inst	0x7e050802 ; undefined
     564:	02000003 	.inst	0x02000003 ; undefined
     568:	03150708 	.inst	0x03150708 ; undefined
     56c:	9c030000 	ldr	q0, 656c <GPR_FRAME_SIZE+0x646c>
     570:	02000001 	.inst	0x02000001 ; undefined
     574:	00851735 	.inst	0x00851735 ; undefined
     578:	3c060000 	stur	b0, [x0, #96]
     57c:	08000000 	stxrb	w0, w0, [x0]
     580:	0000002e 	udf	#46
     584:	00c11203 	.inst	0x00c11203 ; undefined
     588:	d1010000 	sub	x0, x0, #0x40
     58c:	00000002 	udf	#2
     590:	0003a401 	.inst	0x0003a401 ; undefined
     594:	f8010100 	stur	x0, [x8, #16]
     598:	02000003 	.inst	0x02000003 ; undefined
     59c:	00036101 	.inst	0x00036101 ; undefined
     5a0:	03000300 	.inst	0x03000300 ; undefined
     5a4:	00000206 	udf	#518
     5a8:	9d031703 	.inst	0x9d031703 ; undefined
     5ac:	0a000000 	and	w0, w0, w0
     5b0:	00fa1910 	.inst	0x00fa1910 ; undefined
     5b4:	8c050000 	.inst	0x8c050000 ; undefined
     5b8:	1a000002 	adc	w2, w0, w0
     5bc:	0000fa08 	udf	#64008
     5c0:	2c050000 	stnp	s0, s0, [x0, #40]
     5c4:	1b000003 	madd	w3, w0, w0, w0
     5c8:	00006409 	udf	#25609
     5cc:	63110800 	.inst	0x63110800 ; undefined
     5d0:	03006c6f 	.inst	0x03006c6f ; undefined
     5d4:	0064091c 	.inst	0x0064091c ; undefined
     5d8:	000c0000 	.inst	0x000c0000 ; undefined
     5dc:	0000ff06 	udf	#65286
     5e0:	08010200 	stxrb	w1, w0, [x16]
     5e4:	000002a1 	udf	#673
     5e8:	0000ff07 	udf	#65287
     5ec:	01a30300 	.inst	0x01a30300 ; undefined
     5f0:	1d030000 	.inst	0x1d030000 ; undefined
     5f4:	0000cd03 	udf	#52483
     5f8:	1f200a00 	fnmadd	s0, s16, s0, s2
     5fc:	00000143 	udf	#323
     600:	00019405 	.inst	0x00019405 ; undefined
     604:	fa082000 	.inst	0xfa082000 ; undefined
     608:	00000000 	udf	#0
     60c:	0001a905 	.inst	0x0001a905 ; undefined
     610:	0b112100 	add	w0, w8, w17, lsl #8
     614:	08000001 	stxrb	w0, w1, [x0]
     618:	00020605 	.inst	0x00020605 ; undefined
     61c:	c10f2200 	smlall	za.s[w9, 0:3], z16.b, z15.b[0]
     620:	18000000 	ldr	w0, 620 <GPR_FRAME_SIZE+0x520>
     624:	03990300 	.inst	0x03990300 ; undefined
     628:	23030000 	.inst	0x23030000 ; undefined
     62c:	00011703 	.inst	0x00011703 ; undefined
     630:	05700300 	ext	z0.b, {z24.b-z25.b}, #128
     634:	07040000 	.inst	0x07040000 ; undefined
     638:	00005618 	udf	#22040
     63c:	002e0800 	.inst	0x002e0800 ; NYI
     640:	06050000 	.inst	0x06050000 ; undefined
     644:	0000017f 	udf	#383
     648:	00041801 	.inst	0x00041801 ; undefined
     64c:	22010000 	.inst	0x22010000 ; undefined
     650:	01000004 	.inst	0x01000004 ; undefined
     654:	00042c01 	.inst	0x00042c01 ; undefined
     658:	36010200 	tbz	w0, #0, 2698 <GPR_FRAME_SIZE+0x2598>
     65c:	03000004 	.inst	0x03000004 ; undefined
     660:	01c40300 	.inst	0x01c40300 ; undefined
     664:	0b050000 	add	w0, w0, w5
     668:	00015b03 	.inst	0x00015b03 ; undefined
     66c:	017f0700 	.inst	0x017f0700 ; undefined
     670:	2e080000 	ext	v0.8b, v0.8b, v8.8b, #0
     674:	05000000 	orr	z0.s, z0.s, #0x1
     678:	0001f017 	.inst	0x0001f017 ; undefined
     67c:	04c00100 	add	z0.d, p0/m, z0.d, z8.d
     680:	01000000 	.inst	0x01000000 ; undefined
     684:	000005a0 	udf	#1440
     688:	053e0101 	ext	z1.b, z1.b, z8.b, #240
     68c:	01020000 	.inst	0x01020000 ; undefined
     690:	00000499 	udf	#1177
     694:	05510103 	mov	z3.h, p1/z, #8
     698:	01040000 	.inst	0x01040000 ; undefined
     69c:	000005b2 	udf	#1458
     6a0:	05ec0105 	.inst	0x05ec0105 ; undefined
     6a4:	01060000 	.inst	0x01060000 ; undefined
     6a8:	000005fe 	udf	#1534
     6ac:	057b0107 	ext	z7.b, {z8.b-z9.b}, #216
     6b0:	01080000 	.inst	0x01080000 ; undefined
     6b4:	0000046e 	udf	#1134
     6b8:	04fd0109 	add	z9.d, z8.d, z29.d
     6bc:	010a0000 	.inst	0x010a0000 ; undefined
     6c0:	000004eb 	udf	#1259
     6c4:	050f010b 	.inst	0x050f010b ; undefined
     6c8:	010c0000 	.inst	0x010c0000 ; undefined
     6cc:	0000058d 	udf	#1421
     6d0:	2203000d 	.inst	0x2203000d ; undefined
     6d4:	01000006 	.inst	0x01000006 ; undefined
     6d8:	02011008 	.inst	0x02011008 ; undefined
     6dc:	f0070000 	adrp	x0, e003000 <GPR_FRAME_SIZE+0xe002f00>
     6e0:	06000001 	.inst	0x06000001 ; undefined
     6e4:	00000206 	udf	#518
     6e8:	00021112 	.inst	0x00021112 ; undefined
     6ec:	017f0400 	.inst	0x017f0400 ; undefined
     6f0:	13000000 	sbfx	w0, w0, #0, #1
     6f4:	000001fc 	udf	#508
     6f8:	00000221 	udf	#545
     6fc:	00008514 	udf	#34068
     700:	07000c00 	.inst	0x07000c00 ; undefined
     704:	00000211 	udf	#529
     708:	0006100b 	.inst	0x0006100b ; undefined
     70c:	211f1500 	.inst	0x211f1500 ; undefined
     710:	09000002 	.inst	0x09000002 ; undefined
     714:	008ff803 	.inst	0x008ff803 ; undefined
     718:	00000040 	udf	#64
     71c:	04400c00 	add	z0.h, p3/m, z0.h, z0.h
     720:	0c2e0000 	.inst	0x0c2e0000 ; undefined
     724:	0000014f 	udf	#335
     728:	00000250 	udf	#592
     72c:	00017f04 	.inst	0x00017f04 ; undefined
     730:	660d0000 	.inst	0x660d0000 ; undefined
     734:	13000005 	sbfx	w5, w0, #0, #1
     738:	00000265 	udf	#613
     73c:	00018b04 	.inst	0x00018b04 ; undefined
     740:	02650400 	.inst	0x02650400 ; undefined
     744:	06000000 	.inst	0x06000000 ; undefined
     748:	00000106 	udf	#262
     74c:	00052a15 	.inst	0x00052a15 ; undefined
     750:	10280300 	adr	x0, 507b0 <GPR_FRAME_SIZE+0x506b0>
     754:	0000027c 	udf	#636
     758:	00014304 	.inst	0x00014304 ; undefined
     75c:	c90c0000 	.inst	0xc90c0000 ; undefined
     760:	15000005 	b	4000774 <GPR_FRAME_SIZE+0x4000674>
     764:	00029606 	.inst	0x00029606 ; undefined
     768:	00029600 	.inst	0x00029600 ; undefined
     76c:	017f0400 	.inst	0x017f0400 ; undefined
     770:	98040000 	ldrsw	x0, 8770 <GPR_FRAME_SIZE+0x8670>
     774:	00000000 	udf	#0
     778:	12020102 	and	w2, w8, #0x40000000
     77c:	0d000004 	st1	{v4.b}[0], [x0]
     780:	00000520 	udf	#1312
     784:	0002b211 	.inst	0x0002b211 ; undefined
     788:	017f0400 	.inst	0x017f0400 ; undefined
     78c:	3c040000 	stur	b0, [x0, #64]
     790:	00000000 	udf	#0
     794:	0004d209 	.inst	0x0004d209 ; undefined
     798:	37902b00 	tbnz	w0, #18, cf8 <GPR_FRAME_SIZE+0xbf8>
     79c:	00004000 	udf	#16384
     7a0:	00540000 	.inst	0x00540000 ; undefined
     7a4:	00000000 	udf	#0
     7a8:	9c010000 	ldr	q0, 27a8 <GPR_FRAME_SIZE+0x26a8>
     7ac:	00048009 	.inst	0x00048009 ; undefined
     7b0:	373c2900 	tbnz	w0, #7, ffffffffffff8cd0 <__stack_el0_top+0xffffffffbe4eccd0>
     7b4:	00004000 	udf	#16384
     7b8:	00540000 	.inst	0x00540000 ; undefined
     7bc:	00000000 	udf	#0
     7c0:	9c010000 	ldr	q0, 27c0 <GPR_FRAME_SIZE+0x26c0>
     7c4:	0005d316 	.inst	0x0005d316 ; undefined
     7c8:	061c0100 	.inst	0x061c0100 ; undefined
     7cc:	400036b8 	.inst	0x400036b8 ; undefined
     7d0:	00000000 	udf	#0
     7d4:	00000084 	udf	#132
     7d8:	00000000 	udf	#0
     7dc:	032d9c01 	.inst	0x032d9c01 ; undefined
     7e0:	4d0b0000 	.inst	0x4d0b0000 ; undefined
     7e4:	20000004 	.inst	0x20000004 ; undefined
     7e8:	00014f0d 	.inst	0x00014f0d ; undefined
     7ec:	76910200 	.inst	0x76910200 ; undefined
     7f0:	0036dc17 	.inst	0x0036dc17 ; NYI
     7f4:	00000040 	udf	#64
     7f8:	00005000 	udf	#20480
     7fc:	00000000 	udf	#0
     800:	00690e00 	.inst	0x00690e00 ; undefined
     804:	008c0e22 	.inst	0x008c0e22 ; undefined
     808:	91020000 	add	x0, x0, #0x80
     80c:	09000078 	.inst	0x09000078 ; undefined
     810:	00000455 	udf	#1109
     814:	0036641a 	.inst	0x0036641a ; NYI
     818:	00000040 	udf	#64
     81c:	00005400 	udf	#21504
     820:	00000000 	udf	#0
     824:	189c0100 	ldr	w0, fffffffffff38844 <__stack_el0_top+0xffffffffbe42c844>
     828:	000004aa 	udf	#1194
     82c:	0c0d1301 	.inst	0x0c0d1301 ; undefined
     830:	00400036 	.inst	0x00400036 ; undefined
     834:	58000000 	ldr	x0, 834 <GPR_FRAME_SIZE+0x734>
     838:	00000000 	udf	#0
     83c:	01000000 	.inst	0x01000000 ; undefined
     840:	00036c9c 	.inst	0x00036c9c ; undefined
     844:	017f1900 	.inst	0x017f1900 ; undefined
     848:	91020000 	add	x0, x0, #0x80
     84c:	b41a005c 	cbz	x28, 34854 <GPR_FRAME_SIZE+0x34754>
     850:	01000004 	.inst	0x01000004 ; undefined
     854:	35bc0d0a 	cbnz	w10, fffffffffff789f4 <__stack_el0_top+0xffffffffbe46c9f4>
     858:	00004000 	udf	#16384
     85c:	00500000 	.inst	0x00500000 ; undefined
     860:	00000000 	udf	#0
     864:	9c010000 	ldr	q0, 2864 <GPR_FRAME_SIZE+0x2764>
     868:	0064691b 	.inst	0x0064691b ; undefined
     86c:	7f210a01 	.inst	0x7f210a01 ; undefined
     870:	02000001 	.inst	0x02000001 ; undefined
     874:	630e6c91 	.inst	0x630e6c91 ; undefined
     878:	3c080c00 	str	b0, [x0, #128]!
     87c:	02000000 	.inst	0x02000000 ; undefined
     880:	00007f91 	udf	#32657
     884:	0000060c 	udf	#1548
     888:	08010005 	stxrb	w1, w5, [x0]
     88c:	000003ed 	udf	#1005
     890:	00021309 	.inst	0x00021309 ; undefined
     894:	024c1d00 	.inst	0x024c1d00 ; undefined
     898:	00000000 	udf	#0
     89c:	37e40000 	tbnz	w0, #28, ffffffffffff889c <__stack_el0_top+0xffffffffbe4ec89c>
     8a0:	00004000 	udf	#16384
     8a4:	00dc0000 	.inst	0x00dc0000 ; undefined
     8a8:	00000000 	udf	#0
     8ac:	07750000 	.inst	0x07750000 ; undefined
     8b0:	04020000 	.inst	0x04020000 ; undefined
     8b4:	00031a07 	.inst	0x00031a07 ; undefined
     8b8:	06010200 	.inst	0x06010200 ; undefined
     8bc:	0000029a 	udf	#666
     8c0:	98080102 	ldrsw	x2, 108e0 <GPR_FRAME_SIZE+0x107e0>
     8c4:	02000002 	.inst	0x02000002 ; undefined
     8c8:	03bb0502 	.inst	0x03bb0502 ; undefined
     8cc:	02020000 	.inst	0x02020000 ; undefined
     8d0:	0001de07 	.inst	0x0001de07 ; undefined
     8d4:	05040a00 	.inst	0x05040a00 ; undefined
     8d8:	00746e69 	.inst	0x00746e69 ; undefined
     8dc:	0002e803 	.inst	0x0002e803 ; undefined
     8e0:	16250200 	b	fffffffff89410e0 <__stack_el0_top+0xffffffffb6e350e0>
     8e4:	0000002e 	udf	#46
     8e8:	79050802 	strh	w2, [x0, #644]
     8ec:	02000003 	.inst	0x02000003 ; undefined
     8f0:	03100708 	.inst	0x03100708 ; undefined
     8f4:	08020000 	stxrb	w2, w0, [x0]
     8f8:	00037e05 	.inst	0x00037e05 ; undefined
     8fc:	07080200 	.inst	0x07080200 ; undefined
     900:	00000315 	udf	#789
     904:	00019c03 	.inst	0x00019c03 ; undefined
     908:	17350200 	b	fffffffffcd41108 <__stack_el0_top+0xffffffffbb235108>
     90c:	00000079 	udf	#121
     910:	00002e05 	udf	#11781
     914:	b0120300 	adrp	x0, 24061000 <GPR_FRAME_SIZE+0x24060f00>
     918:	01000000 	.inst	0x01000000 ; undefined
     91c:	000002d1 	udf	#721
     920:	03a40100 	.inst	0x03a40100 ; undefined
     924:	01010000 	.inst	0x01010000 ; undefined
     928:	000003f8 	udf	#1016
     92c:	03610102 	.inst	0x03610102 ; undefined
     930:	00030000 	.inst	0x00030000 ; undefined
     934:	00020603 	.inst	0x00020603 ; undefined
     938:	03170300 	.inst	0x03170300 ; undefined
     93c:	0000008c 	udf	#140
     940:	e9191006 	.inst	0xe9191006 ; undefined
     944:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     948:	0000028c 	udf	#652
     94c:	00e9081a 	.inst	0x00e9081a ; undefined
     950:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     954:	0000032c 	udf	#812
     958:	0058091b 	.inst	0x0058091b ; undefined
     95c:	0b080000 	add	w0, w0, w8
     960:	006c6f63 	.inst	0x006c6f63 ; undefined
     964:	58091c03 	ldr	x3, 12ce4 <GPR_FRAME_SIZE+0x12be4>
     968:	0c000000 	st4	{v0.8b-v3.8b}, [x0]
     96c:	00ee0700 	.inst	0x00ee0700 ; undefined
     970:	01020000 	.inst	0x01020000 ; undefined
     974:	0002a108 	.inst	0x0002a108 ; undefined
     978:	01a30300 	.inst	0x01a30300 ; undefined
     97c:	1d030000 	.inst	0x1d030000 ; undefined
     980:	0000bc03 	udf	#48131
     984:	1f200600 	fnmadd	s0, s16, s0, s1
     988:	0000012d 	udf	#301
     98c:	00019404 	.inst	0x00019404 ; undefined
     990:	e9082000 	.inst	0xe9082000 ; undefined
     994:	00000000 	udf	#0
     998:	0001a904 	.inst	0x0001a904 ; undefined
     99c:	f5112100 	.inst	0xf5112100 ; undefined
     9a0:	08000000 	stxrb	w0, w0, [x0]
     9a4:	00020604 	.inst	0x00020604 ; undefined
     9a8:	b00f2200 	adrp	x0, 1e441000 <GPR_FRAME_SIZE+0x1e440f00>
     9ac:	18000000 	ldr	w0, 9ac <GPR_FRAME_SIZE+0x8ac>
     9b0:	03990300 	.inst	0x03990300 ; undefined
     9b4:	23030000 	.inst	0x23030000 ; undefined
     9b8:	00010103 	.inst	0x00010103 ; undefined
     9bc:	002e0500 	.inst	0x002e0500 ; NYI
     9c0:	03040000 	.inst	0x03040000 ; undefined
     9c4:	0000050b 	udf	#1291
     9c8:	000f6d01 	.inst	0x000f6d01 ; undefined
     9cc:	2c010000 	stnp	s0, s0, [x0, #8]
     9d0:	0100000b 	.inst	0x0100000b ; undefined
     9d4:	00070601 	.inst	0x00070601 ; undefined
     9d8:	9c010200 	ldr	q0, 2a18 <GPR_FRAME_SIZE+0x2918>
     9dc:	03000012 	.inst	0x03000012 ; undefined
     9e0:	0007e601 	.inst	0x0007e601 ; undefined
     9e4:	3e010400 	.inst	0x3e010400 ; undefined
     9e8:	0500000d 	orr	z13.s, z13.s, #0x1
     9ec:	000d5001 	.inst	0x000d5001 ; undefined
     9f0:	17010600 	b	fffffffffc0421f0 <__stack_el0_top+0xffffffffba5361f0>
     9f4:	07000007 	.inst	0x07000007 ; undefined
     9f8:	00072901 	.inst	0x00072901 ; undefined
     9fc:	cc010800 	.inst	0xcc010800 ; undefined
     a00:	09000011 	.inst	0x09000011 ; undefined
     a04:	000a7c01 	.inst	0x000a7c01 ; undefined
     a08:	8d010a00 	.inst	0x8d010a00 ; undefined
     a0c:	0b00000a 	add	w10, w0, w0
     a10:	000ec301 	.inst	0x000ec301 ; undefined
     a14:	5c010c00 	ldr	d0, 2b94 <GPR_FRAME_SIZE+0x2a94>
     a18:	0d00000e 	st1	{v14.b}[0], [x0]
     a1c:	0010cc01 	.inst	0x0010cc01 ; undefined
     a20:	31010e00 	adds	w0, w16, #0x43
     a24:	0f000010 	fdot	v16.2s, v0.8b, v0.4b[0]
     a28:	0006cd01 	.inst	0x0006cd01 ; undefined
     a2c:	07011000 	.inst	0x07011000 ; undefined
     a30:	1100000e 	add	w14, w0, #0x0
     a34:	000eaf01 	.inst	0x000eaf01 ; undefined
     a38:	c1011200 	smlall	za.s[w8, 0:3], z16.b, z1.b[4]
     a3c:	1300000f 	sbfx	w15, w0, #0, #1
     a40:	000b5301 	.inst	0x000b5301 ; undefined
     a44:	5e011400 	.inst	0x5e011400 ; undefined
     a48:	15000012 	b	4000a90 <GPR_FRAME_SIZE+0x4000990>
     a4c:	00068701 	.inst	0x00068701 ; undefined
     a50:	99011600 	.inst	0x99011600 ; undefined
     a54:	17000006 	b	fffffffffc000a6c <__stack_el0_top+0xffffffffba4f4a6c>
     a58:	0006ab01 	.inst	0x0006ab01 ; undefined
     a5c:	41011800 	.inst	0x41011800 ; undefined
     a60:	19000011 	stlurb	w17, [x0]
     a64:	0008d501 	.inst	0x0008d501 ; undefined
     a68:	e6011a00 	.inst	0xe6011a00 ; undefined
     a6c:	1b000008 	madd	w8, w0, w0, w0
     a70:	0008f701 	.inst	0x0008f701 ; undefined
     a74:	08011c00 	stxrb	w1, w0, [x0]
     a78:	1d000009 	.inst	0x1d000009 ; undefined
     a7c:	00083301 	.inst	0x00083301 ; undefined
     a80:	4a011e00 	eor	w0, w16, w1, lsl #7
     a84:	1f000008 	fmadd	s8, s0, s0, s0
     a88:	00085c01 	.inst	0x00085c01 ; undefined
     a8c:	6e012000 	ext	v0.16b, v0.16b, v1.16b, #4
     a90:	21000008 	.inst	0x21000008 ; undefined
     a94:	00095301 	.inst	0x00095301 ; undefined
     a98:	fb012200 	.inst	0xfb012200 ; undefined
     a9c:	23000011 	.inst	0x23000011 ; undefined
     aa0:	000d7201 	.inst	0x000d7201 ; undefined
     aa4:	82012400 	.inst	0x82012400 ; undefined
     aa8:	2500000d 	cmpge	p13.b, p0/z, z0.b, #0
     aac:	000d9201 	.inst	0x000d9201 ; undefined
     ab0:	80012600 	.inst	0x80012600 ; undefined
     ab4:	27000008 	.inst	0x27000008 ; undefined
     ab8:	00073b01 	.inst	0x00073b01 ; undefined
     abc:	4b012800 	sub	w0, w0, w1, lsl #10
     ac0:	29000007 	stp	w7, w0, [x0]
     ac4:	0006e001 	.inst	0x0006e001 ; undefined
     ac8:	20012a00 	.inst	0x20012a00 ; undefined
     acc:	2b000012 	adds	w18, w0, w0
     ad0:	000abf01 	.inst	0x000abf01 ; undefined
     ad4:	7d012c00 	str	h0, [x0, #150]
     ad8:	2d00000f 	stp	s15, s0, [x0]
     adc:	000e4c01 	.inst	0x000e4c01 ; undefined
     ae0:	ab012e00 	adds	x0, x16, x1, lsl #11
     ae4:	2f000007 	.inst	0x2f000007 ; undefined
     ae8:	0007bc01 	.inst	0x0007bc01 ; undefined
     aec:	33013000 	bfxil	w0, w0, #1, #12
     af0:	31000012 	adds	w18, w0, #0x0
     af4:	000d2e01 	.inst	0x000d2e01 ; undefined
     af8:	d5013200 	msr	s0_1_c3_c2_0, x0
     afc:	3300000a 	bfxil	w10, w0, #0, #1
     b00:	000e3c01 	.inst	0x000e3c01 ; undefined
     b04:	2c013400 	stnp	s0, s13, [x0, #8]
     b08:	3500000e 	cbnz	w14, b08 <GPR_FRAME_SIZE+0xa08>
     b0c:	000e1c01 	.inst	0x000e1c01 ; undefined
     b10:	af013600 	.inst	0xaf013600 ; undefined
     b14:	3700000a 	tbnz	w10, #0, b14 <GPR_FRAME_SIZE+0xa14>
     b18:	000c7c01 	.inst	0x000c7c01 ; undefined
     b1c:	66013800 	.inst	0x66013800 ; undefined
     b20:	3900000c 	strb	w12, [x0]
     b24:	000c5001 	.inst	0x000c5001 ; undefined
     b28:	3a013a00 	.inst	0x3a013a00 ; undefined
     b2c:	3b00000c 	.inst	0x3b00000c ; undefined
     b30:	000c2401 	.inst	0x000c2401 ; undefined
     b34:	0e013c00 	umov	w0, v0.b[0]
     b38:	3d00000c 	str	b12, [x0]
     b3c:	000bf801 	.inst	0x000bf801 ; undefined
     b40:	e2013e00 	.inst	0xe2013e00 ; undefined
     b44:	3f00000b 	.inst	0x3f00000b ; undefined
     b48:	000ddb01 	.inst	0x000ddb01 ; undefined
     b4c:	a2014000 	.inst	0xa2014000 ; undefined
     b50:	4100000d 	.inst	0x4100000d ; undefined
     b54:	00126d01 	.inst	0x00126d01 ; undefined
     b58:	70014200 	adr	x0, 339b <GPR_FRAME_SIZE+0x329b>
     b5c:	43000006 	.inst	0x43000006 ; undefined
     b60:	00080701 	.inst	0x00080701 ; undefined
     b64:	45014400 	.inst	0x45014400 ; undefined
     b68:	45000006 	.inst	0x45000006 ; undefined
     b6c:	00081d01 	.inst	0x00081d01 ; undefined
     b70:	6b014600 	subs	w0, w16, w1, lsl #17
     b74:	4700000e 	.inst	0x4700000e ; undefined
     b78:	000ed601 	.inst	0x000ed601 ; undefined
     b7c:	98014800 	ldrsw	x0, 347c <GPR_FRAME_SIZE+0x337c>
     b80:	4900000e 	.inst	0x4900000e ; undefined
     b84:	0008b501 	.inst	0x0008b501 ; undefined
     b88:	c5014a00 	ld1w	{z0.d}, p2/z, [x16, z1.d, uxtw]
     b8c:	4b000008 	sub	w8, w0, w0
     b90:	0009ac01 	.inst	0x0009ac01 ; undefined
     b94:	b9014c00 	str	w0, [x0, #332]
     b98:	4d00000d 	st1	{v13.b}[8], [x0]
     b9c:	000a5a01 	.inst	0x000a5a01 ; undefined
     ba0:	6b014e00 	subs	w0, w16, w1, lsl #19
     ba4:	4f00000a 	fdot	v10.4s, v0.16b, v0.4b[0]
     ba8:	000cbb01 	.inst	0x000cbb01 ; undefined
     bac:	bd015000 	str	s0, [x0, #336]
     bb0:	51000006 	sub	w6, w0, #0x0
     bb4:	000afc01 	.inst	0x000afc01 ; undefined
     bb8:	0c015200 	.inst	0x0c015200 ; undefined
     bbc:	5300000b 	ubfx	w11, w0, #0, #1
     bc0:	000b1c01 	.inst	0x000b1c01 ; undefined
     bc4:	45015400 	.inst	0x45015400 ; undefined
     bc8:	5500000f 	.inst	0x5500000f ; undefined
     bcc:	000f5901 	.inst	0x000f5901 ; undefined
     bd0:	9b015600 	madd	x0, x16, x1, x21
     bd4:	5700000a 	.inst	0x5700000a ; undefined
     bd8:	000bcf01 	.inst	0x000bcf01 ; undefined
     bdc:	db015800 	.inst	0xdb015800 ; undefined
     be0:	59000011 	stlurh	w17, [x0]
     be4:	00076f01 	.inst	0x00076f01 ; undefined
     be8:	84015a00 	ld1b	{z0.s}, p6/z, [x16, z1.s, uxtw]
     bec:	5b000007 	.inst	0x5b000007 ; undefined
     bf0:	0008a201 	.inst	0x0008a201 ; undefined
     bf4:	a8015c00 	stnp	x0, x23, [x0, #16]
     bf8:	5d00000c 	.inst	0x5d00000c ; undefined
     bfc:	00124a01 	.inst	0x00124a01 ; undefined
     c00:	0e015e00 	.inst	0x0e015e00 ; undefined
     c04:	5f00000d 	.inst	0x5f00000d ; undefined
     c08:	000d1e01 	.inst	0x000d1e01 ; undefined
     c0c:	33016000 	bfxil	w0, w0, #1, #24
     c10:	61000006 	.inst	0x61000006 ; undefined
     c14:	00119801 	.inst	0x00119801 ; undefined
     c18:	19016200 	stlurb	w0, [x16, #22]
     c1c:	63000009 	.inst	0x63000009 ; undefined
     c20:	0011ac01 	.inst	0x0011ac01 ; undefined
     c24:	ff016400 	.inst	0xff016400 ; undefined
     c28:	6500000e 	bfadd	z14.h, z0.h, z0.h
     c2c:	000c9201 	.inst	0x000c9201 ; undefined
     c30:	2e016600 	.inst	0x2e016600 ; undefined
     c34:	67000009 	.inst	0x67000009 ; undefined
     c38:	000fb201 	.inst	0x000fb201 ; undefined
     c3c:	09016800 	.inst	0x09016800 ; undefined
     c40:	69000010 	stgp	x16, x0, [x0]
     c44:	00101d01 	.inst	0x00101d01 ; undefined
     c48:	8f016a00 	.inst	0x8f016a00 ; undefined
     c4c:	6b000008 	subs	w8, w0, w0
     c50:	0011ea01 	.inst	0x0011ea01 ; undefined
     c54:	99016c00 	.inst	0x99016c00 ; undefined
     c58:	6d000007 	stp	d7, d0, [x0]
     c5c:	000b7f01 	.inst	0x000b7f01 ; undefined
     c60:	62016e00 	.inst	0x62016e00 ; undefined
     c64:	6f00000d 	.inst	0x6f00000d ; undefined
     c68:	00093f01 	.inst	0x00093f01 ; undefined
     c6c:	4c017000 	.inst	0x4c017000 ; undefined
     c70:	71000010 	subs	w16, w0, #0x0
     c74:	0010e301 	.inst	0x0010e301 ; undefined
     c78:	d0017200 	adrp	x0, 2e42000 <GPR_FRAME_SIZE+0x2e41f00>
     c7c:	7300000c 	.inst	0x7300000c ; undefined
     c80:	0012ad01 	.inst	0x0012ad01 ; undefined
     c84:	ec017400 	.inst	0xec017400 ; undefined
     c88:	7500000e 	.inst	0x7500000e ; undefined
     c8c:	000ae501 	.inst	0x000ae501 ; undefined
     c90:	60017600 	.inst	0x60017600 ; undefined
     c94:	77000010 	.inst	0x77000010 ; undefined
     c98:	0009d401 	.inst	0x0009d401 ; undefined
     c9c:	95017800 	bl	405ec9c <GPR_FRAME_SIZE+0x405eb9c>
     ca0:	7900000b 	strh	w11, [x0]
     ca4:	000bbf01 	.inst	0x000bbf01 ; undefined
     ca8:	bc017a00 	.inst	0xbc017a00 ; undefined
     cac:	7b000012 	.inst	0x7b000012 ; undefined
     cb0:	0012d401 	.inst	0x0012d401 ; undefined
     cb4:	ec017c00 	.inst	0xec017c00 ; undefined
     cb8:	7d000012 	str	h18, [x0]
     cbc:	00130401 	.inst	0x00130401 ; undefined
     cc0:	77017e00 	.inst	0x77017e00 ; undefined
     cc4:	7f000010 	.inst	0x7f000010 ; undefined
     cc8:	00116a01 	.inst	0x00116a01 ; undefined
     ccc:	81018000 	.inst	0x81018000 ; undefined
     cd0:	81000011 	.inst	0x81000011 ; undefined
     cd4:	00109501 	.inst	0x00109501 ; undefined
     cd8:	95018200 	bl	40614d8 <GPR_FRAME_SIZE+0x40613d8>
     cdc:	8300000f 	.inst	0x8300000f ; undefined
     ce0:	000b3b01 	.inst	0x000b3b01 ; undefined
     ce4:	cd018400 	.inst	0xcd018400 ; undefined
     ce8:	85000007 	.inst	0x85000007 ; undefined
     cec:	00115201 	.inst	0x00115201 ; undefined
     cf0:	5b018600 	.inst	0x5b018600 ; undefined
     cf4:	87000007 	.inst	0x87000007 ; undefined
     cf8:	0006f301 	.inst	0x0006f301 ; undefined
     cfc:	0b018800 	.inst	0x0b018800 ; undefined
     d00:	89000012 	.inst	0x89000012 ; undefined
     d04:	0010a801 	.inst	0x0010a801 ; undefined
     d08:	6a018a00 	.inst	0x6a018a00 ; undefined
     d0c:	8b00000b 	add	x11, x0, x0
     d10:	00065c01 	.inst	0x00065c01 ; undefined
     d14:	ab018c00 	adds	x0, x0, x1, lsl #35
     d18:	8d00000b 	.inst	0x8d00000b ; undefined
     d1c:	000dc901 	.inst	0x000dc901 ; undefined
     d20:	82018e00 	.inst	0x82018e00 ; undefined
     d24:	8f00000e 	.inst	0x8f00000e ; undefined
     d28:	0010ba01 	.inst	0x0010ba01 ; undefined
     d2c:	2f019000 	fmulx	v0.4h, v0.4h, v1.h[0]
     d30:	9100000f 	add	x15, x0, #0x0
     d34:	000df101 	.inst	0x000df101 ; undefined
     d38:	2e019200 	.inst	0x2e019200 ; undefined
     d3c:	93000011 	.inst	0x93000011 ; undefined
     d40:	00111701 	.inst	0x00111701 ; undefined
     d44:	18019400 	ldr	w0, 3fc4 <GPR_FRAME_SIZE+0x3ec4>
     d48:	9500000f 	bl	4000d84 <GPR_FRAME_SIZE+0x4000c84>
     d4c:	00096401 	.inst	0x00096401 ; undefined
     d50:	7c019600 	str	h0, [x16], #25
     d54:	97000009 	bl	fffffffffc000d78 <__stack_el0_top+0xffffffffba4f4d78>
     d58:	00099401 	.inst	0x00099401 ; undefined
     d5c:	d9019800 	.inst	0xd9019800 ; undefined
     d60:	9900000f 	stlur	w15, [x0]
     d64:	0009bc01 	.inst	0x0009bc01 ; undefined
     d68:	f1019a00 	subs	x0, x16, #0x66
     d6c:	9b00000f 	madd	x15, x0, x0, x0
     d70:	0009ea01 	.inst	0x0009ea01 ; undefined
     d74:	02019c00 	.inst	0x02019c00 ; undefined
     d78:	9d00000a 	.inst	0x9d00000a ; undefined
     d7c:	000a1a01 	.inst	0x000a1a01 ; undefined
     d80:	32019e00 	orr	w0, w16, #0x807f807f
     d84:	9f00000a 	.inst	0x9f00000a ; undefined
     d88:	000a4a01 	.inst	0x000a4a01 ; undefined
     d8c:	0300a000 	.inst	0x0300a000 ; undefined
     d90:	000007fc 	udf	#2044
     d94:	3903a704 	strb	w4, [x24, #233]
     d98:	03000001 	.inst	0x03000001 ; undefined
     d9c:	00000387 	udf	#903
     da0:	23100305 	.inst	0x23100305 ; undefined
     da4:	07000005 	.inst	0x07000005 ; undefined
     da8:	00000528 	udf	#1320
     dac:	11be030c 	.inst	0x11be030c ; undefined
     db0:	05060000 	.inst	0x05060000 ; undefined
     db4:	00052310 	.inst	0x00052310 ; undefined
     db8:	05290d00 	ext	z0.b, z0.b, z8.b, #75
     dbc:	05450000 	.inst	0x05450000 ; undefined
     dc0:	790e0000 	strh	w0, [x0, #1792]
     dc4:	9f000000 	.inst	0x9f000000 ; undefined
     dc8:	12830800 	mov	w0, #0xffffe7bf            	// #-6209
     dcc:	16080000 	b	fffffffff8200dcc <__stack_el0_top+0xffffffffb66f4dcc>
     dd0:	00000535 	udf	#1333
     dd4:	a3800309 	.inst	0xa3800309 ; undefined
     dd8:	00004000 	udf	#16384
     ddc:	ec080000 	.inst	0xec080000 ; undefined
     de0:	1700000c 	b	fffffffffc000e10 <__stack_el0_top+0xffffffffba4f4e10>
     de4:	00051701 	.inst	0x00051701 ; undefined
     de8:	30030900 	adr	x0, 6f09 <GPR_FRAME_SIZE+0x6e09>
     dec:	004000a3 	.inst	0x004000a3 ; undefined
     df0:	0f000000 	fdot	v0.2s, v0.8b, v0.4b[0]
     df4:	000005d3 	udf	#1491
     df8:	10060407 	adr	x7, ce78 <GPR_FRAME_SIZE+0xcd78>
     dfc:	0000052a 	udf	#1322
     e00:	89102803 	.inst	0x89102803 ; undefined
     e04:	11000005 	add	w5, w0, #0x0
     e08:	0000012d 	udf	#301
     e0c:	10f71200 	adr	x0, fffffffffffef04c <__stack_el0_top+0xffffffffbe4e304c>
     e10:	19010000 	stlurb	w0, [x0, #16]
     e14:	00389406 	.inst	0x00389406 ; NYI
     e18:	00000040 	udf	#64
     e1c:	00002c00 	udf	#11264
     e20:	00000000 	udf	#0
     e24:	b79c0100 	tbnz	x0, #51, ffffffffffff8e44 <__stack_el0_top+0xffffffffbe4ece44>
     e28:	13000005 	sbfx	w5, w0, #0, #1
     e2c:	00000fac 	udf	#4012
     e30:	0b231901 	.inst	0x0b231901 ; undefined
     e34:	02000005 	.inst	0x02000005 ; undefined
     e38:	14007c91 	b	2007c <GPR_FRAME_SIZE+0x1ff7c>
     e3c:	00000cf7 	udf	#3319
     e40:	380d0c01 	strb	w1, [x0, #208]!
     e44:	00400038 	.inst	0x00400038 ; undefined
     e48:	5c000000 	ldr	d0, e48 <GPR_FRAME_SIZE+0xd48>
     e4c:	00000000 	udf	#0
     e50:	01000000 	.inst	0x01000000 ; undefined
     e54:	0005f59c 	.inst	0x0005f59c ; undefined
     e58:	383c1500 	.inst	0x383c1500 ; undefined
     e5c:	00004000 	udf	#16384
     e60:	00380000 	.inst	0x00380000 ; NYI
     e64:	00000000 	udf	#0
     e68:	69160000 	stgp	x0, x0, [x0, #704]
     e6c:	0e0e0100 	tbl	v0.8b, {v8.16b}, v14.8b
     e70:	00000080 	udf	#128
     e74:	00789102 	.inst	0x00789102 ; undefined
     e78:	11091700 	add	w0, w24, #0x245
     e7c:	0a010000 	and	w0, w0, w1
     e80:	0037e40d 	.inst	0x0037e40d ; NYI
     e84:	00000040 	udf	#64
     e88:	00005400 	udf	#21504
     e8c:	00000000 	udf	#0
     e90:	009c0100 	.inst	0x009c0100 ; undefined
     e94:	000000fb 	udf	#251
     e98:	08010005 	stxrb	w1, w5, [x0]
     e9c:	00000556 	udf	#1366
     ea0:	00021305 	.inst	0x00021305 ; undefined
     ea4:	02f71d00 	.inst	0x02f71d00 ; undefined
     ea8:	00000000 	udf	#0
     eac:	38c00000 	ldursb	w0, [x0]
     eb0:	00004000 	udf	#16384
     eb4:	00240000 	.inst	0x00240000 ; NYI
     eb8:	00000000 	udf	#0
     ebc:	082a0000 	.inst	0x082a0000 ; undefined
     ec0:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
     ec4:	00031a07 	.inst	0x00031a07 ; undefined
     ec8:	06010100 	.inst	0x06010100 ; undefined
     ecc:	0000029a 	udf	#666
     ed0:	98080101 	ldrsw	x1, 10ef0 <GPR_FRAME_SIZE+0x10df0>
     ed4:	01000002 	.inst	0x01000002 ; undefined
     ed8:	03bb0502 	.inst	0x03bb0502 ; undefined
     edc:	02010000 	.inst	0x02010000 ; undefined
     ee0:	0001de07 	.inst	0x0001de07 ; undefined
     ee4:	05040600 	.inst	0x05040600 ; undefined
     ee8:	00746e69 	.inst	0x00746e69 ; undefined
     eec:	79050801 	strh	w1, [x0, #644]
     ef0:	01000003 	.inst	0x01000003 ; undefined
     ef4:	03100708 	.inst	0x03100708 ; undefined
     ef8:	08010000 	stxrb	w1, w0, [x0]
     efc:	00037e05 	.inst	0x00037e05 ; undefined
     f00:	07080100 	.inst	0x07080100 ; undefined
     f04:	00000315 	udf	#789
     f08:	12020101 	and	w1, w8, #0x40000000
     f0c:	01000004 	.inst	0x01000004 ; undefined
     f10:	02a10801 	.inst	0x02a10801 ; undefined
     f14:	7b030000 	.inst	0x7b030000 ; undefined
     f18:	07000000 	.inst	0x07000000 ; undefined
     f1c:	002e0407 	.inst	0x002e0407 ; NYI
     f20:	06020000 	.inst	0x06020000 ; undefined
     f24:	0000ae0e 	udf	#44558
     f28:	04180200 	orr	z0.b, p0/m, z0.b, z16.b
     f2c:	02000000 	.inst	0x02000000 ; undefined
     f30:	00000422 	udf	#1058
     f34:	042c0201 	add	z1.b, z16.b, z12.b
     f38:	02020000 	.inst	0x02020000 ; undefined
     f3c:	00000436 	udf	#1078
     f40:	c4080003 	ld1sb	{z3.d}, p0/z, [x0, z8.d, uxtw]
     f44:	02000001 	.inst	0x02000001 ; undefined
     f48:	0087030b 	.inst	0x0087030b ; undefined
     f4c:	ae030000 	.inst	0xae030000 ; undefined
     f50:	09000000 	.inst	0x09000000 ; undefined
     f54:	00000566 	udf	#1382
     f58:	d6061302 	.inst	0xd6061302 ; undefined
     f5c:	04000000 	add	z0.b, p0/m, z0.b, z0.b
     f60:	000000ba 	udf	#186
     f64:	0000d604 	udf	#54788
     f68:	080a0000 	stxrb	w10, w0, [x0]
     f6c:	00000082 	udf	#130
     f70:	0002ef0b 	.inst	0x0002ef0b ; undefined
     f74:	06090300 	.inst	0x06090300 ; undefined
     f78:	00131c0c 	.inst	0x00131c0c ; undefined
     f7c:	10100100 	adr	x0, 20f9c <GPR_FRAME_SIZE+0x20e9c>
     f80:	400038c0 	.inst	0x400038c0 ; undefined
     f84:	00000000 	udf	#0
     f88:	00000024 	udf	#36
     f8c:	00000000 	udf	#0
     f90:	12009c01 	and	w1, w0, #0xff00ff
     f94:	05000001 	orr	z1.s, z1.s, #0x1
     f98:	06080100 	.inst	0x06080100 ; undefined
     f9c:	04000006 	add	z6.b, p0/m, z6.b, z0.b
     fa0:	00000213 	udf	#531
     fa4:	0003121d 	.inst	0x0003121d ; undefined
     fa8:	00000000 	udf	#0
     fac:	0038e400 	.inst	0x0038e400 ; NYI
     fb0:	00000040 	udf	#64
     fb4:	00005800 	udf	#22528
     fb8:	00000000 	udf	#0
     fbc:	00089000 	.inst	0x00089000 ; undefined
     fc0:	07040100 	.inst	0x07040100 ; undefined
     fc4:	0000031a 	udf	#794
     fc8:	9a060101 	adc	x1, x8, x6
     fcc:	03000002 	.inst	0x03000002 ; undefined
     fd0:	000002b4 	udf	#692
     fd4:	48171f02 	stxrh	w23, w2, [x24]
     fd8:	01000000 	.inst	0x01000000 ; undefined
     fdc:	02980801 	.inst	0x02980801 ; undefined
     fe0:	02010000 	.inst	0x02010000 ; undefined
     fe4:	0003bb05 	.inst	0x0003bb05 ; undefined
     fe8:	07020100 	.inst	0x07020100 ; undefined
     fec:	000001de 	udf	#478
     ff0:	69050405 	stgp	x5, x1, [x0, #160]
     ff4:	0100746e 	.inst	0x0100746e ; undefined
     ff8:	03790508 	.inst	0x03790508 ; undefined
     ffc:	29030000 	stp	w0, w0, [x0, #24]
    1000:	02000013 	.inst	0x02000013 ; undefined
    1004:	00771c28 	.inst	0x00771c28 ; undefined
    1008:	08010000 	stxrb	w1, w0, [x0]
    100c:	00031007 	.inst	0x00031007 ; undefined
    1010:	05080100 	.inst	0x05080100 ; undefined
    1014:	0000037e 	udf	#894
    1018:	15070801 	b	41c301c <GPR_FRAME_SIZE+0x41c2f1c>
    101c:	06000003 	.inst	0x06000003 ; undefined
    1020:	09050304 	.inst	0x09050304 ; undefined
    1024:	000000c2 	udf	#194
    1028:	00033102 	.inst	0x00033102 ; undefined
    102c:	003c0600 	.inst	0x003c0600 ; NYI
    1030:	02000000 	.inst	0x02000000 ; undefined
    1034:	000003df 	udf	#991
    1038:	00003c07 	udf	#15367
    103c:	27020100 	.inst	0x27020100 ; undefined
    1040:	08000003 	stxrb	w0, w3, [x0]
    1044:	0000003c 	udf	#60
    1048:	03da0202 	.inst	0x03da0202 ; undefined
    104c:	3c090000 	stur	b0, [x0, #144]
    1050:	03000000 	.inst	0x03000000 ; undefined
    1054:	03360300 	.inst	0x03360300 ; undefined
    1058:	0a030000 	and	w0, w0, w3
    105c:	00008c03 	udf	#35843
    1060:	13360700 	.inst	0x13360700 ; undefined
    1064:	07040000 	.inst	0x07040000 ; undefined
    1068:	00006b0f 	udf	#27407
    106c:	03c50800 	.inst	0x03c50800 ; undefined
    1070:	06010000 	.inst	0x06010000 ; undefined
    1074:	0000c212 	udf	#49682
    1078:	0038e400 	.inst	0x0038e400 ; NYI
    107c:	00000040 	udf	#64
    1080:	00005800 	udf	#22528
    1084:	00000000 	udf	#0
    1088:	099c0100 	.inst	0x099c0100 ; undefined
    108c:	08010076 	stxrb	w1, w22, [x3]
    1090:	00006b09 	udf	#27401
    1094:	78910200 	ldursh	x0, [x16, #-240]
    1098:	0013300a 	.inst	0x0013300a ; undefined
    109c:	13090100 	sbfiz	w0, w8, #23, #1
    10a0:	000000c2 	udf	#194
    10a4:	00709102 	.inst	0x00709102 ; undefined
    10a8:	00015a00 	.inst	0x00015a00 ; undefined
    10ac:	01000500 	.inst	0x01000500 ; undefined
    10b0:	0006b308 	.inst	0x0006b308 ; undefined
    10b4:	02130600 	.inst	0x02130600 ; undefined
    10b8:	2b1d0000 	adds	w0, w0, w29
    10bc:	00000003 	udf	#3
    10c0:	3c000000 	stur	b0, [x0]
    10c4:	00400039 	.inst	0x00400039 ; undefined
    10c8:	54000000 	b.eq	10c8 <GPR_FRAME_SIZE+0xfc8>  // b.none
    10cc:	00000000 	udf	#0
    10d0:	0f000000 	fdot	v0.2s, v0.8b, v0.4b[0]
    10d4:	01000009 	.inst	0x01000009 ; undefined
    10d8:	031a0704 	.inst	0x031a0704 ; undefined
    10dc:	01010000 	.inst	0x01010000 ; undefined
    10e0:	00029a06 	.inst	0x00029a06 ; undefined
    10e4:	08010100 	stxrb	w1, w0, [x8]
    10e8:	00000298 	udf	#664
    10ec:	bb050201 	.inst	0xbb050201 ; undefined
    10f0:	01000003 	.inst	0x01000003 ; undefined
    10f4:	01de0702 	.inst	0x01de0702 ; undefined
    10f8:	04070000 	.inst	0x04070000 ; undefined
    10fc:	746e6905 	.inst	0x746e6905 ; undefined
    1100:	02e80300 	.inst	0x02e80300 ; undefined
    1104:	25020000 	cmpge	p0.b, p0/z, z0.b, #2
    1108:	00002e16 	udf	#11798
    110c:	05080100 	.inst	0x05080100 ; undefined
    1110:	00000379 	udf	#889
    1114:	10070801 	adr	x1, f214 <GPR_FRAME_SIZE+0xf114>
    1118:	01000003 	.inst	0x01000003 ; undefined
    111c:	037e0508 	.inst	0x037e0508 ; undefined
    1120:	08010000 	stxrb	w1, w0, [x0]
    1124:	00031507 	.inst	0x00031507 ; undefined
    1128:	04070800 	.inst	0x04070800 ; undefined
    112c:	0000002e 	udf	#46
    1130:	a70e1203 	.inst	0xa70e1203 ; undefined
    1134:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    1138:	000002d1 	udf	#721
    113c:	03a40400 	.inst	0x03a40400 ; undefined
    1140:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    1144:	000003f8 	udf	#1016
    1148:	03610402 	.inst	0x03610402 ; undefined
    114c:	00030000 	.inst	0x00030000 ; undefined
    1150:	00020603 	.inst	0x00020603 ; undefined
    1154:	03170300 	.inst	0x03170300 ; undefined
    1158:	00000080 	udf	#128
    115c:	e0191005 	ld1b	{za0h.b[w12, 5]}, p4/z, [x0, x25]
    1160:	02000000 	.inst	0x02000000 ; undefined
    1164:	0000028c 	udf	#652
    1168:	00e0081a 	.inst	0x00e0081a ; undefined
    116c:	02000000 	.inst	0x02000000 ; undefined
    1170:	0000032c 	udf	#812
    1174:	0058091b 	.inst	0x0058091b ; undefined
    1178:	09080000 	.inst	0x09080000 ; undefined
    117c:	006c6f63 	.inst	0x006c6f63 ; undefined
    1180:	58091c03 	ldr	x3, 13500 <GPR_FRAME_SIZE+0x13400>
    1184:	0c000000 	st4	{v0.8b-v3.8b}, [x0]
    1188:	e6080a00 	.inst	0xe6080a00 ; undefined
    118c:	01000000 	.inst	0x01000000 ; undefined
    1190:	02a10801 	.inst	0x02a10801 ; undefined
    1194:	a3030000 	.inst	0xa3030000 ; undefined
    1198:	03000001 	.inst	0x03000001 ; undefined
    119c:	00b3031d 	.inst	0x00b3031d ; undefined
    11a0:	20050000 	.inst	0x20050000 ; undefined
    11a4:	0001251f 	.inst	0x0001251f ; undefined
    11a8:	01940200 	.inst	0x01940200 ; undefined
    11ac:	08200000 	.inst	0x08200000 ; undefined
    11b0:	000000e0 	udf	#224
    11b4:	01a90200 	.inst	0x01a90200 ; undefined
    11b8:	11210000 	add	w0, w0, #0x840
    11bc:	000000ed 	udf	#237
    11c0:	02060208 	.inst	0x02060208 ; undefined
    11c4:	0f220000 	fdot	v0.2s, v0.8b, v2.4b[1]
    11c8:	000000a7 	udf	#167
    11cc:	99030018 	stlur	w24, [x0, #48]
    11d0:	03000003 	.inst	0x03000003 ; undefined
    11d4:	00f90323 	.inst	0x00f90323 ; undefined
    11d8:	2a0b0000 	orr	w0, w0, w11
    11dc:	03000005 	.inst	0x03000005 ; undefined
    11e0:	01431028 	.inst	0x01431028 ; undefined
    11e4:	250c0000 	cmpge	p0.b, p0/z, z0.b, #12
    11e8:	00000001 	udf	#1
    11ec:	0013450d 	.inst	0x0013450d ; undefined
    11f0:	01030100 	.inst	0x01030100 ; undefined
    11f4:	4000393c 	.inst	0x4000393c ; undefined
    11f8:	00000000 	udf	#0
    11fc:	00000054 	udf	#84
    1200:	00000000 	udf	#0
    1204:	5a009c01 	.inst	0x5a009c01 ; undefined
    1208:	05000001 	orr	z1.s, z1.s, #0x1
    120c:	7d080100 	str	h0, [x8, #1024]
    1210:	06000007 	.inst	0x06000007 ; undefined
    1214:	00000213 	udf	#531
    1218:	00037f1d 	.inst	0x00037f1d ; undefined
    121c:	00000000 	udf	#0
    1220:	00399000 	.inst	0x00399000 ; NYI
    1224:	00000040 	udf	#64
    1228:	00005400 	udf	#21504
    122c:	00000000 	udf	#0
    1230:	00096f00 	.inst	0x00096f00 ; undefined
    1234:	07040100 	.inst	0x07040100 ; undefined
    1238:	0000031a 	udf	#794
    123c:	9a060101 	adc	x1, x8, x6
    1240:	01000002 	.inst	0x01000002 ; undefined
    1244:	02980801 	.inst	0x02980801 ; undefined
    1248:	02010000 	.inst	0x02010000 ; undefined
    124c:	0003bb05 	.inst	0x0003bb05 ; undefined
    1250:	07020100 	.inst	0x07020100 ; undefined
    1254:	000001de 	udf	#478
    1258:	69050407 	stgp	x7, x1, [x0, #160]
    125c:	0300746e 	.inst	0x0300746e ; undefined
    1260:	000002e8 	udf	#744
    1264:	2e162502 	.inst	0x2e162502 ; undefined
    1268:	01000000 	.inst	0x01000000 ; undefined
    126c:	03790508 	.inst	0x03790508 ; undefined
    1270:	08010000 	stxrb	w1, w0, [x0]
    1274:	00031007 	.inst	0x00031007 ; undefined
    1278:	05080100 	.inst	0x05080100 ; undefined
    127c:	0000037e 	udf	#894
    1280:	15070801 	b	41c3284 <GPR_FRAME_SIZE+0x41c3184>
    1284:	08000003 	stxrb	w0, w3, [x0]
    1288:	002e0407 	.inst	0x002e0407 ; NYI
    128c:	12030000 	and	w0, w0, #0x20000000
    1290:	0000a70e 	udf	#42766
    1294:	02d10400 	.inst	0x02d10400 ; undefined
    1298:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    129c:	000003a4 	udf	#932
    12a0:	03f80401 	.inst	0x03f80401 ; undefined
    12a4:	04020000 	.inst	0x04020000 ; undefined
    12a8:	00000361 	udf	#865
    12ac:	06030003 	.inst	0x06030003 ; undefined
    12b0:	03000002 	.inst	0x03000002 ; undefined
    12b4:	00800317 	.inst	0x00800317 ; undefined
    12b8:	10050000 	adr	x0, b2b8 <GPR_FRAME_SIZE+0xb1b8>
    12bc:	0000e019 	udf	#57369
    12c0:	028c0200 	.inst	0x028c0200 ; undefined
    12c4:	081a0000 	stxrb	w26, w0, [x0]
    12c8:	000000e0 	udf	#224
    12cc:	032c0200 	.inst	0x032c0200 ; undefined
    12d0:	091b0000 	.inst	0x091b0000 ; undefined
    12d4:	00000058 	udf	#88
    12d8:	6f630908 	mla	v8.8h, v8.8h, v3.h[6]
    12dc:	1c03006c 	ldr	s12, 72e8 <GPR_FRAME_SIZE+0x71e8>
    12e0:	00005809 	udf	#22537
    12e4:	0a000c00 	and	w0, w0, w0, lsl #3
    12e8:	0000e608 	udf	#58888
    12ec:	08010100 	stxrb	w1, w0, [x8]
    12f0:	000002a1 	udf	#673
    12f4:	0001a303 	.inst	0x0001a303 ; undefined
    12f8:	031d0300 	.inst	0x031d0300 ; undefined
    12fc:	000000b3 	udf	#179
    1300:	251f2005 	cmplt	p5.b, p0/z, z0.b, #-1
    1304:	02000001 	.inst	0x02000001 ; undefined
    1308:	00000194 	udf	#404
    130c:	00e00820 	.inst	0x00e00820 ; undefined
    1310:	02000000 	.inst	0x02000000 ; undefined
    1314:	000001a9 	udf	#425
    1318:	00ed1121 	.inst	0x00ed1121 ; undefined
    131c:	02080000 	.inst	0x02080000 ; undefined
    1320:	00000206 	udf	#518
    1324:	00a70f22 	.inst	0x00a70f22 ; undefined
    1328:	00180000 	.inst	0x00180000 ; undefined
    132c:	00039903 	.inst	0x00039903 ; undefined
    1330:	03230300 	.inst	0x03230300 ; undefined
    1334:	000000f9 	udf	#249
    1338:	00052a0b 	.inst	0x00052a0b ; undefined
    133c:	10280300 	adr	x0, 5139c <GPR_FRAME_SIZE+0x5129c>
    1340:	00000143 	udf	#323
    1344:	0001250c 	.inst	0x0001250c ; undefined
    1348:	5d0d0000 	.inst	0x5d0d0000 ; undefined
    134c:	01000013 	.inst	0x01000013 ; undefined
    1350:	39900103 	ldrsb	x3, [x8, #1024]
    1354:	00004000 	udf	#16384
    1358:	00540000 	.inst	0x00540000 ; undefined
    135c:	00000000 	udf	#0
    1360:	9c010000 	ldr	q0, 3360 <GPR_FRAME_SIZE+0x3260>
    1364:	00015a00 	.inst	0x00015a00 ; undefined
    1368:	01000500 	.inst	0x01000500 ; undefined
    136c:	00084708 	.inst	0x00084708 ; undefined
    1370:	02130600 	.inst	0x02130600 ; undefined
    1374:	b51d0000 	cbnz	x0, 3b374 <GPR_FRAME_SIZE+0x3b274>
    1378:	00000003 	udf	#3
    137c:	e4000000 	.inst	0xe4000000 ; undefined
    1380:	00400039 	.inst	0x00400039 ; undefined
    1384:	54000000 	b.eq	1384 <GPR_FRAME_SIZE+0x1284>  // b.none
    1388:	00000000 	udf	#0
    138c:	cf000000 	.inst	0xcf000000 ; undefined
    1390:	01000009 	.inst	0x01000009 ; undefined
    1394:	031a0704 	.inst	0x031a0704 ; undefined
    1398:	01010000 	.inst	0x01010000 ; undefined
    139c:	00029a06 	.inst	0x00029a06 ; undefined
    13a0:	08010100 	stxrb	w1, w0, [x8]
    13a4:	00000298 	udf	#664
    13a8:	bb050201 	.inst	0xbb050201 ; undefined
    13ac:	01000003 	.inst	0x01000003 ; undefined
    13b0:	01de0702 	.inst	0x01de0702 ; undefined
    13b4:	04070000 	.inst	0x04070000 ; undefined
    13b8:	746e6905 	.inst	0x746e6905 ; undefined
    13bc:	02e80300 	.inst	0x02e80300 ; undefined
    13c0:	25020000 	cmpge	p0.b, p0/z, z0.b, #2
    13c4:	00002e16 	udf	#11798
    13c8:	05080100 	.inst	0x05080100 ; undefined
    13cc:	00000379 	udf	#889
    13d0:	10070801 	adr	x1, f4d0 <GPR_FRAME_SIZE+0xf3d0>
    13d4:	01000003 	.inst	0x01000003 ; undefined
    13d8:	037e0508 	.inst	0x037e0508 ; undefined
    13dc:	08010000 	stxrb	w1, w0, [x0]
    13e0:	00031507 	.inst	0x00031507 ; undefined
    13e4:	04070800 	.inst	0x04070800 ; undefined
    13e8:	0000002e 	udf	#46
    13ec:	a70e1203 	.inst	0xa70e1203 ; undefined
    13f0:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    13f4:	000002d1 	udf	#721
    13f8:	03a40400 	.inst	0x03a40400 ; undefined
    13fc:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    1400:	000003f8 	udf	#1016
    1404:	03610402 	.inst	0x03610402 ; undefined
    1408:	00030000 	.inst	0x00030000 ; undefined
    140c:	00020603 	.inst	0x00020603 ; undefined
    1410:	03170300 	.inst	0x03170300 ; undefined
    1414:	00000080 	udf	#128
    1418:	e0191005 	ld1b	{za0h.b[w12, 5]}, p4/z, [x0, x25]
    141c:	02000000 	.inst	0x02000000 ; undefined
    1420:	0000028c 	udf	#652
    1424:	00e0081a 	.inst	0x00e0081a ; undefined
    1428:	02000000 	.inst	0x02000000 ; undefined
    142c:	0000032c 	udf	#812
    1430:	0058091b 	.inst	0x0058091b ; undefined
    1434:	09080000 	.inst	0x09080000 ; undefined
    1438:	006c6f63 	.inst	0x006c6f63 ; undefined
    143c:	58091c03 	ldr	x3, 137bc <GPR_FRAME_SIZE+0x136bc>
    1440:	0c000000 	st4	{v0.8b-v3.8b}, [x0]
    1444:	e6080a00 	.inst	0xe6080a00 ; undefined
    1448:	01000000 	.inst	0x01000000 ; undefined
    144c:	02a10801 	.inst	0x02a10801 ; undefined
    1450:	a3030000 	.inst	0xa3030000 ; undefined
    1454:	03000001 	.inst	0x03000001 ; undefined
    1458:	00b3031d 	.inst	0x00b3031d ; undefined
    145c:	20050000 	.inst	0x20050000 ; undefined
    1460:	0001251f 	.inst	0x0001251f ; undefined
    1464:	01940200 	.inst	0x01940200 ; undefined
    1468:	08200000 	.inst	0x08200000 ; undefined
    146c:	000000e0 	udf	#224
    1470:	01a90200 	.inst	0x01a90200 ; undefined
    1474:	11210000 	add	w0, w0, #0x840
    1478:	000000ed 	udf	#237
    147c:	02060208 	.inst	0x02060208 ; undefined
    1480:	0f220000 	fdot	v0.2s, v0.8b, v2.4b[1]
    1484:	000000a7 	udf	#167
    1488:	99030018 	stlur	w24, [x0, #48]
    148c:	03000003 	.inst	0x03000003 ; undefined
    1490:	00f90323 	.inst	0x00f90323 ; undefined
    1494:	2a0b0000 	orr	w0, w0, w11
    1498:	03000005 	.inst	0x03000005 ; undefined
    149c:	01431028 	.inst	0x01431028 ; undefined
    14a0:	250c0000 	cmpge	p0.b, p0/z, z0.b, #12
    14a4:	00000001 	udf	#1
    14a8:	0013780d 	.inst	0x0013780d ; undefined
    14ac:	01030100 	.inst	0x01030100 ; undefined
    14b0:	400039e4 	.inst	0x400039e4 ; undefined
    14b4:	00000000 	udf	#0
    14b8:	00000054 	udf	#84
    14bc:	00000000 	udf	#0
    14c0:	5a009c01 	.inst	0x5a009c01 ; undefined
    14c4:	05000001 	orr	z1.s, z1.s, #0x1
    14c8:	11080100 	add	w0, w8, #0x200
    14cc:	06000009 	.inst	0x06000009 ; undefined
    14d0:	00000213 	udf	#531
    14d4:	0003e81d 	.inst	0x0003e81d ; undefined
    14d8:	00000000 	udf	#0
    14dc:	003a3800 	.inst	0x003a3800 ; NYI
    14e0:	00000040 	udf	#64
    14e4:	00005400 	udf	#21504
    14e8:	00000000 	udf	#0
    14ec:	000a2f00 	.inst	0x000a2f00 ; undefined
    14f0:	07040100 	.inst	0x07040100 ; undefined
    14f4:	0000031a 	udf	#794
    14f8:	9a060101 	adc	x1, x8, x6
    14fc:	01000002 	.inst	0x01000002 ; undefined
    1500:	02980801 	.inst	0x02980801 ; undefined
    1504:	02010000 	.inst	0x02010000 ; undefined
    1508:	0003bb05 	.inst	0x0003bb05 ; undefined
    150c:	07020100 	.inst	0x07020100 ; undefined
    1510:	000001de 	udf	#478
    1514:	69050407 	stgp	x7, x1, [x0, #160]
    1518:	0300746e 	.inst	0x0300746e ; undefined
    151c:	000002e8 	udf	#744
    1520:	2e162502 	.inst	0x2e162502 ; undefined
    1524:	01000000 	.inst	0x01000000 ; undefined
    1528:	03790508 	.inst	0x03790508 ; undefined
    152c:	08010000 	stxrb	w1, w0, [x0]
    1530:	00031007 	.inst	0x00031007 ; undefined
    1534:	05080100 	.inst	0x05080100 ; undefined
    1538:	0000037e 	udf	#894
    153c:	15070801 	b	41c3540 <GPR_FRAME_SIZE+0x41c3440>
    1540:	08000003 	stxrb	w0, w3, [x0]
    1544:	002e0407 	.inst	0x002e0407 ; NYI
    1548:	12030000 	and	w0, w0, #0x20000000
    154c:	0000a70e 	udf	#42766
    1550:	02d10400 	.inst	0x02d10400 ; undefined
    1554:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    1558:	000003a4 	udf	#932
    155c:	03f80401 	.inst	0x03f80401 ; undefined
    1560:	04020000 	.inst	0x04020000 ; undefined
    1564:	00000361 	udf	#865
    1568:	06030003 	.inst	0x06030003 ; undefined
    156c:	03000002 	.inst	0x03000002 ; undefined
    1570:	00800317 	.inst	0x00800317 ; undefined
    1574:	10050000 	adr	x0, b574 <GPR_FRAME_SIZE+0xb474>
    1578:	0000e019 	udf	#57369
    157c:	028c0200 	.inst	0x028c0200 ; undefined
    1580:	081a0000 	stxrb	w26, w0, [x0]
    1584:	000000e0 	udf	#224
    1588:	032c0200 	.inst	0x032c0200 ; undefined
    158c:	091b0000 	.inst	0x091b0000 ; undefined
    1590:	00000058 	udf	#88
    1594:	6f630908 	mla	v8.8h, v8.8h, v3.h[6]
    1598:	1c03006c 	ldr	s12, 75a4 <GPR_FRAME_SIZE+0x74a4>
    159c:	00005809 	udf	#22537
    15a0:	0a000c00 	and	w0, w0, w0, lsl #3
    15a4:	0000e608 	udf	#58888
    15a8:	08010100 	stxrb	w1, w0, [x8]
    15ac:	000002a1 	udf	#673
    15b0:	0001a303 	.inst	0x0001a303 ; undefined
    15b4:	031d0300 	.inst	0x031d0300 ; undefined
    15b8:	000000b3 	udf	#179
    15bc:	251f2005 	cmplt	p5.b, p0/z, z0.b, #-1
    15c0:	02000001 	.inst	0x02000001 ; undefined
    15c4:	00000194 	udf	#404
    15c8:	00e00820 	.inst	0x00e00820 ; undefined
    15cc:	02000000 	.inst	0x02000000 ; undefined
    15d0:	000001a9 	udf	#425
    15d4:	00ed1121 	.inst	0x00ed1121 ; undefined
    15d8:	02080000 	.inst	0x02080000 ; undefined
    15dc:	00000206 	udf	#518
    15e0:	00a70f22 	.inst	0x00a70f22 ; undefined
    15e4:	00180000 	.inst	0x00180000 ; undefined
    15e8:	00039903 	.inst	0x00039903 ; undefined
    15ec:	03230300 	.inst	0x03230300 ; undefined
    15f0:	000000f9 	udf	#249
    15f4:	00052a0b 	.inst	0x00052a0b ; undefined
    15f8:	10280300 	adr	x0, 51658 <GPR_FRAME_SIZE+0x51558>
    15fc:	00000143 	udf	#323
    1600:	0001250c 	.inst	0x0001250c ; undefined
    1604:	900d0000 	adrp	x0, 1a001000 <GPR_FRAME_SIZE+0x1a000f00>
    1608:	01000013 	.inst	0x01000013 ; undefined
    160c:	3a380103 	.inst	0x3a380103 ; undefined
    1610:	00004000 	udf	#16384
    1614:	00540000 	.inst	0x00540000 ; undefined
    1618:	00000000 	udf	#0
    161c:	9c010000 	ldr	q0, 361c <GPR_FRAME_SIZE+0x351c>
    1620:	00015a00 	.inst	0x00015a00 ; undefined
    1624:	01000500 	.inst	0x01000500 ; undefined
    1628:	0009db08 	.inst	0x0009db08 ; undefined
    162c:	02130600 	.inst	0x02130600 ; undefined
    1630:	1c1d0000 	ldr	s0, 3b630 <GPR_FRAME_SIZE+0x3b530>
    1634:	00000004 	udf	#4
    1638:	8c000000 	.inst	0x8c000000 ; undefined
    163c:	0040003a 	.inst	0x0040003a ; undefined
    1640:	54000000 	b.eq	1640 <GPR_FRAME_SIZE+0x1540>  // b.none
    1644:	00000000 	udf	#0
    1648:	8f000000 	.inst	0x8f000000 ; undefined
    164c:	0100000a 	.inst	0x0100000a ; undefined
    1650:	031a0704 	.inst	0x031a0704 ; undefined
    1654:	01010000 	.inst	0x01010000 ; undefined
    1658:	00029a06 	.inst	0x00029a06 ; undefined
    165c:	08010100 	stxrb	w1, w0, [x8]
    1660:	00000298 	udf	#664
    1664:	bb050201 	.inst	0xbb050201 ; undefined
    1668:	01000003 	.inst	0x01000003 ; undefined
    166c:	01de0702 	.inst	0x01de0702 ; undefined
    1670:	04070000 	.inst	0x04070000 ; undefined
    1674:	746e6905 	.inst	0x746e6905 ; undefined
    1678:	02e80300 	.inst	0x02e80300 ; undefined
    167c:	25020000 	cmpge	p0.b, p0/z, z0.b, #2
    1680:	00002e16 	udf	#11798
    1684:	05080100 	.inst	0x05080100 ; undefined
    1688:	00000379 	udf	#889
    168c:	10070801 	adr	x1, f78c <GPR_FRAME_SIZE+0xf68c>
    1690:	01000003 	.inst	0x01000003 ; undefined
    1694:	037e0508 	.inst	0x037e0508 ; undefined
    1698:	08010000 	stxrb	w1, w0, [x0]
    169c:	00031507 	.inst	0x00031507 ; undefined
    16a0:	04070800 	.inst	0x04070800 ; undefined
    16a4:	0000002e 	udf	#46
    16a8:	a70e1203 	.inst	0xa70e1203 ; undefined
    16ac:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    16b0:	000002d1 	udf	#721
    16b4:	03a40400 	.inst	0x03a40400 ; undefined
    16b8:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    16bc:	000003f8 	udf	#1016
    16c0:	03610402 	.inst	0x03610402 ; undefined
    16c4:	00030000 	.inst	0x00030000 ; undefined
    16c8:	00020603 	.inst	0x00020603 ; undefined
    16cc:	03170300 	.inst	0x03170300 ; undefined
    16d0:	00000080 	udf	#128
    16d4:	e0191005 	ld1b	{za0h.b[w12, 5]}, p4/z, [x0, x25]
    16d8:	02000000 	.inst	0x02000000 ; undefined
    16dc:	0000028c 	udf	#652
    16e0:	00e0081a 	.inst	0x00e0081a ; undefined
    16e4:	02000000 	.inst	0x02000000 ; undefined
    16e8:	0000032c 	udf	#812
    16ec:	0058091b 	.inst	0x0058091b ; undefined
    16f0:	09080000 	.inst	0x09080000 ; undefined
    16f4:	006c6f63 	.inst	0x006c6f63 ; undefined
    16f8:	58091c03 	ldr	x3, 13a78 <GPR_FRAME_SIZE+0x13978>
    16fc:	0c000000 	st4	{v0.8b-v3.8b}, [x0]
    1700:	e6080a00 	.inst	0xe6080a00 ; undefined
    1704:	01000000 	.inst	0x01000000 ; undefined
    1708:	02a10801 	.inst	0x02a10801 ; undefined
    170c:	a3030000 	.inst	0xa3030000 ; undefined
    1710:	03000001 	.inst	0x03000001 ; undefined
    1714:	00b3031d 	.inst	0x00b3031d ; undefined
    1718:	20050000 	.inst	0x20050000 ; undefined
    171c:	0001251f 	.inst	0x0001251f ; undefined
    1720:	01940200 	.inst	0x01940200 ; undefined
    1724:	08200000 	.inst	0x08200000 ; undefined
    1728:	000000e0 	udf	#224
    172c:	01a90200 	.inst	0x01a90200 ; undefined
    1730:	11210000 	add	w0, w0, #0x840
    1734:	000000ed 	udf	#237
    1738:	02060208 	.inst	0x02060208 ; undefined
    173c:	0f220000 	fdot	v0.2s, v0.8b, v2.4b[1]
    1740:	000000a7 	udf	#167
    1744:	99030018 	stlur	w24, [x0, #48]
    1748:	03000003 	.inst	0x03000003 ; undefined
    174c:	00f90323 	.inst	0x00f90323 ; undefined
    1750:	2a0b0000 	orr	w0, w0, w11
    1754:	03000005 	.inst	0x03000005 ; undefined
    1758:	01431028 	.inst	0x01431028 ; undefined
    175c:	250c0000 	cmpge	p0.b, p0/z, z0.b, #12
    1760:	00000001 	udf	#1
    1764:	0013a90d 	.inst	0x0013a90d ; undefined
    1768:	01030100 	.inst	0x01030100 ; undefined
    176c:	40003a8c 	.inst	0x40003a8c ; undefined
    1770:	00000000 	udf	#0
    1774:	00000054 	udf	#84
    1778:	00000000 	udf	#0
    177c:	5a009c01 	.inst	0x5a009c01 ; undefined
    1780:	05000001 	orr	z1.s, z1.s, #0x1
    1784:	a5080100 	ld1rqw	{z0.s}, p0/z, [x8, x8, lsl #2]
    1788:	0600000a 	.inst	0x0600000a ; undefined
    178c:	00000213 	udf	#531
    1790:	0004501d 	.inst	0x0004501d ; undefined
    1794:	00000000 	udf	#0
    1798:	003ae000 	.inst	0x003ae000 ; NYI
    179c:	00000040 	udf	#64
    17a0:	00005400 	udf	#21504
    17a4:	00000000 	udf	#0
    17a8:	000aef00 	.inst	0x000aef00 ; undefined
    17ac:	07040100 	.inst	0x07040100 ; undefined
    17b0:	0000031a 	udf	#794
    17b4:	9a060101 	adc	x1, x8, x6
    17b8:	01000002 	.inst	0x01000002 ; undefined
    17bc:	02980801 	.inst	0x02980801 ; undefined
    17c0:	02010000 	.inst	0x02010000 ; undefined
    17c4:	0003bb05 	.inst	0x0003bb05 ; undefined
    17c8:	07020100 	.inst	0x07020100 ; undefined
    17cc:	000001de 	udf	#478
    17d0:	69050407 	stgp	x7, x1, [x0, #160]
    17d4:	0300746e 	.inst	0x0300746e ; undefined
    17d8:	000002e8 	udf	#744
    17dc:	2e162502 	.inst	0x2e162502 ; undefined
    17e0:	01000000 	.inst	0x01000000 ; undefined
    17e4:	03790508 	.inst	0x03790508 ; undefined
    17e8:	08010000 	stxrb	w1, w0, [x0]
    17ec:	00031007 	.inst	0x00031007 ; undefined
    17f0:	05080100 	.inst	0x05080100 ; undefined
    17f4:	0000037e 	udf	#894
    17f8:	15070801 	b	41c37fc <GPR_FRAME_SIZE+0x41c36fc>
    17fc:	08000003 	stxrb	w0, w3, [x0]
    1800:	002e0407 	.inst	0x002e0407 ; NYI
    1804:	12030000 	and	w0, w0, #0x20000000
    1808:	0000a70e 	udf	#42766
    180c:	02d10400 	.inst	0x02d10400 ; undefined
    1810:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    1814:	000003a4 	udf	#932
    1818:	03f80401 	.inst	0x03f80401 ; undefined
    181c:	04020000 	.inst	0x04020000 ; undefined
    1820:	00000361 	udf	#865
    1824:	06030003 	.inst	0x06030003 ; undefined
    1828:	03000002 	.inst	0x03000002 ; undefined
    182c:	00800317 	.inst	0x00800317 ; undefined
    1830:	10050000 	adr	x0, b830 <GPR_FRAME_SIZE+0xb730>
    1834:	0000e019 	udf	#57369
    1838:	028c0200 	.inst	0x028c0200 ; undefined
    183c:	081a0000 	stxrb	w26, w0, [x0]
    1840:	000000e0 	udf	#224
    1844:	032c0200 	.inst	0x032c0200 ; undefined
    1848:	091b0000 	.inst	0x091b0000 ; undefined
    184c:	00000058 	udf	#88
    1850:	6f630908 	mla	v8.8h, v8.8h, v3.h[6]
    1854:	1c03006c 	ldr	s12, 7860 <GPR_FRAME_SIZE+0x7760>
    1858:	00005809 	udf	#22537
    185c:	0a000c00 	and	w0, w0, w0, lsl #3
    1860:	0000e608 	udf	#58888
    1864:	08010100 	stxrb	w1, w0, [x8]
    1868:	000002a1 	udf	#673
    186c:	0001a303 	.inst	0x0001a303 ; undefined
    1870:	031d0300 	.inst	0x031d0300 ; undefined
    1874:	000000b3 	udf	#179
    1878:	251f2005 	cmplt	p5.b, p0/z, z0.b, #-1
    187c:	02000001 	.inst	0x02000001 ; undefined
    1880:	00000194 	udf	#404
    1884:	00e00820 	.inst	0x00e00820 ; undefined
    1888:	02000000 	.inst	0x02000000 ; undefined
    188c:	000001a9 	udf	#425
    1890:	00ed1121 	.inst	0x00ed1121 ; undefined
    1894:	02080000 	.inst	0x02080000 ; undefined
    1898:	00000206 	udf	#518
    189c:	00a70f22 	.inst	0x00a70f22 ; undefined
    18a0:	00180000 	.inst	0x00180000 ; undefined
    18a4:	00039903 	.inst	0x00039903 ; undefined
    18a8:	03230300 	.inst	0x03230300 ; undefined
    18ac:	000000f9 	udf	#249
    18b0:	00052a0b 	.inst	0x00052a0b ; undefined
    18b4:	10280300 	adr	x0, 51914 <GPR_FRAME_SIZE+0x51814>
    18b8:	00000143 	udf	#323
    18bc:	0001250c 	.inst	0x0001250c ; undefined
    18c0:	c20d0000 	.inst	0xc20d0000 ; undefined
    18c4:	01000013 	.inst	0x01000013 ; undefined
    18c8:	3ae00103 	.inst	0x3ae00103 ; undefined
    18cc:	00004000 	udf	#16384
    18d0:	00540000 	.inst	0x00540000 ; undefined
    18d4:	00000000 	udf	#0
    18d8:	9c010000 	ldr	q0, 38d8 <GPR_FRAME_SIZE+0x37d8>
    18dc:	0004d300 	.inst	0x0004d300 ; undefined
    18e0:	01000500 	.inst	0x01000500 ; undefined
    18e4:	000b6f08 	.inst	0x000b6f08 ; undefined
    18e8:	02130600 	.inst	0x02130600 ; undefined
    18ec:	831d0000 	.inst	0x831d0000 ; undefined
    18f0:	00000004 	udf	#4
    18f4:	34000000 	cbz	w0, 18f4 <GPR_FRAME_SIZE+0x17f4>
    18f8:	0040003b 	.inst	0x0040003b ; undefined
    18fc:	30000000 	adr	x0, 18fd <GPR_FRAME_SIZE+0x17fd>
    1900:	00000000 	udf	#0
    1904:	4f000000 	fdot	v0.4s, v0.16b, v0.4b[0]
    1908:	0200000b 	.inst	0x0200000b ; undefined
    190c:	031a0704 	.inst	0x031a0704 ; undefined
    1910:	01020000 	.inst	0x01020000 ; undefined
    1914:	00029a06 	.inst	0x00029a06 ; undefined
    1918:	08010200 	stxrb	w1, w0, [x16]
    191c:	00000298 	udf	#664
    1920:	bb050202 	.inst	0xbb050202 ; undefined
    1924:	02000003 	.inst	0x02000003 ; undefined
    1928:	01de0702 	.inst	0x01de0702 ; undefined
    192c:	04070000 	.inst	0x04070000 ; undefined
    1930:	746e6905 	.inst	0x746e6905 ; undefined
    1934:	05080200 	.inst	0x05080200 ; undefined
    1938:	00000379 	udf	#889
    193c:	00132904 	.inst	0x00132904 ; undefined
    1940:	1c280200 	ldr	s0, 51980 <GPR_FRAME_SIZE+0x51880>
    1944:	0000006b 	udf	#107
    1948:	10070802 	adr	x2, fa48 <GPR_FRAME_SIZE+0xf948>
    194c:	02000003 	.inst	0x02000003 ; undefined
    1950:	037e0508 	.inst	0x037e0508 ; undefined
    1954:	08020000 	stxrb	w2, w0, [x0]
    1958:	00031507 	.inst	0x00031507 ; undefined
    195c:	08010200 	stxrb	w1, w0, [x16]
    1960:	000002a1 	udf	#673
    1964:	2e040708 	.inst	0x2e040708 ; undefined
    1968:	03000000 	.inst	0x03000000 ; undefined
    196c:	045c0e03 	.inst	0x045c0e03 ; undefined
    1970:	6d010000 	stp	d0, d0, [x0, #16]
    1974:	0000000f 	udf	#15
    1978:	000b2c01 	.inst	0x000b2c01 ; undefined
    197c:	06010100 	.inst	0x06010100 ; undefined
    1980:	02000007 	.inst	0x02000007 ; undefined
    1984:	00129c01 	.inst	0x00129c01 ; undefined
    1988:	e6010300 	.inst	0xe6010300 ; undefined
    198c:	04000007 	add	z7.b, p0/m, z7.b, z0.b
    1990:	000d3e01 	.inst	0x000d3e01 ; undefined
    1994:	50010500 	adr	x0, 3a36 <GPR_FRAME_SIZE+0x3936>
    1998:	0600000d 	.inst	0x0600000d ; undefined
    199c:	00071701 	.inst	0x00071701 ; undefined
    19a0:	29010700 	stp	w0, w1, [x24, #8]
    19a4:	08000007 	stxrb	w0, w7, [x0]
    19a8:	0011cc01 	.inst	0x0011cc01 ; undefined
    19ac:	7c010900 	.inst	0x7c010900 ; undefined
    19b0:	0a00000a 	and	w10, w0, w0
    19b4:	000a8d01 	.inst	0x000a8d01 ; undefined
    19b8:	c3010b00 	.inst	0xc3010b00 ; undefined
    19bc:	0c00000e 	st4	{v14.8b-v17.8b}, [x0]
    19c0:	000e5c01 	.inst	0x000e5c01 ; undefined
    19c4:	cc010d00 	.inst	0xcc010d00 ; undefined
    19c8:	0e000010 	tbl	v16.8b, {v0.16b}, v0.8b
    19cc:	00103101 	.inst	0x00103101 ; undefined
    19d0:	cd010f00 	.inst	0xcd010f00 ; undefined
    19d4:	10000006 	adr	x6, 19d4 <GPR_FRAME_SIZE+0x18d4>
    19d8:	000e0701 	.inst	0x000e0701 ; undefined
    19dc:	af011100 	.inst	0xaf011100 ; undefined
    19e0:	1200000e 	and	w14, w0, #0x1
    19e4:	000fc101 	.inst	0x000fc101 ; undefined
    19e8:	53011300 	ubfx	w0, w24, #1, #4
    19ec:	1400000b 	b	1a18 <GPR_FRAME_SIZE+0x1918>
    19f0:	00125e01 	.inst	0x00125e01 ; undefined
    19f4:	87011500 	.inst	0x87011500 ; undefined
    19f8:	16000006 	b	fffffffff8001a10 <__stack_el0_top+0xffffffffb64f5a10>
    19fc:	00069901 	.inst	0x00069901 ; undefined
    1a00:	ab011700 	adds	x0, x24, x1, lsl #5
    1a04:	18000006 	ldr	w6, 1a04 <GPR_FRAME_SIZE+0x1904>
    1a08:	00114101 	.inst	0x00114101 ; undefined
    1a0c:	d5011900 	msr	s0_1_c1_c9_0, x0
    1a10:	1a000008 	adc	w8, w0, w0
    1a14:	0008e601 	.inst	0x0008e601 ; undefined
    1a18:	f7011b00 	.inst	0xf7011b00 ; undefined
    1a1c:	1c000008 	ldr	s8, 1a1c <GPR_FRAME_SIZE+0x191c>
    1a20:	00090801 	.inst	0x00090801 ; undefined
    1a24:	33011d00 	bfxil	w0, w8, #1, #7
    1a28:	1e000008 	.inst	0x1e000008 ; undefined
    1a2c:	00084a01 	.inst	0x00084a01 ; undefined
    1a30:	5c011f00 	ldr	d0, 3e10 <GPR_FRAME_SIZE+0x3d10>
    1a34:	20000008 	.inst	0x20000008 ; undefined
    1a38:	00086e01 	.inst	0x00086e01 ; undefined
    1a3c:	53012100 	ubfx	w0, w8, #1, #8
    1a40:	22000009 	.inst	0x22000009 ; undefined
    1a44:	0011fb01 	.inst	0x0011fb01 ; undefined
    1a48:	72012300 	ands	w0, w24, #0x800000ff
    1a4c:	2400000d 	cmphs	p13.b, p0/z, z0.b, z0.b
    1a50:	000d8201 	.inst	0x000d8201 ; undefined
    1a54:	92012500 	and	x0, x8, #0x800001ff800001ff
    1a58:	2600000d 	.inst	0x2600000d ; undefined
    1a5c:	00088001 	.inst	0x00088001 ; undefined
    1a60:	3b012700 	.inst	0x3b012700 ; undefined
    1a64:	28000007 	stnp	w7, w0, [x0]
    1a68:	00074b01 	.inst	0x00074b01 ; undefined
    1a6c:	e0012900 	ld1b	{za0h.b[w13, 0]}, p2/z, [x8, x1]
    1a70:	2a000006 	orr	w6, w0, w0
    1a74:	00122001 	.inst	0x00122001 ; undefined
    1a78:	bf012b00 	.inst	0xbf012b00 ; undefined
    1a7c:	2c00000a 	stnp	s10, s0, [x0]
    1a80:	000f7d01 	.inst	0x000f7d01 ; undefined
    1a84:	4c012d00 	.inst	0x4c012d00 ; undefined
    1a88:	2e00000e 	ext	v14.8b, v0.8b, v0.8b, #0
    1a8c:	0007ab01 	.inst	0x0007ab01 ; undefined
    1a90:	bc012f00 	str	s0, [x24, #18]!
    1a94:	30000007 	adr	x7, 1a95 <GPR_FRAME_SIZE+0x1995>
    1a98:	00123301 	.inst	0x00123301 ; undefined
    1a9c:	2e013100 	ext	v0.8b, v8.8b, v1.8b, #6
    1aa0:	3200000d 	orr	w13, w0, #0x1
    1aa4:	000ad501 	.inst	0x000ad501 ; undefined
    1aa8:	3c013300 	stur	b0, [x24, #19]
    1aac:	3400000e 	cbz	w14, 1aac <GPR_FRAME_SIZE+0x19ac>
    1ab0:	000e2c01 	.inst	0x000e2c01 ; undefined
    1ab4:	1c013500 	ldr	s0, 4154 <GPR_FRAME_SIZE+0x4054>
    1ab8:	3600000e 	tbz	w14, #0, 1ab8 <GPR_FRAME_SIZE+0x19b8>
    1abc:	000aaf01 	.inst	0x000aaf01 ; undefined
    1ac0:	7c013700 	str	h0, [x24], #19
    1ac4:	3800000c 	sturb	w12, [x0]
    1ac8:	000c6601 	.inst	0x000c6601 ; undefined
    1acc:	50013900 	adr	x0, 41ee <GPR_FRAME_SIZE+0x40ee>
    1ad0:	3a00000c 	adcs	w12, w0, w0
    1ad4:	000c3a01 	.inst	0x000c3a01 ; undefined
    1ad8:	24013b00 	cmpeq	p0.b, p6/z, z24.b, z1.d
    1adc:	3c00000c 	stur	b12, [x0]
    1ae0:	000c0e01 	.inst	0x000c0e01 ; undefined
    1ae4:	f8013d00 	str	x0, [x8, #19]!
    1ae8:	3e00000b 	.inst	0x3e00000b ; undefined
    1aec:	000be201 	.inst	0x000be201 ; undefined
    1af0:	db013f00 	.inst	0xdb013f00 ; undefined
    1af4:	4000000d 	.inst	0x4000000d ; undefined
    1af8:	000da201 	.inst	0x000da201 ; undefined
    1afc:	6d014100 	stp	d0, d16, [x8, #16]
    1b00:	42000012 	.inst	0x42000012 ; undefined
    1b04:	00067001 	.inst	0x00067001 ; undefined
    1b08:	07014300 	.inst	0x07014300 ; undefined
    1b0c:	44000008 	.inst	0x44000008 ; undefined
    1b10:	00064501 	.inst	0x00064501 ; undefined
    1b14:	1d014500 	cpypwn	[x0]!, [x1]!, x8!
    1b18:	46000008 	.inst	0x46000008 ; undefined
    1b1c:	000e6b01 	.inst	0x000e6b01 ; undefined
    1b20:	d6014700 	.inst	0xd6014700 ; undefined
    1b24:	4800000e 	stxrh	w0, w14, [x0]
    1b28:	000e9801 	.inst	0x000e9801 ; undefined
    1b2c:	b5014900 	cbnz	x0, 444c <GPR_FRAME_SIZE+0x434c>
    1b30:	4a000008 	eor	w8, w0, w0
    1b34:	0008c501 	.inst	0x0008c501 ; undefined
    1b38:	ac014b00 	stnp	q0, q18, [x24, #32]
    1b3c:	4c000009 	st4	{v9.16b-v12.16b}, [x0]
    1b40:	000db901 	.inst	0x000db901 ; undefined
    1b44:	5a014d00 	.inst	0x5a014d00 ; undefined
    1b48:	4e00000a 	tbl	v10.16b, {v0.16b}, v0.16b
    1b4c:	000a6b01 	.inst	0x000a6b01 ; undefined
    1b50:	bb014f00 	.inst	0xbb014f00 ; undefined
    1b54:	5000000c 	adr	x12, 1b56 <GPR_FRAME_SIZE+0x1a56>
    1b58:	0006bd01 	.inst	0x0006bd01 ; undefined
    1b5c:	fc015100 	stur	d0, [x8, #21]
    1b60:	5200000a 	eor	w10, w0, #0x1
    1b64:	000b0c01 	.inst	0x000b0c01 ; undefined
    1b68:	1c015300 	ldr	s0, 45c8 <GPR_FRAME_SIZE+0x44c8>
    1b6c:	5400000b 	b.lt	1b6c <GPR_FRAME_SIZE+0x1a6c>  // b.tstop
    1b70:	000f4501 	.inst	0x000f4501 ; undefined
    1b74:	59015500 	.inst	0x59015500 ; undefined
    1b78:	5600000f 	.inst	0x5600000f ; undefined
    1b7c:	000a9b01 	.inst	0x000a9b01 ; undefined
    1b80:	cf015700 	.inst	0xcf015700 ; undefined
    1b84:	5800000b 	ldr	x11, 1b84 <GPR_FRAME_SIZE+0x1a84>
    1b88:	0011db01 	.inst	0x0011db01 ; undefined
    1b8c:	6f015900 	.inst	0x6f015900 ; undefined
    1b90:	5a000007 	sbc	w7, w0, w0
    1b94:	00078401 	.inst	0x00078401 ; undefined
    1b98:	a2015b00 	.inst	0xa2015b00 ; undefined
    1b9c:	5c000008 	ldr	d8, 1b9c <GPR_FRAME_SIZE+0x1a9c>
    1ba0:	000ca801 	.inst	0x000ca801 ; undefined
    1ba4:	4a015d00 	eor	w0, w8, w1, lsl #23
    1ba8:	5e000012 	sha1c	q18, s0, v0.4s
    1bac:	000d0e01 	.inst	0x000d0e01 ; undefined
    1bb0:	1e015f00 	.inst	0x1e015f00 ; undefined
    1bb4:	6000000d 	.inst	0x6000000d ; undefined
    1bb8:	00063301 	.inst	0x00063301 ; undefined
    1bbc:	98016100 	ldrsw	x0, 47dc <GPR_FRAME_SIZE+0x46dc>
    1bc0:	62000011 	.inst	0x62000011 ; undefined
    1bc4:	00091901 	.inst	0x00091901 ; undefined
    1bc8:	ac016300 	stnp	q0, q24, [x24, #32]
    1bcc:	64000011 	.inst	0x64000011 ; undefined
    1bd0:	000eff01 	.inst	0x000eff01 ; undefined
    1bd4:	92016500 	and	x0, x8, #0x81ffffff81ffffff
    1bd8:	6600000c 	.inst	0x6600000c ; undefined
    1bdc:	00092e01 	.inst	0x00092e01 ; undefined
    1be0:	b2016700 	orr	x0, x24, #0x81ffffff81ffffff
    1be4:	6800000f 	.inst	0x6800000f ; undefined
    1be8:	00100901 	.inst	0x00100901 ; undefined
    1bec:	1d016900 	stlur	b0, [x8, #22]
    1bf0:	6a000010 	ands	w16, w0, w0
    1bf4:	00088f01 	.inst	0x00088f01 ; undefined
    1bf8:	ea016b00 	ands	x0, x24, x1, lsl #26
    1bfc:	6c000011 	stnp	d17, d0, [x0]
    1c00:	00079901 	.inst	0x00079901 ; undefined
    1c04:	7f016d00 	.inst	0x7f016d00 ; undefined
    1c08:	6e00000b 	ext	v11.16b, v0.16b, v0.16b, #0
    1c0c:	000d6201 	.inst	0x000d6201 ; undefined
    1c10:	3f016f00 	.inst	0x3f016f00 ; undefined
    1c14:	70000009 	adr	x9, 1c17 <GPR_FRAME_SIZE+0x1b17>
    1c18:	00104c01 	.inst	0x00104c01 ; undefined
    1c1c:	e3017100 	.inst	0xe3017100 ; undefined
    1c20:	72000010 	ands	w16, w0, #0x1
    1c24:	000cd001 	.inst	0x000cd001 ; undefined
    1c28:	ad017300 	stp	q0, q28, [x24, #32]
    1c2c:	74000012 	.inst	0x74000012 ; undefined
    1c30:	000eec01 	.inst	0x000eec01 ; undefined
    1c34:	e5017500 	stnt1w	{z0.s}, p5, [x8, x1, lsl #2]
    1c38:	7600000a 	.inst	0x7600000a ; undefined
    1c3c:	00106001 	.inst	0x00106001 ; undefined
    1c40:	d4017700 	.inst	0xd4017700 ; undefined
    1c44:	78000009 	sturh	w9, [x0]
    1c48:	000b9501 	.inst	0x000b9501 ; undefined
    1c4c:	bf017900 	.inst	0xbf017900 ; undefined
    1c50:	7a00000b 	sbcs	w11, w0, w0
    1c54:	0012bc01 	.inst	0x0012bc01 ; undefined
    1c58:	d4017b00 	.inst	0xd4017b00 ; undefined
    1c5c:	7c000012 	stur	h18, [x0]
    1c60:	0012ec01 	.inst	0x0012ec01 ; undefined
    1c64:	04017d00 	mls	z0.b, p7/m, z8.b, z1.b
    1c68:	7e000013 	.inst	0x7e000013 ; undefined
    1c6c:	00107701 	.inst	0x00107701 ; undefined
    1c70:	6a017f00 	ands	w0, w24, w1, lsl #31
    1c74:	80000011 	.inst	0x80000011 ; undefined
    1c78:	00118101 	.inst	0x00118101 ; undefined
    1c7c:	95018100 	bl	406207c <GPR_FRAME_SIZE+0x4061f7c>
    1c80:	82000010 	.inst	0x82000010 ; undefined
    1c84:	000f9501 	.inst	0x000f9501 ; undefined
    1c88:	3b018300 	.inst	0x3b018300 ; undefined
    1c8c:	8400000b 	ld1sb	{z11.s}, p0/z, [x0, z0.s, uxtw]
    1c90:	0007cd01 	.inst	0x0007cd01 ; undefined
    1c94:	52018500 	eor	w0, w8, #0x80018001
    1c98:	86000011 	.inst	0x86000011 ; undefined
    1c9c:	00075b01 	.inst	0x00075b01 ; undefined
    1ca0:	f3018700 	.inst	0xf3018700 ; undefined
    1ca4:	88000006 	stxr	w0, w6, [x0]
    1ca8:	00120b01 	.inst	0x00120b01 ; undefined
    1cac:	a8018900 	stnp	x0, x2, [x8, #24]
    1cb0:	8a000010 	and	x16, x0, x0
    1cb4:	000b6a01 	.inst	0x000b6a01 ; undefined
    1cb8:	5c018b00 	ldr	d0, 4e18 <GPR_FRAME_SIZE+0x4d18>
    1cbc:	8c000006 	.inst	0x8c000006 ; undefined
    1cc0:	000bab01 	.inst	0x000bab01 ; undefined
    1cc4:	c9018d00 	.inst	0xc9018d00 ; undefined
    1cc8:	8e00000d 	.inst	0x8e00000d ; undefined
    1ccc:	000e8201 	.inst	0x000e8201 ; undefined
    1cd0:	ba018f00 	.inst	0xba018f00 ; undefined
    1cd4:	90000010 	adrp	x16, 1000 <GPR_FRAME_SIZE+0xf00>
    1cd8:	000f2f01 	.inst	0x000f2f01 ; undefined
    1cdc:	f1019100 	subs	x0, x8, #0x64
    1ce0:	9200000d 	and	x13, x0, #0x100000001
    1ce4:	00112e01 	.inst	0x00112e01 ; undefined
    1ce8:	17019300 	b	fffffffffc0668e8 <__stack_el0_top+0xffffffffba55a8e8>
    1cec:	94000011 	bl	1d30 <GPR_FRAME_SIZE+0x1c30>
    1cf0:	000f1801 	.inst	0x000f1801 ; undefined
    1cf4:	64019500 	.inst	0x64019500 ; undefined
    1cf8:	96000009 	bl	fffffffff8001d1c <__stack_el0_top+0xffffffffb64f5d1c>
    1cfc:	00097c01 	.inst	0x00097c01 ; undefined
    1d00:	94019700 	bl	67900 <GPR_FRAME_SIZE+0x67800>
    1d04:	98000009 	ldrsw	x9, 1d04 <GPR_FRAME_SIZE+0x1c04>
    1d08:	000fd901 	.inst	0x000fd901 ; undefined
    1d0c:	bc019900 	.inst	0xbc019900 ; undefined
    1d10:	9a000009 	adc	x9, x0, x0
    1d14:	000ff101 	.inst	0x000ff101 ; undefined
    1d18:	ea019b00 	ands	x0, x24, x1, lsl #38
    1d1c:	9c000009 	ldr	q9, 1d1c <GPR_FRAME_SIZE+0x1c1c>
    1d20:	000a0201 	.inst	0x000a0201 ; undefined
    1d24:	1a019d00 	.inst	0x1a019d00 ; undefined
    1d28:	9e00000a 	.inst	0x9e00000a ; undefined
    1d2c:	000a3201 	.inst	0x000a3201 ; undefined
    1d30:	4a019f00 	.inst	0x4a019f00 ; undefined
    1d34:	a000000a 	ld1b	{z10.b-z11.b}, pn8/z, [x0, x0]
    1d38:	07fc0400 	.inst	0x07fc0400 ; undefined
    1d3c:	a7030000 	.inst	0xa7030000 ; undefined
    1d40:	00008703 	udf	#34563
    1d44:	13f60500 	.inst	0x13f60500 ; undefined
    1d48:	1d040000 	.inst	0x1d040000 ; undefined
    1d4c:	00000479 	udf	#1145
    1d50:	00005f03 	udf	#24323
    1d54:	f7050000 	.inst	0xf7050000 ; undefined
    1d58:	05000010 	orr	z16.s, z16.s, #0x1
    1d5c:	00048a07 	.inst	0x00048a07 ; undefined
    1d60:	045c0300 	.inst	0x045c0300 ; undefined
    1d64:	09000000 	.inst	0x09000000 ; undefined
    1d68:	000013da 	udf	#5082
    1d6c:	5c0c1c04 	ldr	d4, 1a0ec <GPR_FRAME_SIZE+0x19fec>
    1d70:	a0000004 	ld1b	{z4.b-z5.b}, pn8/z, [x0, x0]
    1d74:	03000004 	.inst	0x03000004 ; undefined
    1d78:	0000005f 	udf	#95
    1d7c:	140a0a00 	b	28457c <GPR_FRAME_SIZE+0x28447c>
    1d80:	1b040000 	madd	w0, w0, w4, w0
    1d84:	00005f08 	udf	#24328
    1d88:	141e0b00 	b	784988 <GPR_FRAME_SIZE+0x784888>
    1d8c:	08010000 	stxrb	w1, w0, [x0]
    1d90:	003b3406 	.inst	0x003b3406 ; NYI
    1d94:	00000040 	udf	#64
    1d98:	00003000 	udf	#12288
    1d9c:	00000000 	udf	#0
    1da0:	0c9c0100 	st4	{v0.8b-v3.8b}, [x8], x28
    1da4:	000013f0 	udf	#5104
    1da8:	5f090a01 	.inst	0x5f090a01 ; undefined
    1dac:	02000000 	.inst	0x02000000 ; undefined
    1db0:	00007891 	udf	#30865
    1db4:	0000015a 	udf	#346
    1db8:	08010005 	stxrb	w1, w5, [x0]
    1dbc:	00000c37 	udf	#3127
    1dc0:	00021306 	.inst	0x00021306 ; undefined
    1dc4:	04b61d00 	uqsub	z0.s, z8.s, z22.s
    1dc8:	00000000 	udf	#0
    1dcc:	3b640000 	.inst	0x3b640000 ; undefined
    1dd0:	00004000 	udf	#16384
    1dd4:	00540000 	.inst	0x00540000 ; undefined
    1dd8:	00000000 	udf	#0
    1ddc:	0bd10000 	.inst	0x0bd10000 ; undefined
    1de0:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    1de4:	00031a07 	.inst	0x00031a07 ; undefined
    1de8:	06010100 	.inst	0x06010100 ; undefined
    1dec:	0000029a 	udf	#666
    1df0:	98080101 	ldrsw	x1, 11e10 <GPR_FRAME_SIZE+0x11d10>
    1df4:	01000002 	.inst	0x01000002 ; undefined
    1df8:	03bb0502 	.inst	0x03bb0502 ; undefined
    1dfc:	02010000 	.inst	0x02010000 ; undefined
    1e00:	0001de07 	.inst	0x0001de07 ; undefined
    1e04:	05040700 	.inst	0x05040700 ; undefined
    1e08:	00746e69 	.inst	0x00746e69 ; undefined
    1e0c:	0002e803 	.inst	0x0002e803 ; undefined
    1e10:	16250200 	b	fffffffff8942610 <__stack_el0_top+0xffffffffb6e36610>
    1e14:	0000002e 	udf	#46
    1e18:	79050801 	strh	w1, [x0, #644]
    1e1c:	01000003 	.inst	0x01000003 ; undefined
    1e20:	03100708 	.inst	0x03100708 ; undefined
    1e24:	08010000 	stxrb	w1, w0, [x0]
    1e28:	00037e05 	.inst	0x00037e05 ; undefined
    1e2c:	07080100 	.inst	0x07080100 ; undefined
    1e30:	00000315 	udf	#789
    1e34:	2e040708 	.inst	0x2e040708 ; undefined
    1e38:	03000000 	.inst	0x03000000 ; undefined
    1e3c:	00a70e12 	.inst	0x00a70e12 ; undefined
    1e40:	d1040000 	sub	x0, x0, #0x100
    1e44:	00000002 	udf	#2
    1e48:	0003a404 	.inst	0x0003a404 ; undefined
    1e4c:	f8040100 	stur	x0, [x8, #64]
    1e50:	02000003 	.inst	0x02000003 ; undefined
    1e54:	00036104 	.inst	0x00036104 ; undefined
    1e58:	03000300 	.inst	0x03000300 ; undefined
    1e5c:	00000206 	udf	#518
    1e60:	80031703 	.inst	0x80031703 ; undefined
    1e64:	05000000 	orr	z0.s, z0.s, #0x1
    1e68:	00e01910 	.inst	0x00e01910 ; undefined
    1e6c:	8c020000 	.inst	0x8c020000 ; undefined
    1e70:	1a000002 	adc	w2, w0, w0
    1e74:	0000e008 	udf	#57352
    1e78:	2c020000 	stnp	s0, s0, [x0, #16]
    1e7c:	1b000003 	madd	w3, w0, w0, w0
    1e80:	00005809 	udf	#22537
    1e84:	63090800 	.inst	0x63090800 ; undefined
    1e88:	03006c6f 	.inst	0x03006c6f ; undefined
    1e8c:	0058091c 	.inst	0x0058091c ; undefined
    1e90:	000c0000 	.inst	0x000c0000 ; undefined
    1e94:	00e6080a 	.inst	0x00e6080a ; undefined
    1e98:	01010000 	.inst	0x01010000 ; undefined
    1e9c:	0002a108 	.inst	0x0002a108 ; undefined
    1ea0:	01a30300 	.inst	0x01a30300 ; undefined
    1ea4:	1d030000 	.inst	0x1d030000 ; undefined
    1ea8:	0000b303 	udf	#45827
    1eac:	1f200500 	fnmadd	s0, s8, s0, s1
    1eb0:	00000125 	udf	#293
    1eb4:	00019402 	.inst	0x00019402 ; undefined
    1eb8:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    1ebc:	00000000 	udf	#0
    1ec0:	0001a902 	.inst	0x0001a902 ; undefined
    1ec4:	ed112100 	.inst	0xed112100 ; undefined
    1ec8:	08000000 	stxrb	w0, w0, [x0]
    1ecc:	00020602 	.inst	0x00020602 ; undefined
    1ed0:	a70f2200 	.inst	0xa70f2200 ; undefined
    1ed4:	18000000 	ldr	w0, 1ed4 <GPR_FRAME_SIZE+0x1dd4>
    1ed8:	03990300 	.inst	0x03990300 ; undefined
    1edc:	23030000 	.inst	0x23030000 ; undefined
    1ee0:	0000f903 	udf	#63747
    1ee4:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    1ee8:	28030000 	stnp	w0, w0, [x0, #24]
    1eec:	00014310 	.inst	0x00014310 ; undefined
    1ef0:	01250c00 	.inst	0x01250c00 ; undefined
    1ef4:	0d000000 	st1	{v0.b}[0], [x0]
    1ef8:	00001436 	udf	#5174
    1efc:	64010301 	.inst	0x64010301 ; undefined
    1f00:	0040003b 	.inst	0x0040003b ; undefined
    1f04:	54000000 	b.eq	1f04 <GPR_FRAME_SIZE+0x1e04>  // b.none
    1f08:	00000000 	udf	#0
    1f0c:	01000000 	.inst	0x01000000 ; undefined
    1f10:	015a009c 	.inst	0x015a009c ; undefined
    1f14:	00050000 	.inst	0x00050000 ; undefined
    1f18:	0d010801 	.inst	0x0d010801 ; undefined
    1f1c:	13060000 	sbfiz	w0, w0, #26, #1
    1f20:	1d000002 	.inst	0x1d000002 ; undefined
    1f24:	000004ec 	udf	#1260
    1f28:	00000000 	udf	#0
    1f2c:	40003bb8 	.inst	0x40003bb8 ; undefined
    1f30:	00000000 	udf	#0
    1f34:	00000054 	udf	#84
    1f38:	00000000 	udf	#0
    1f3c:	00000c31 	udf	#3121
    1f40:	1a070401 	.inst	0x1a070401 ; undefined
    1f44:	01000003 	.inst	0x01000003 ; undefined
    1f48:	029a0601 	.inst	0x029a0601 ; undefined
    1f4c:	01010000 	.inst	0x01010000 ; undefined
    1f50:	00029808 	.inst	0x00029808 ; undefined
    1f54:	05020100 	orr	z0.d, z0.d, #0x1ff
    1f58:	000003bb 	udf	#955
    1f5c:	de070201 	.inst	0xde070201 ; undefined
    1f60:	07000001 	.inst	0x07000001 ; undefined
    1f64:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    1f68:	e8030074 	.inst	0xe8030074 ; undefined
    1f6c:	02000002 	.inst	0x02000002 ; undefined
    1f70:	002e1625 	.inst	0x002e1625 ; NYI
    1f74:	08010000 	stxrb	w1, w0, [x0]
    1f78:	00037905 	.inst	0x00037905 ; undefined
    1f7c:	07080100 	.inst	0x07080100 ; undefined
    1f80:	00000310 	udf	#784
    1f84:	7e050801 	.inst	0x7e050801 ; undefined
    1f88:	01000003 	.inst	0x01000003 ; undefined
    1f8c:	03150708 	.inst	0x03150708 ; undefined
    1f90:	07080000 	.inst	0x07080000 ; undefined
    1f94:	00002e04 	udf	#11780
    1f98:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    1f9c:	000000a7 	udf	#167
    1fa0:	0002d104 	.inst	0x0002d104 ; undefined
    1fa4:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    1fa8:	01000003 	.inst	0x01000003 ; undefined
    1fac:	0003f804 	.inst	0x0003f804 ; undefined
    1fb0:	61040200 	.inst	0x61040200 ; undefined
    1fb4:	03000003 	.inst	0x03000003 ; undefined
    1fb8:	02060300 	.inst	0x02060300 ; undefined
    1fbc:	17030000 	b	fffffffffc0c1fbc <__stack_el0_top+0xffffffffba5b5fbc>
    1fc0:	00008003 	udf	#32771
    1fc4:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    1fc8:	000000e0 	udf	#224
    1fcc:	00028c02 	.inst	0x00028c02 ; undefined
    1fd0:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    1fd4:	00000000 	udf	#0
    1fd8:	00032c02 	.inst	0x00032c02 ; undefined
    1fdc:	58091b00 	ldr	x0, 1433c <GPR_FRAME_SIZE+0x1423c>
    1fe0:	08000000 	stxrb	w0, w0, [x0]
    1fe4:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    1fe8:	091c0300 	.inst	0x091c0300 ; undefined
    1fec:	00000058 	udf	#88
    1ff0:	080a000c 	stxrb	w10, w12, [x0]
    1ff4:	000000e6 	udf	#230
    1ff8:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    1ffc:	03000002 	.inst	0x03000002 ; undefined
    2000:	000001a3 	udf	#419
    2004:	b3031d03 	.inst	0xb3031d03 ; undefined
    2008:	05000000 	orr	z0.s, z0.s, #0x1
    200c:	01251f20 	.inst	0x01251f20 ; undefined
    2010:	94020000 	bl	82010 <GPR_FRAME_SIZE+0x81f10>
    2014:	20000001 	.inst	0x20000001 ; undefined
    2018:	0000e008 	udf	#57352
    201c:	a9020000 	stp	x0, x0, [x0, #32]
    2020:	21000001 	.inst	0x21000001 ; undefined
    2024:	0000ed11 	udf	#60689
    2028:	06020800 	.inst	0x06020800 ; undefined
    202c:	22000002 	.inst	0x22000002 ; undefined
    2030:	0000a70f 	udf	#42767
    2034:	03001800 	.inst	0x03001800 ; undefined
    2038:	00000399 	udf	#921
    203c:	f9032303 	str	x3, [x24, #1600]
    2040:	0b000000 	add	w0, w0, w0
    2044:	0000052a 	udf	#1322
    2048:	43102803 	.inst	0x43102803 ; undefined
    204c:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    2050:	00000125 	udf	#293
    2054:	14510d00 	b	1445454 <GPR_FRAME_SIZE+0x1445354>
    2058:	03010000 	.inst	0x03010000 ; undefined
    205c:	003bb801 	.inst	0x003bb801 ; NYI
    2060:	00000040 	udf	#64
    2064:	00005400 	udf	#21504
    2068:	00000000 	udf	#0
    206c:	009c0100 	.inst	0x009c0100 ; undefined
    2070:	0000015a 	udf	#346
    2074:	08010005 	stxrb	w1, w5, [x0]
    2078:	00000dcb 	udf	#3531
    207c:	00021306 	.inst	0x00021306 ; undefined
    2080:	051f1d00 	mov	z0.b, p15/z, #-24
    2084:	00000000 	udf	#0
    2088:	3c0c0000 	stur	b0, [x0, #192]
    208c:	00004000 	udf	#16384
    2090:	00540000 	.inst	0x00540000 ; undefined
    2094:	00000000 	udf	#0
    2098:	0c910000 	st4	{v0.8b-v3.8b}, [x0], x17
    209c:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    20a0:	00031a07 	.inst	0x00031a07 ; undefined
    20a4:	06010100 	.inst	0x06010100 ; undefined
    20a8:	0000029a 	udf	#666
    20ac:	98080101 	ldrsw	x1, 120cc <GPR_FRAME_SIZE+0x11fcc>
    20b0:	01000002 	.inst	0x01000002 ; undefined
    20b4:	03bb0502 	.inst	0x03bb0502 ; undefined
    20b8:	02010000 	.inst	0x02010000 ; undefined
    20bc:	0001de07 	.inst	0x0001de07 ; undefined
    20c0:	05040700 	.inst	0x05040700 ; undefined
    20c4:	00746e69 	.inst	0x00746e69 ; undefined
    20c8:	0002e803 	.inst	0x0002e803 ; undefined
    20cc:	16250200 	b	fffffffff89428cc <__stack_el0_top+0xffffffffb6e368cc>
    20d0:	0000002e 	udf	#46
    20d4:	79050801 	strh	w1, [x0, #644]
    20d8:	01000003 	.inst	0x01000003 ; undefined
    20dc:	03100708 	.inst	0x03100708 ; undefined
    20e0:	08010000 	stxrb	w1, w0, [x0]
    20e4:	00037e05 	.inst	0x00037e05 ; undefined
    20e8:	07080100 	.inst	0x07080100 ; undefined
    20ec:	00000315 	udf	#789
    20f0:	2e040708 	.inst	0x2e040708 ; undefined
    20f4:	03000000 	.inst	0x03000000 ; undefined
    20f8:	00a70e12 	.inst	0x00a70e12 ; undefined
    20fc:	d1040000 	sub	x0, x0, #0x100
    2100:	00000002 	udf	#2
    2104:	0003a404 	.inst	0x0003a404 ; undefined
    2108:	f8040100 	stur	x0, [x8, #64]
    210c:	02000003 	.inst	0x02000003 ; undefined
    2110:	00036104 	.inst	0x00036104 ; undefined
    2114:	03000300 	.inst	0x03000300 ; undefined
    2118:	00000206 	udf	#518
    211c:	80031703 	.inst	0x80031703 ; undefined
    2120:	05000000 	orr	z0.s, z0.s, #0x1
    2124:	00e01910 	.inst	0x00e01910 ; undefined
    2128:	8c020000 	.inst	0x8c020000 ; undefined
    212c:	1a000002 	adc	w2, w0, w0
    2130:	0000e008 	udf	#57352
    2134:	2c020000 	stnp	s0, s0, [x0, #16]
    2138:	1b000003 	madd	w3, w0, w0, w0
    213c:	00005809 	udf	#22537
    2140:	63090800 	.inst	0x63090800 ; undefined
    2144:	03006c6f 	.inst	0x03006c6f ; undefined
    2148:	0058091c 	.inst	0x0058091c ; undefined
    214c:	000c0000 	.inst	0x000c0000 ; undefined
    2150:	00e6080a 	.inst	0x00e6080a ; undefined
    2154:	01010000 	.inst	0x01010000 ; undefined
    2158:	0002a108 	.inst	0x0002a108 ; undefined
    215c:	01a30300 	.inst	0x01a30300 ; undefined
    2160:	1d030000 	.inst	0x1d030000 ; undefined
    2164:	0000b303 	udf	#45827
    2168:	1f200500 	fnmadd	s0, s8, s0, s1
    216c:	00000125 	udf	#293
    2170:	00019402 	.inst	0x00019402 ; undefined
    2174:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    2178:	00000000 	udf	#0
    217c:	0001a902 	.inst	0x0001a902 ; undefined
    2180:	ed112100 	.inst	0xed112100 ; undefined
    2184:	08000000 	stxrb	w0, w0, [x0]
    2188:	00020602 	.inst	0x00020602 ; undefined
    218c:	a70f2200 	.inst	0xa70f2200 ; undefined
    2190:	18000000 	ldr	w0, 2190 <GPR_FRAME_SIZE+0x2090>
    2194:	03990300 	.inst	0x03990300 ; undefined
    2198:	23030000 	.inst	0x23030000 ; undefined
    219c:	0000f903 	udf	#63747
    21a0:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    21a4:	28030000 	stnp	w0, w0, [x0, #24]
    21a8:	00014310 	.inst	0x00014310 ; undefined
    21ac:	01250c00 	.inst	0x01250c00 ; undefined
    21b0:	0d000000 	st1	{v0.b}[0], [x0]
    21b4:	00001469 	udf	#5225
    21b8:	0c010301 	.inst	0x0c010301 ; undefined
    21bc:	0040003c 	.inst	0x0040003c ; undefined
    21c0:	54000000 	b.eq	21c0 <GPR_FRAME_SIZE+0x20c0>  // b.none
    21c4:	00000000 	udf	#0
    21c8:	01000000 	.inst	0x01000000 ; undefined
    21cc:	015a009c 	.inst	0x015a009c ; undefined
    21d0:	00050000 	.inst	0x00050000 ; undefined
    21d4:	0e950801 	.inst	0x0e950801 ; undefined
    21d8:	13060000 	sbfiz	w0, w0, #26, #1
    21dc:	1d000002 	.inst	0x1d000002 ; undefined
    21e0:	00000552 	udf	#1362
    21e4:	00000000 	udf	#0
    21e8:	40003c60 	.inst	0x40003c60 ; undefined
    21ec:	00000000 	udf	#0
    21f0:	00000054 	udf	#84
    21f4:	00000000 	udf	#0
    21f8:	00000cf1 	udf	#3313
    21fc:	1a070401 	.inst	0x1a070401 ; undefined
    2200:	01000003 	.inst	0x01000003 ; undefined
    2204:	029a0601 	.inst	0x029a0601 ; undefined
    2208:	01010000 	.inst	0x01010000 ; undefined
    220c:	00029808 	.inst	0x00029808 ; undefined
    2210:	05020100 	orr	z0.d, z0.d, #0x1ff
    2214:	000003bb 	udf	#955
    2218:	de070201 	.inst	0xde070201 ; undefined
    221c:	07000001 	.inst	0x07000001 ; undefined
    2220:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    2224:	e8030074 	.inst	0xe8030074 ; undefined
    2228:	02000002 	.inst	0x02000002 ; undefined
    222c:	002e1625 	.inst	0x002e1625 ; NYI
    2230:	08010000 	stxrb	w1, w0, [x0]
    2234:	00037905 	.inst	0x00037905 ; undefined
    2238:	07080100 	.inst	0x07080100 ; undefined
    223c:	00000310 	udf	#784
    2240:	7e050801 	.inst	0x7e050801 ; undefined
    2244:	01000003 	.inst	0x01000003 ; undefined
    2248:	03150708 	.inst	0x03150708 ; undefined
    224c:	07080000 	.inst	0x07080000 ; undefined
    2250:	00002e04 	udf	#11780
    2254:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    2258:	000000a7 	udf	#167
    225c:	0002d104 	.inst	0x0002d104 ; undefined
    2260:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    2264:	01000003 	.inst	0x01000003 ; undefined
    2268:	0003f804 	.inst	0x0003f804 ; undefined
    226c:	61040200 	.inst	0x61040200 ; undefined
    2270:	03000003 	.inst	0x03000003 ; undefined
    2274:	02060300 	.inst	0x02060300 ; undefined
    2278:	17030000 	b	fffffffffc0c2278 <__stack_el0_top+0xffffffffba5b6278>
    227c:	00008003 	udf	#32771
    2280:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    2284:	000000e0 	udf	#224
    2288:	00028c02 	.inst	0x00028c02 ; undefined
    228c:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    2290:	00000000 	udf	#0
    2294:	00032c02 	.inst	0x00032c02 ; undefined
    2298:	58091b00 	ldr	x0, 145f8 <GPR_FRAME_SIZE+0x144f8>
    229c:	08000000 	stxrb	w0, w0, [x0]
    22a0:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    22a4:	091c0300 	.inst	0x091c0300 ; undefined
    22a8:	00000058 	udf	#88
    22ac:	080a000c 	stxrb	w10, w12, [x0]
    22b0:	000000e6 	udf	#230
    22b4:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    22b8:	03000002 	.inst	0x03000002 ; undefined
    22bc:	000001a3 	udf	#419
    22c0:	b3031d03 	.inst	0xb3031d03 ; undefined
    22c4:	05000000 	orr	z0.s, z0.s, #0x1
    22c8:	01251f20 	.inst	0x01251f20 ; undefined
    22cc:	94020000 	bl	822cc <GPR_FRAME_SIZE+0x821cc>
    22d0:	20000001 	.inst	0x20000001 ; undefined
    22d4:	0000e008 	udf	#57352
    22d8:	a9020000 	stp	x0, x0, [x0, #32]
    22dc:	21000001 	.inst	0x21000001 ; undefined
    22e0:	0000ed11 	udf	#60689
    22e4:	06020800 	.inst	0x06020800 ; undefined
    22e8:	22000002 	.inst	0x22000002 ; undefined
    22ec:	0000a70f 	udf	#42767
    22f0:	03001800 	.inst	0x03001800 ; undefined
    22f4:	00000399 	udf	#921
    22f8:	f9032303 	str	x3, [x24, #1600]
    22fc:	0b000000 	add	w0, w0, w0
    2300:	0000052a 	udf	#1322
    2304:	43102803 	.inst	0x43102803 ; undefined
    2308:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    230c:	00000125 	udf	#293
    2310:	14810d00 	b	2045710 <GPR_FRAME_SIZE+0x2045610>
    2314:	03010000 	.inst	0x03010000 ; undefined
    2318:	003c6001 	.inst	0x003c6001 ; NYI
    231c:	00000040 	udf	#64
    2320:	00005400 	udf	#21504
    2324:	00000000 	udf	#0
    2328:	009c0100 	.inst	0x009c0100 ; undefined
    232c:	0000015a 	udf	#346
    2330:	08010005 	stxrb	w1, w5, [x0]
    2334:	00000f5f 	udf	#3935
    2338:	00021306 	.inst	0x00021306 ; undefined
    233c:	05851d00 	.inst	0x05851d00 ; undefined
    2340:	00000000 	udf	#0
    2344:	3cb40000 	.inst	0x3cb40000 ; undefined
    2348:	00004000 	udf	#16384
    234c:	00540000 	.inst	0x00540000 ; undefined
    2350:	00000000 	udf	#0
    2354:	0d510000 	.inst	0x0d510000 ; undefined
    2358:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    235c:	00031a07 	.inst	0x00031a07 ; undefined
    2360:	06010100 	.inst	0x06010100 ; undefined
    2364:	0000029a 	udf	#666
    2368:	98080101 	ldrsw	x1, 12388 <GPR_FRAME_SIZE+0x12288>
    236c:	01000002 	.inst	0x01000002 ; undefined
    2370:	03bb0502 	.inst	0x03bb0502 ; undefined
    2374:	02010000 	.inst	0x02010000 ; undefined
    2378:	0001de07 	.inst	0x0001de07 ; undefined
    237c:	05040700 	.inst	0x05040700 ; undefined
    2380:	00746e69 	.inst	0x00746e69 ; undefined
    2384:	0002e803 	.inst	0x0002e803 ; undefined
    2388:	16250200 	b	fffffffff8942b88 <__stack_el0_top+0xffffffffb6e36b88>
    238c:	0000002e 	udf	#46
    2390:	79050801 	strh	w1, [x0, #644]
    2394:	01000003 	.inst	0x01000003 ; undefined
    2398:	03100708 	.inst	0x03100708 ; undefined
    239c:	08010000 	stxrb	w1, w0, [x0]
    23a0:	00037e05 	.inst	0x00037e05 ; undefined
    23a4:	07080100 	.inst	0x07080100 ; undefined
    23a8:	00000315 	udf	#789
    23ac:	2e040708 	.inst	0x2e040708 ; undefined
    23b0:	03000000 	.inst	0x03000000 ; undefined
    23b4:	00a70e12 	.inst	0x00a70e12 ; undefined
    23b8:	d1040000 	sub	x0, x0, #0x100
    23bc:	00000002 	udf	#2
    23c0:	0003a404 	.inst	0x0003a404 ; undefined
    23c4:	f8040100 	stur	x0, [x8, #64]
    23c8:	02000003 	.inst	0x02000003 ; undefined
    23cc:	00036104 	.inst	0x00036104 ; undefined
    23d0:	03000300 	.inst	0x03000300 ; undefined
    23d4:	00000206 	udf	#518
    23d8:	80031703 	.inst	0x80031703 ; undefined
    23dc:	05000000 	orr	z0.s, z0.s, #0x1
    23e0:	00e01910 	.inst	0x00e01910 ; undefined
    23e4:	8c020000 	.inst	0x8c020000 ; undefined
    23e8:	1a000002 	adc	w2, w0, w0
    23ec:	0000e008 	udf	#57352
    23f0:	2c020000 	stnp	s0, s0, [x0, #16]
    23f4:	1b000003 	madd	w3, w0, w0, w0
    23f8:	00005809 	udf	#22537
    23fc:	63090800 	.inst	0x63090800 ; undefined
    2400:	03006c6f 	.inst	0x03006c6f ; undefined
    2404:	0058091c 	.inst	0x0058091c ; undefined
    2408:	000c0000 	.inst	0x000c0000 ; undefined
    240c:	00e6080a 	.inst	0x00e6080a ; undefined
    2410:	01010000 	.inst	0x01010000 ; undefined
    2414:	0002a108 	.inst	0x0002a108 ; undefined
    2418:	01a30300 	.inst	0x01a30300 ; undefined
    241c:	1d030000 	.inst	0x1d030000 ; undefined
    2420:	0000b303 	udf	#45827
    2424:	1f200500 	fnmadd	s0, s8, s0, s1
    2428:	00000125 	udf	#293
    242c:	00019402 	.inst	0x00019402 ; undefined
    2430:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    2434:	00000000 	udf	#0
    2438:	0001a902 	.inst	0x0001a902 ; undefined
    243c:	ed112100 	.inst	0xed112100 ; undefined
    2440:	08000000 	stxrb	w0, w0, [x0]
    2444:	00020602 	.inst	0x00020602 ; undefined
    2448:	a70f2200 	.inst	0xa70f2200 ; undefined
    244c:	18000000 	ldr	w0, 244c <GPR_FRAME_SIZE+0x234c>
    2450:	03990300 	.inst	0x03990300 ; undefined
    2454:	23030000 	.inst	0x23030000 ; undefined
    2458:	0000f903 	udf	#63747
    245c:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    2460:	28030000 	stnp	w0, w0, [x0, #24]
    2464:	00014310 	.inst	0x00014310 ; undefined
    2468:	01250c00 	.inst	0x01250c00 ; undefined
    246c:	0d000000 	st1	{v0.b}[0], [x0]
    2470:	00001499 	udf	#5273
    2474:	b4010301 	cbz	x1, 44d4 <GPR_FRAME_SIZE+0x43d4>
    2478:	0040003c 	.inst	0x0040003c ; undefined
    247c:	54000000 	b.eq	247c <GPR_FRAME_SIZE+0x237c>  // b.none
    2480:	00000000 	udf	#0
    2484:	01000000 	.inst	0x01000000 ; undefined
    2488:	015a009c 	.inst	0x015a009c ; undefined
    248c:	00050000 	.inst	0x00050000 ; undefined
    2490:	10290801 	adr	x1, 54590 <GPR_FRAME_SIZE+0x54490>
    2494:	13060000 	sbfiz	w0, w0, #26, #1
    2498:	1d000002 	.inst	0x1d000002 ; undefined
    249c:	000005b9 	udf	#1465
    24a0:	00000000 	udf	#0
    24a4:	40003d08 	.inst	0x40003d08 ; undefined
    24a8:	00000000 	udf	#0
    24ac:	00000054 	udf	#84
    24b0:	00000000 	udf	#0
    24b4:	00000db1 	udf	#3505
    24b8:	1a070401 	.inst	0x1a070401 ; undefined
    24bc:	01000003 	.inst	0x01000003 ; undefined
    24c0:	029a0601 	.inst	0x029a0601 ; undefined
    24c4:	01010000 	.inst	0x01010000 ; undefined
    24c8:	00029808 	.inst	0x00029808 ; undefined
    24cc:	05020100 	orr	z0.d, z0.d, #0x1ff
    24d0:	000003bb 	udf	#955
    24d4:	de070201 	.inst	0xde070201 ; undefined
    24d8:	07000001 	.inst	0x07000001 ; undefined
    24dc:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    24e0:	e8030074 	.inst	0xe8030074 ; undefined
    24e4:	02000002 	.inst	0x02000002 ; undefined
    24e8:	002e1625 	.inst	0x002e1625 ; NYI
    24ec:	08010000 	stxrb	w1, w0, [x0]
    24f0:	00037905 	.inst	0x00037905 ; undefined
    24f4:	07080100 	.inst	0x07080100 ; undefined
    24f8:	00000310 	udf	#784
    24fc:	7e050801 	.inst	0x7e050801 ; undefined
    2500:	01000003 	.inst	0x01000003 ; undefined
    2504:	03150708 	.inst	0x03150708 ; undefined
    2508:	07080000 	.inst	0x07080000 ; undefined
    250c:	00002e04 	udf	#11780
    2510:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    2514:	000000a7 	udf	#167
    2518:	0002d104 	.inst	0x0002d104 ; undefined
    251c:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    2520:	01000003 	.inst	0x01000003 ; undefined
    2524:	0003f804 	.inst	0x0003f804 ; undefined
    2528:	61040200 	.inst	0x61040200 ; undefined
    252c:	03000003 	.inst	0x03000003 ; undefined
    2530:	02060300 	.inst	0x02060300 ; undefined
    2534:	17030000 	b	fffffffffc0c2534 <__stack_el0_top+0xffffffffba5b6534>
    2538:	00008003 	udf	#32771
    253c:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    2540:	000000e0 	udf	#224
    2544:	00028c02 	.inst	0x00028c02 ; undefined
    2548:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    254c:	00000000 	udf	#0
    2550:	00032c02 	.inst	0x00032c02 ; undefined
    2554:	58091b00 	ldr	x0, 148b4 <GPR_FRAME_SIZE+0x147b4>
    2558:	08000000 	stxrb	w0, w0, [x0]
    255c:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    2560:	091c0300 	.inst	0x091c0300 ; undefined
    2564:	00000058 	udf	#88
    2568:	080a000c 	stxrb	w10, w12, [x0]
    256c:	000000e6 	udf	#230
    2570:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    2574:	03000002 	.inst	0x03000002 ; undefined
    2578:	000001a3 	udf	#419
    257c:	b3031d03 	.inst	0xb3031d03 ; undefined
    2580:	05000000 	orr	z0.s, z0.s, #0x1
    2584:	01251f20 	.inst	0x01251f20 ; undefined
    2588:	94020000 	bl	82588 <GPR_FRAME_SIZE+0x82488>
    258c:	20000001 	.inst	0x20000001 ; undefined
    2590:	0000e008 	udf	#57352
    2594:	a9020000 	stp	x0, x0, [x0, #32]
    2598:	21000001 	.inst	0x21000001 ; undefined
    259c:	0000ed11 	udf	#60689
    25a0:	06020800 	.inst	0x06020800 ; undefined
    25a4:	22000002 	.inst	0x22000002 ; undefined
    25a8:	0000a70f 	udf	#42767
    25ac:	03001800 	.inst	0x03001800 ; undefined
    25b0:	00000399 	udf	#921
    25b4:	f9032303 	str	x3, [x24, #1600]
    25b8:	0b000000 	add	w0, w0, w0
    25bc:	0000052a 	udf	#1322
    25c0:	43102803 	.inst	0x43102803 ; undefined
    25c4:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    25c8:	00000125 	udf	#293
    25cc:	14b20d00 	b	2c859cc <GPR_FRAME_SIZE+0x2c858cc>
    25d0:	03010000 	.inst	0x03010000 ; undefined
    25d4:	003d0801 	.inst	0x003d0801 ; NYI
    25d8:	00000040 	udf	#64
    25dc:	00005400 	udf	#21504
    25e0:	00000000 	udf	#0
    25e4:	009c0100 	.inst	0x009c0100 ; undefined
    25e8:	0000015a 	udf	#346
    25ec:	08010005 	stxrb	w1, w5, [x0]
    25f0:	000010f3 	udf	#4339
    25f4:	00021306 	.inst	0x00021306 ; undefined
    25f8:	05ec1d00 	.inst	0x05ec1d00 ; undefined
    25fc:	00000000 	udf	#0
    2600:	3d5c0000 	ldr	b0, [x0, #1792]
    2604:	00004000 	udf	#16384
    2608:	00540000 	.inst	0x00540000 ; undefined
    260c:	00000000 	udf	#0
    2610:	0e110000 	tbl	v0.8b, {v0.16b}, v17.8b
    2614:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    2618:	00031a07 	.inst	0x00031a07 ; undefined
    261c:	06010100 	.inst	0x06010100 ; undefined
    2620:	0000029a 	udf	#666
    2624:	98080101 	ldrsw	x1, 12644 <GPR_FRAME_SIZE+0x12544>
    2628:	01000002 	.inst	0x01000002 ; undefined
    262c:	03bb0502 	.inst	0x03bb0502 ; undefined
    2630:	02010000 	.inst	0x02010000 ; undefined
    2634:	0001de07 	.inst	0x0001de07 ; undefined
    2638:	05040700 	.inst	0x05040700 ; undefined
    263c:	00746e69 	.inst	0x00746e69 ; undefined
    2640:	0002e803 	.inst	0x0002e803 ; undefined
    2644:	16250200 	b	fffffffff8942e44 <__stack_el0_top+0xffffffffb6e36e44>
    2648:	0000002e 	udf	#46
    264c:	79050801 	strh	w1, [x0, #644]
    2650:	01000003 	.inst	0x01000003 ; undefined
    2654:	03100708 	.inst	0x03100708 ; undefined
    2658:	08010000 	stxrb	w1, w0, [x0]
    265c:	00037e05 	.inst	0x00037e05 ; undefined
    2660:	07080100 	.inst	0x07080100 ; undefined
    2664:	00000315 	udf	#789
    2668:	2e040708 	.inst	0x2e040708 ; undefined
    266c:	03000000 	.inst	0x03000000 ; undefined
    2670:	00a70e12 	.inst	0x00a70e12 ; undefined
    2674:	d1040000 	sub	x0, x0, #0x100
    2678:	00000002 	udf	#2
    267c:	0003a404 	.inst	0x0003a404 ; undefined
    2680:	f8040100 	stur	x0, [x8, #64]
    2684:	02000003 	.inst	0x02000003 ; undefined
    2688:	00036104 	.inst	0x00036104 ; undefined
    268c:	03000300 	.inst	0x03000300 ; undefined
    2690:	00000206 	udf	#518
    2694:	80031703 	.inst	0x80031703 ; undefined
    2698:	05000000 	orr	z0.s, z0.s, #0x1
    269c:	00e01910 	.inst	0x00e01910 ; undefined
    26a0:	8c020000 	.inst	0x8c020000 ; undefined
    26a4:	1a000002 	adc	w2, w0, w0
    26a8:	0000e008 	udf	#57352
    26ac:	2c020000 	stnp	s0, s0, [x0, #16]
    26b0:	1b000003 	madd	w3, w0, w0, w0
    26b4:	00005809 	udf	#22537
    26b8:	63090800 	.inst	0x63090800 ; undefined
    26bc:	03006c6f 	.inst	0x03006c6f ; undefined
    26c0:	0058091c 	.inst	0x0058091c ; undefined
    26c4:	000c0000 	.inst	0x000c0000 ; undefined
    26c8:	00e6080a 	.inst	0x00e6080a ; undefined
    26cc:	01010000 	.inst	0x01010000 ; undefined
    26d0:	0002a108 	.inst	0x0002a108 ; undefined
    26d4:	01a30300 	.inst	0x01a30300 ; undefined
    26d8:	1d030000 	.inst	0x1d030000 ; undefined
    26dc:	0000b303 	udf	#45827
    26e0:	1f200500 	fnmadd	s0, s8, s0, s1
    26e4:	00000125 	udf	#293
    26e8:	00019402 	.inst	0x00019402 ; undefined
    26ec:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    26f0:	00000000 	udf	#0
    26f4:	0001a902 	.inst	0x0001a902 ; undefined
    26f8:	ed112100 	.inst	0xed112100 ; undefined
    26fc:	08000000 	stxrb	w0, w0, [x0]
    2700:	00020602 	.inst	0x00020602 ; undefined
    2704:	a70f2200 	.inst	0xa70f2200 ; undefined
    2708:	18000000 	ldr	w0, 2708 <GPR_FRAME_SIZE+0x2608>
    270c:	03990300 	.inst	0x03990300 ; undefined
    2710:	23030000 	.inst	0x23030000 ; undefined
    2714:	0000f903 	udf	#63747
    2718:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    271c:	28030000 	stnp	w0, w0, [x0, #24]
    2720:	00014310 	.inst	0x00014310 ; undefined
    2724:	01250c00 	.inst	0x01250c00 ; undefined
    2728:	0d000000 	st1	{v0.b}[0], [x0]
    272c:	000014ca 	udf	#5322
    2730:	5c010301 	ldr	d1, 4790 <GPR_FRAME_SIZE+0x4690>
    2734:	0040003d 	.inst	0x0040003d ; undefined
    2738:	54000000 	b.eq	2738 <GPR_FRAME_SIZE+0x2638>  // b.none
    273c:	00000000 	udf	#0
    2740:	01000000 	.inst	0x01000000 ; undefined
    2744:	015a009c 	.inst	0x015a009c ; undefined
    2748:	00050000 	.inst	0x00050000 ; undefined
    274c:	11bd0801 	.inst	0x11bd0801 ; undefined
    2750:	13060000 	sbfiz	w0, w0, #26, #1
    2754:	1d000002 	.inst	0x1d000002 ; undefined
    2758:	00000622 	udf	#1570
    275c:	00000000 	udf	#0
    2760:	40003db0 	.inst	0x40003db0 ; undefined
    2764:	00000000 	udf	#0
    2768:	00000054 	udf	#84
    276c:	00000000 	udf	#0
    2770:	00000e71 	udf	#3697
    2774:	1a070401 	.inst	0x1a070401 ; undefined
    2778:	01000003 	.inst	0x01000003 ; undefined
    277c:	029a0601 	.inst	0x029a0601 ; undefined
    2780:	01010000 	.inst	0x01010000 ; undefined
    2784:	00029808 	.inst	0x00029808 ; undefined
    2788:	05020100 	orr	z0.d, z0.d, #0x1ff
    278c:	000003bb 	udf	#955
    2790:	de070201 	.inst	0xde070201 ; undefined
    2794:	07000001 	.inst	0x07000001 ; undefined
    2798:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    279c:	e8030074 	.inst	0xe8030074 ; undefined
    27a0:	02000002 	.inst	0x02000002 ; undefined
    27a4:	002e1625 	.inst	0x002e1625 ; NYI
    27a8:	08010000 	stxrb	w1, w0, [x0]
    27ac:	00037905 	.inst	0x00037905 ; undefined
    27b0:	07080100 	.inst	0x07080100 ; undefined
    27b4:	00000310 	udf	#784
    27b8:	7e050801 	.inst	0x7e050801 ; undefined
    27bc:	01000003 	.inst	0x01000003 ; undefined
    27c0:	03150708 	.inst	0x03150708 ; undefined
    27c4:	07080000 	.inst	0x07080000 ; undefined
    27c8:	00002e04 	udf	#11780
    27cc:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    27d0:	000000a7 	udf	#167
    27d4:	0002d104 	.inst	0x0002d104 ; undefined
    27d8:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    27dc:	01000003 	.inst	0x01000003 ; undefined
    27e0:	0003f804 	.inst	0x0003f804 ; undefined
    27e4:	61040200 	.inst	0x61040200 ; undefined
    27e8:	03000003 	.inst	0x03000003 ; undefined
    27ec:	02060300 	.inst	0x02060300 ; undefined
    27f0:	17030000 	b	fffffffffc0c27f0 <__stack_el0_top+0xffffffffba5b67f0>
    27f4:	00008003 	udf	#32771
    27f8:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    27fc:	000000e0 	udf	#224
    2800:	00028c02 	.inst	0x00028c02 ; undefined
    2804:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    2808:	00000000 	udf	#0
    280c:	00032c02 	.inst	0x00032c02 ; undefined
    2810:	58091b00 	ldr	x0, 14b70 <GPR_FRAME_SIZE+0x14a70>
    2814:	08000000 	stxrb	w0, w0, [x0]
    2818:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    281c:	091c0300 	.inst	0x091c0300 ; undefined
    2820:	00000058 	udf	#88
    2824:	080a000c 	stxrb	w10, w12, [x0]
    2828:	000000e6 	udf	#230
    282c:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    2830:	03000002 	.inst	0x03000002 ; undefined
    2834:	000001a3 	udf	#419
    2838:	b3031d03 	.inst	0xb3031d03 ; undefined
    283c:	05000000 	orr	z0.s, z0.s, #0x1
    2840:	01251f20 	.inst	0x01251f20 ; undefined
    2844:	94020000 	bl	82844 <GPR_FRAME_SIZE+0x82744>
    2848:	20000001 	.inst	0x20000001 ; undefined
    284c:	0000e008 	udf	#57352
    2850:	a9020000 	stp	x0, x0, [x0, #32]
    2854:	21000001 	.inst	0x21000001 ; undefined
    2858:	0000ed11 	udf	#60689
    285c:	06020800 	.inst	0x06020800 ; undefined
    2860:	22000002 	.inst	0x22000002 ; undefined
    2864:	0000a70f 	udf	#42767
    2868:	03001800 	.inst	0x03001800 ; undefined
    286c:	00000399 	udf	#921
    2870:	f9032303 	str	x3, [x24, #1600]
    2874:	0b000000 	add	w0, w0, w0
    2878:	0000052a 	udf	#1322
    287c:	43102803 	.inst	0x43102803 ; undefined
    2880:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    2884:	00000125 	udf	#293
    2888:	14e50d00 	b	3945c88 <GPR_FRAME_SIZE+0x3945b88>
    288c:	03010000 	.inst	0x03010000 ; undefined
    2890:	003db001 	.inst	0x003db001 ; NYI
    2894:	00000040 	udf	#64
    2898:	00005400 	udf	#21504
    289c:	00000000 	udf	#0
    28a0:	009c0100 	.inst	0x009c0100 ; undefined
    28a4:	0000015a 	udf	#346
    28a8:	08010005 	stxrb	w1, w5, [x0]
    28ac:	00001287 	udf	#4743
    28b0:	00021306 	.inst	0x00021306 ; undefined
    28b4:	06561d00 	.inst	0x06561d00 ; undefined
    28b8:	00000000 	udf	#0
    28bc:	3e040000 	.inst	0x3e040000 ; undefined
    28c0:	00004000 	udf	#16384
    28c4:	00540000 	.inst	0x00540000 ; undefined
    28c8:	00000000 	udf	#0
    28cc:	0ed10000 	.inst	0x0ed10000 ; undefined
    28d0:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    28d4:	00031a07 	.inst	0x00031a07 ; undefined
    28d8:	06010100 	.inst	0x06010100 ; undefined
    28dc:	0000029a 	udf	#666
    28e0:	98080101 	ldrsw	x1, 12900 <GPR_FRAME_SIZE+0x12800>
    28e4:	01000002 	.inst	0x01000002 ; undefined
    28e8:	03bb0502 	.inst	0x03bb0502 ; undefined
    28ec:	02010000 	.inst	0x02010000 ; undefined
    28f0:	0001de07 	.inst	0x0001de07 ; undefined
    28f4:	05040700 	.inst	0x05040700 ; undefined
    28f8:	00746e69 	.inst	0x00746e69 ; undefined
    28fc:	0002e803 	.inst	0x0002e803 ; undefined
    2900:	16250200 	b	fffffffff8943100 <__stack_el0_top+0xffffffffb6e37100>
    2904:	0000002e 	udf	#46
    2908:	79050801 	strh	w1, [x0, #644]
    290c:	01000003 	.inst	0x01000003 ; undefined
    2910:	03100708 	.inst	0x03100708 ; undefined
    2914:	08010000 	stxrb	w1, w0, [x0]
    2918:	00037e05 	.inst	0x00037e05 ; undefined
    291c:	07080100 	.inst	0x07080100 ; undefined
    2920:	00000315 	udf	#789
    2924:	2e040708 	.inst	0x2e040708 ; undefined
    2928:	03000000 	.inst	0x03000000 ; undefined
    292c:	00a70e12 	.inst	0x00a70e12 ; undefined
    2930:	d1040000 	sub	x0, x0, #0x100
    2934:	00000002 	udf	#2
    2938:	0003a404 	.inst	0x0003a404 ; undefined
    293c:	f8040100 	stur	x0, [x8, #64]
    2940:	02000003 	.inst	0x02000003 ; undefined
    2944:	00036104 	.inst	0x00036104 ; undefined
    2948:	03000300 	.inst	0x03000300 ; undefined
    294c:	00000206 	udf	#518
    2950:	80031703 	.inst	0x80031703 ; undefined
    2954:	05000000 	orr	z0.s, z0.s, #0x1
    2958:	00e01910 	.inst	0x00e01910 ; undefined
    295c:	8c020000 	.inst	0x8c020000 ; undefined
    2960:	1a000002 	adc	w2, w0, w0
    2964:	0000e008 	udf	#57352
    2968:	2c020000 	stnp	s0, s0, [x0, #16]
    296c:	1b000003 	madd	w3, w0, w0, w0
    2970:	00005809 	udf	#22537
    2974:	63090800 	.inst	0x63090800 ; undefined
    2978:	03006c6f 	.inst	0x03006c6f ; undefined
    297c:	0058091c 	.inst	0x0058091c ; undefined
    2980:	000c0000 	.inst	0x000c0000 ; undefined
    2984:	00e6080a 	.inst	0x00e6080a ; undefined
    2988:	01010000 	.inst	0x01010000 ; undefined
    298c:	0002a108 	.inst	0x0002a108 ; undefined
    2990:	01a30300 	.inst	0x01a30300 ; undefined
    2994:	1d030000 	.inst	0x1d030000 ; undefined
    2998:	0000b303 	udf	#45827
    299c:	1f200500 	fnmadd	s0, s8, s0, s1
    29a0:	00000125 	udf	#293
    29a4:	00019402 	.inst	0x00019402 ; undefined
    29a8:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    29ac:	00000000 	udf	#0
    29b0:	0001a902 	.inst	0x0001a902 ; undefined
    29b4:	ed112100 	.inst	0xed112100 ; undefined
    29b8:	08000000 	stxrb	w0, w0, [x0]
    29bc:	00020602 	.inst	0x00020602 ; undefined
    29c0:	a70f2200 	.inst	0xa70f2200 ; undefined
    29c4:	18000000 	ldr	w0, 29c4 <GPR_FRAME_SIZE+0x28c4>
    29c8:	03990300 	.inst	0x03990300 ; undefined
    29cc:	23030000 	.inst	0x23030000 ; undefined
    29d0:	0000f903 	udf	#63747
    29d4:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    29d8:	28030000 	stnp	w0, w0, [x0, #24]
    29dc:	00014310 	.inst	0x00014310 ; undefined
    29e0:	01250c00 	.inst	0x01250c00 ; undefined
    29e4:	0d000000 	st1	{v0.b}[0], [x0]
    29e8:	000014fe 	udf	#5374
    29ec:	04010301 	sub	z1.b, p0/m, z1.b, z24.b
    29f0:	0040003e 	.inst	0x0040003e ; undefined
    29f4:	54000000 	b.eq	29f4 <GPR_FRAME_SIZE+0x28f4>  // b.none
    29f8:	00000000 	udf	#0
    29fc:	01000000 	.inst	0x01000000 ; undefined
    2a00:	015a009c 	.inst	0x015a009c ; undefined
    2a04:	00050000 	.inst	0x00050000 ; undefined
    2a08:	13510801 	.inst	0x13510801 ; undefined
    2a0c:	13060000 	sbfiz	w0, w0, #26, #1
    2a10:	1d000002 	.inst	0x1d000002 ; undefined
    2a14:	0000068c 	udf	#1676
    2a18:	00000000 	udf	#0
    2a1c:	40003e58 	.inst	0x40003e58 ; undefined
    2a20:	00000000 	udf	#0
    2a24:	00000054 	udf	#84
    2a28:	00000000 	udf	#0
    2a2c:	00000f31 	udf	#3889
    2a30:	1a070401 	.inst	0x1a070401 ; undefined
    2a34:	01000003 	.inst	0x01000003 ; undefined
    2a38:	029a0601 	.inst	0x029a0601 ; undefined
    2a3c:	01010000 	.inst	0x01010000 ; undefined
    2a40:	00029808 	.inst	0x00029808 ; undefined
    2a44:	05020100 	orr	z0.d, z0.d, #0x1ff
    2a48:	000003bb 	udf	#955
    2a4c:	de070201 	.inst	0xde070201 ; undefined
    2a50:	07000001 	.inst	0x07000001 ; undefined
    2a54:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    2a58:	e8030074 	.inst	0xe8030074 ; undefined
    2a5c:	02000002 	.inst	0x02000002 ; undefined
    2a60:	002e1625 	.inst	0x002e1625 ; NYI
    2a64:	08010000 	stxrb	w1, w0, [x0]
    2a68:	00037905 	.inst	0x00037905 ; undefined
    2a6c:	07080100 	.inst	0x07080100 ; undefined
    2a70:	00000310 	udf	#784
    2a74:	7e050801 	.inst	0x7e050801 ; undefined
    2a78:	01000003 	.inst	0x01000003 ; undefined
    2a7c:	03150708 	.inst	0x03150708 ; undefined
    2a80:	07080000 	.inst	0x07080000 ; undefined
    2a84:	00002e04 	udf	#11780
    2a88:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    2a8c:	000000a7 	udf	#167
    2a90:	0002d104 	.inst	0x0002d104 ; undefined
    2a94:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    2a98:	01000003 	.inst	0x01000003 ; undefined
    2a9c:	0003f804 	.inst	0x0003f804 ; undefined
    2aa0:	61040200 	.inst	0x61040200 ; undefined
    2aa4:	03000003 	.inst	0x03000003 ; undefined
    2aa8:	02060300 	.inst	0x02060300 ; undefined
    2aac:	17030000 	b	fffffffffc0c2aac <__stack_el0_top+0xffffffffba5b6aac>
    2ab0:	00008003 	udf	#32771
    2ab4:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    2ab8:	000000e0 	udf	#224
    2abc:	00028c02 	.inst	0x00028c02 ; undefined
    2ac0:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    2ac4:	00000000 	udf	#0
    2ac8:	00032c02 	.inst	0x00032c02 ; undefined
    2acc:	58091b00 	ldr	x0, 14e2c <GPR_FRAME_SIZE+0x14d2c>
    2ad0:	08000000 	stxrb	w0, w0, [x0]
    2ad4:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    2ad8:	091c0300 	.inst	0x091c0300 ; undefined
    2adc:	00000058 	udf	#88
    2ae0:	080a000c 	stxrb	w10, w12, [x0]
    2ae4:	000000e6 	udf	#230
    2ae8:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    2aec:	03000002 	.inst	0x03000002 ; undefined
    2af0:	000001a3 	udf	#419
    2af4:	b3031d03 	.inst	0xb3031d03 ; undefined
    2af8:	05000000 	orr	z0.s, z0.s, #0x1
    2afc:	01251f20 	.inst	0x01251f20 ; undefined
    2b00:	94020000 	bl	82b00 <GPR_FRAME_SIZE+0x82a00>
    2b04:	20000001 	.inst	0x20000001 ; undefined
    2b08:	0000e008 	udf	#57352
    2b0c:	a9020000 	stp	x0, x0, [x0, #32]
    2b10:	21000001 	.inst	0x21000001 ; undefined
    2b14:	0000ed11 	udf	#60689
    2b18:	06020800 	.inst	0x06020800 ; undefined
    2b1c:	22000002 	.inst	0x22000002 ; undefined
    2b20:	0000a70f 	udf	#42767
    2b24:	03001800 	.inst	0x03001800 ; undefined
    2b28:	00000399 	udf	#921
    2b2c:	f9032303 	str	x3, [x24, #1600]
    2b30:	0b000000 	add	w0, w0, w0
    2b34:	0000052a 	udf	#1322
    2b38:	43102803 	.inst	0x43102803 ; undefined
    2b3c:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    2b40:	00000125 	udf	#293
    2b44:	15190d00 	b	4645f44 <GPR_FRAME_SIZE+0x4645e44>
    2b48:	03010000 	.inst	0x03010000 ; undefined
    2b4c:	003e5801 	.inst	0x003e5801 ; NYI
    2b50:	00000040 	udf	#64
    2b54:	00005400 	udf	#21504
    2b58:	00000000 	udf	#0
    2b5c:	009c0100 	.inst	0x009c0100 ; undefined
    2b60:	0000015a 	udf	#346
    2b64:	08010005 	stxrb	w1, w5, [x0]
    2b68:	0000141b 	udf	#5147
    2b6c:	00021306 	.inst	0x00021306 ; undefined
    2b70:	06e31d00 	.inst	0x06e31d00 ; undefined
    2b74:	00000000 	udf	#0
    2b78:	3eac0000 	.inst	0x3eac0000 ; undefined
    2b7c:	00004000 	udf	#16384
    2b80:	00540000 	.inst	0x00540000 ; undefined
    2b84:	00000000 	udf	#0
    2b88:	0f910000 	fmlal	v0.2s, v0.2h, v1.h[1]
    2b8c:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    2b90:	00031a07 	.inst	0x00031a07 ; undefined
    2b94:	06010100 	.inst	0x06010100 ; undefined
    2b98:	0000029a 	udf	#666
    2b9c:	98080101 	ldrsw	x1, 12bbc <GPR_FRAME_SIZE+0x12abc>
    2ba0:	01000002 	.inst	0x01000002 ; undefined
    2ba4:	03bb0502 	.inst	0x03bb0502 ; undefined
    2ba8:	02010000 	.inst	0x02010000 ; undefined
    2bac:	0001de07 	.inst	0x0001de07 ; undefined
    2bb0:	05040700 	.inst	0x05040700 ; undefined
    2bb4:	00746e69 	.inst	0x00746e69 ; undefined
    2bb8:	0002e803 	.inst	0x0002e803 ; undefined
    2bbc:	16250200 	b	fffffffff89433bc <__stack_el0_top+0xffffffffb6e373bc>
    2bc0:	0000002e 	udf	#46
    2bc4:	79050801 	strh	w1, [x0, #644]
    2bc8:	01000003 	.inst	0x01000003 ; undefined
    2bcc:	03100708 	.inst	0x03100708 ; undefined
    2bd0:	08010000 	stxrb	w1, w0, [x0]
    2bd4:	00037e05 	.inst	0x00037e05 ; undefined
    2bd8:	07080100 	.inst	0x07080100 ; undefined
    2bdc:	00000315 	udf	#789
    2be0:	2e040708 	.inst	0x2e040708 ; undefined
    2be4:	03000000 	.inst	0x03000000 ; undefined
    2be8:	00a70e12 	.inst	0x00a70e12 ; undefined
    2bec:	d1040000 	sub	x0, x0, #0x100
    2bf0:	00000002 	udf	#2
    2bf4:	0003a404 	.inst	0x0003a404 ; undefined
    2bf8:	f8040100 	stur	x0, [x8, #64]
    2bfc:	02000003 	.inst	0x02000003 ; undefined
    2c00:	00036104 	.inst	0x00036104 ; undefined
    2c04:	03000300 	.inst	0x03000300 ; undefined
    2c08:	00000206 	udf	#518
    2c0c:	80031703 	.inst	0x80031703 ; undefined
    2c10:	05000000 	orr	z0.s, z0.s, #0x1
    2c14:	00e01910 	.inst	0x00e01910 ; undefined
    2c18:	8c020000 	.inst	0x8c020000 ; undefined
    2c1c:	1a000002 	adc	w2, w0, w0
    2c20:	0000e008 	udf	#57352
    2c24:	2c020000 	stnp	s0, s0, [x0, #16]
    2c28:	1b000003 	madd	w3, w0, w0, w0
    2c2c:	00005809 	udf	#22537
    2c30:	63090800 	.inst	0x63090800 ; undefined
    2c34:	03006c6f 	.inst	0x03006c6f ; undefined
    2c38:	0058091c 	.inst	0x0058091c ; undefined
    2c3c:	000c0000 	.inst	0x000c0000 ; undefined
    2c40:	00e6080a 	.inst	0x00e6080a ; undefined
    2c44:	01010000 	.inst	0x01010000 ; undefined
    2c48:	0002a108 	.inst	0x0002a108 ; undefined
    2c4c:	01a30300 	.inst	0x01a30300 ; undefined
    2c50:	1d030000 	.inst	0x1d030000 ; undefined
    2c54:	0000b303 	udf	#45827
    2c58:	1f200500 	fnmadd	s0, s8, s0, s1
    2c5c:	00000125 	udf	#293
    2c60:	00019402 	.inst	0x00019402 ; undefined
    2c64:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    2c68:	00000000 	udf	#0
    2c6c:	0001a902 	.inst	0x0001a902 ; undefined
    2c70:	ed112100 	.inst	0xed112100 ; undefined
    2c74:	08000000 	stxrb	w0, w0, [x0]
    2c78:	00020602 	.inst	0x00020602 ; undefined
    2c7c:	a70f2200 	.inst	0xa70f2200 ; undefined
    2c80:	18000000 	ldr	w0, 2c80 <GPR_FRAME_SIZE+0x2b80>
    2c84:	03990300 	.inst	0x03990300 ; undefined
    2c88:	23030000 	.inst	0x23030000 ; undefined
    2c8c:	0000f903 	udf	#63747
    2c90:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    2c94:	28030000 	stnp	w0, w0, [x0, #24]
    2c98:	00014310 	.inst	0x00014310 ; undefined
    2c9c:	01250c00 	.inst	0x01250c00 ; undefined
    2ca0:	0d000000 	st1	{v0.b}[0], [x0]
    2ca4:	00001534 	udf	#5428
    2ca8:	ac010301 	stnp	q1, q0, [x24, #32]
    2cac:	0040003e 	.inst	0x0040003e ; undefined
    2cb0:	54000000 	b.eq	2cb0 <GPR_FRAME_SIZE+0x2bb0>  // b.none
    2cb4:	00000000 	udf	#0
    2cb8:	01000000 	.inst	0x01000000 ; undefined
    2cbc:	015a009c 	.inst	0x015a009c ; undefined
    2cc0:	00050000 	.inst	0x00050000 ; undefined
    2cc4:	14e50801 	b	3944cc8 <GPR_FRAME_SIZE+0x3944bc8>
    2cc8:	13060000 	sbfiz	w0, w0, #26, #1
    2ccc:	1d000002 	.inst	0x1d000002 ; undefined
    2cd0:	00000719 	udf	#1817
    2cd4:	00000000 	udf	#0
    2cd8:	40003f00 	.inst	0x40003f00 ; undefined
    2cdc:	00000000 	udf	#0
    2ce0:	00000054 	udf	#84
    2ce4:	00000000 	udf	#0
    2ce8:	00000ff1 	udf	#4081
    2cec:	1a070401 	.inst	0x1a070401 ; undefined
    2cf0:	01000003 	.inst	0x01000003 ; undefined
    2cf4:	029a0601 	.inst	0x029a0601 ; undefined
    2cf8:	01010000 	.inst	0x01010000 ; undefined
    2cfc:	00029808 	.inst	0x00029808 ; undefined
    2d00:	05020100 	orr	z0.d, z0.d, #0x1ff
    2d04:	000003bb 	udf	#955
    2d08:	de070201 	.inst	0xde070201 ; undefined
    2d0c:	07000001 	.inst	0x07000001 ; undefined
    2d10:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    2d14:	e8030074 	.inst	0xe8030074 ; undefined
    2d18:	02000002 	.inst	0x02000002 ; undefined
    2d1c:	002e1625 	.inst	0x002e1625 ; NYI
    2d20:	08010000 	stxrb	w1, w0, [x0]
    2d24:	00037905 	.inst	0x00037905 ; undefined
    2d28:	07080100 	.inst	0x07080100 ; undefined
    2d2c:	00000310 	udf	#784
    2d30:	7e050801 	.inst	0x7e050801 ; undefined
    2d34:	01000003 	.inst	0x01000003 ; undefined
    2d38:	03150708 	.inst	0x03150708 ; undefined
    2d3c:	07080000 	.inst	0x07080000 ; undefined
    2d40:	00002e04 	udf	#11780
    2d44:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    2d48:	000000a7 	udf	#167
    2d4c:	0002d104 	.inst	0x0002d104 ; undefined
    2d50:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    2d54:	01000003 	.inst	0x01000003 ; undefined
    2d58:	0003f804 	.inst	0x0003f804 ; undefined
    2d5c:	61040200 	.inst	0x61040200 ; undefined
    2d60:	03000003 	.inst	0x03000003 ; undefined
    2d64:	02060300 	.inst	0x02060300 ; undefined
    2d68:	17030000 	b	fffffffffc0c2d68 <__stack_el0_top+0xffffffffba5b6d68>
    2d6c:	00008003 	udf	#32771
    2d70:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    2d74:	000000e0 	udf	#224
    2d78:	00028c02 	.inst	0x00028c02 ; undefined
    2d7c:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    2d80:	00000000 	udf	#0
    2d84:	00032c02 	.inst	0x00032c02 ; undefined
    2d88:	58091b00 	ldr	x0, 150e8 <GPR_FRAME_SIZE+0x14fe8>
    2d8c:	08000000 	stxrb	w0, w0, [x0]
    2d90:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    2d94:	091c0300 	.inst	0x091c0300 ; undefined
    2d98:	00000058 	udf	#88
    2d9c:	080a000c 	stxrb	w10, w12, [x0]
    2da0:	000000e6 	udf	#230
    2da4:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    2da8:	03000002 	.inst	0x03000002 ; undefined
    2dac:	000001a3 	udf	#419
    2db0:	b3031d03 	.inst	0xb3031d03 ; undefined
    2db4:	05000000 	orr	z0.s, z0.s, #0x1
    2db8:	01251f20 	.inst	0x01251f20 ; undefined
    2dbc:	94020000 	bl	82dbc <GPR_FRAME_SIZE+0x82cbc>
    2dc0:	20000001 	.inst	0x20000001 ; undefined
    2dc4:	0000e008 	udf	#57352
    2dc8:	a9020000 	stp	x0, x0, [x0, #32]
    2dcc:	21000001 	.inst	0x21000001 ; undefined
    2dd0:	0000ed11 	udf	#60689
    2dd4:	06020800 	.inst	0x06020800 ; undefined
    2dd8:	22000002 	.inst	0x22000002 ; undefined
    2ddc:	0000a70f 	udf	#42767
    2de0:	03001800 	.inst	0x03001800 ; undefined
    2de4:	00000399 	udf	#921
    2de8:	f9032303 	str	x3, [x24, #1600]
    2dec:	0b000000 	add	w0, w0, w0
    2df0:	0000052a 	udf	#1322
    2df4:	43102803 	.inst	0x43102803 ; undefined
    2df8:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    2dfc:	00000125 	udf	#293
    2e00:	154f0d00 	b	53c6200 <GPR_FRAME_SIZE+0x53c6100>
    2e04:	03010000 	.inst	0x03010000 ; undefined
    2e08:	003f0001 	.inst	0x003f0001 ; NYI
    2e0c:	00000040 	udf	#64
    2e10:	00005400 	udf	#21504
    2e14:	00000000 	udf	#0
    2e18:	009c0100 	.inst	0x009c0100 ; undefined
    2e1c:	0000015a 	udf	#346
    2e20:	08010005 	stxrb	w1, w5, [x0]
    2e24:	000015af 	udf	#5551
    2e28:	00021306 	.inst	0x00021306 ; undefined
    2e2c:	074f1d00 	.inst	0x074f1d00 ; undefined
    2e30:	00000000 	udf	#0
    2e34:	3f540000 	.inst	0x3f540000 ; undefined
    2e38:	00004000 	udf	#16384
    2e3c:	00540000 	.inst	0x00540000 ; undefined
    2e40:	00000000 	udf	#0
    2e44:	10510000 	adr	x0, a4e44 <GPR_FRAME_SIZE+0xa4d44>
    2e48:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    2e4c:	00031a07 	.inst	0x00031a07 ; undefined
    2e50:	06010100 	.inst	0x06010100 ; undefined
    2e54:	0000029a 	udf	#666
    2e58:	98080101 	ldrsw	x1, 12e78 <GPR_FRAME_SIZE+0x12d78>
    2e5c:	01000002 	.inst	0x01000002 ; undefined
    2e60:	03bb0502 	.inst	0x03bb0502 ; undefined
    2e64:	02010000 	.inst	0x02010000 ; undefined
    2e68:	0001de07 	.inst	0x0001de07 ; undefined
    2e6c:	05040700 	.inst	0x05040700 ; undefined
    2e70:	00746e69 	.inst	0x00746e69 ; undefined
    2e74:	0002e803 	.inst	0x0002e803 ; undefined
    2e78:	16250200 	b	fffffffff8943678 <__stack_el0_top+0xffffffffb6e37678>
    2e7c:	0000002e 	udf	#46
    2e80:	79050801 	strh	w1, [x0, #644]
    2e84:	01000003 	.inst	0x01000003 ; undefined
    2e88:	03100708 	.inst	0x03100708 ; undefined
    2e8c:	08010000 	stxrb	w1, w0, [x0]
    2e90:	00037e05 	.inst	0x00037e05 ; undefined
    2e94:	07080100 	.inst	0x07080100 ; undefined
    2e98:	00000315 	udf	#789
    2e9c:	2e040708 	.inst	0x2e040708 ; undefined
    2ea0:	03000000 	.inst	0x03000000 ; undefined
    2ea4:	00a70e12 	.inst	0x00a70e12 ; undefined
    2ea8:	d1040000 	sub	x0, x0, #0x100
    2eac:	00000002 	udf	#2
    2eb0:	0003a404 	.inst	0x0003a404 ; undefined
    2eb4:	f8040100 	stur	x0, [x8, #64]
    2eb8:	02000003 	.inst	0x02000003 ; undefined
    2ebc:	00036104 	.inst	0x00036104 ; undefined
    2ec0:	03000300 	.inst	0x03000300 ; undefined
    2ec4:	00000206 	udf	#518
    2ec8:	80031703 	.inst	0x80031703 ; undefined
    2ecc:	05000000 	orr	z0.s, z0.s, #0x1
    2ed0:	00e01910 	.inst	0x00e01910 ; undefined
    2ed4:	8c020000 	.inst	0x8c020000 ; undefined
    2ed8:	1a000002 	adc	w2, w0, w0
    2edc:	0000e008 	udf	#57352
    2ee0:	2c020000 	stnp	s0, s0, [x0, #16]
    2ee4:	1b000003 	madd	w3, w0, w0, w0
    2ee8:	00005809 	udf	#22537
    2eec:	63090800 	.inst	0x63090800 ; undefined
    2ef0:	03006c6f 	.inst	0x03006c6f ; undefined
    2ef4:	0058091c 	.inst	0x0058091c ; undefined
    2ef8:	000c0000 	.inst	0x000c0000 ; undefined
    2efc:	00e6080a 	.inst	0x00e6080a ; undefined
    2f00:	01010000 	.inst	0x01010000 ; undefined
    2f04:	0002a108 	.inst	0x0002a108 ; undefined
    2f08:	01a30300 	.inst	0x01a30300 ; undefined
    2f0c:	1d030000 	.inst	0x1d030000 ; undefined
    2f10:	0000b303 	udf	#45827
    2f14:	1f200500 	fnmadd	s0, s8, s0, s1
    2f18:	00000125 	udf	#293
    2f1c:	00019402 	.inst	0x00019402 ; undefined
    2f20:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    2f24:	00000000 	udf	#0
    2f28:	0001a902 	.inst	0x0001a902 ; undefined
    2f2c:	ed112100 	.inst	0xed112100 ; undefined
    2f30:	08000000 	stxrb	w0, w0, [x0]
    2f34:	00020602 	.inst	0x00020602 ; undefined
    2f38:	a70f2200 	.inst	0xa70f2200 ; undefined
    2f3c:	18000000 	ldr	w0, 2f3c <GPR_FRAME_SIZE+0x2e3c>
    2f40:	03990300 	.inst	0x03990300 ; undefined
    2f44:	23030000 	.inst	0x23030000 ; undefined
    2f48:	0000f903 	udf	#63747
    2f4c:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    2f50:	28030000 	stnp	w0, w0, [x0, #24]
    2f54:	00014310 	.inst	0x00014310 ; undefined
    2f58:	01250c00 	.inst	0x01250c00 ; undefined
    2f5c:	0d000000 	st1	{v0.b}[0], [x0]
    2f60:	0000156a 	udf	#5482
    2f64:	54010301 	b.ne	4fc4 <GPR_FRAME_SIZE+0x4ec4>  // b.any
    2f68:	0040003f 	.inst	0x0040003f ; undefined
    2f6c:	54000000 	b.eq	2f6c <GPR_FRAME_SIZE+0x2e6c>  // b.none
    2f70:	00000000 	udf	#0
    2f74:	01000000 	.inst	0x01000000 ; undefined
    2f78:	015a009c 	.inst	0x015a009c ; undefined
    2f7c:	00050000 	.inst	0x00050000 ; undefined
    2f80:	16790801 	b	fffffffff9e44f84 <__stack_el0_top+0xffffffffb8338f84>
    2f84:	13060000 	sbfiz	w0, w0, #26, #1
    2f88:	1d000002 	.inst	0x1d000002 ; undefined
    2f8c:	00000783 	udf	#1923
    2f90:	00000000 	udf	#0
    2f94:	40003fa8 	.inst	0x40003fa8 ; undefined
    2f98:	00000000 	udf	#0
    2f9c:	00000054 	udf	#84
    2fa0:	00000000 	udf	#0
    2fa4:	000010b1 	udf	#4273
    2fa8:	1a070401 	.inst	0x1a070401 ; undefined
    2fac:	01000003 	.inst	0x01000003 ; undefined
    2fb0:	029a0601 	.inst	0x029a0601 ; undefined
    2fb4:	01010000 	.inst	0x01010000 ; undefined
    2fb8:	00029808 	.inst	0x00029808 ; undefined
    2fbc:	05020100 	orr	z0.d, z0.d, #0x1ff
    2fc0:	000003bb 	udf	#955
    2fc4:	de070201 	.inst	0xde070201 ; undefined
    2fc8:	07000001 	.inst	0x07000001 ; undefined
    2fcc:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    2fd0:	e8030074 	.inst	0xe8030074 ; undefined
    2fd4:	02000002 	.inst	0x02000002 ; undefined
    2fd8:	002e1625 	.inst	0x002e1625 ; NYI
    2fdc:	08010000 	stxrb	w1, w0, [x0]
    2fe0:	00037905 	.inst	0x00037905 ; undefined
    2fe4:	07080100 	.inst	0x07080100 ; undefined
    2fe8:	00000310 	udf	#784
    2fec:	7e050801 	.inst	0x7e050801 ; undefined
    2ff0:	01000003 	.inst	0x01000003 ; undefined
    2ff4:	03150708 	.inst	0x03150708 ; undefined
    2ff8:	07080000 	.inst	0x07080000 ; undefined
    2ffc:	00002e04 	udf	#11780
    3000:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    3004:	000000a7 	udf	#167
    3008:	0002d104 	.inst	0x0002d104 ; undefined
    300c:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    3010:	01000003 	.inst	0x01000003 ; undefined
    3014:	0003f804 	.inst	0x0003f804 ; undefined
    3018:	61040200 	.inst	0x61040200 ; undefined
    301c:	03000003 	.inst	0x03000003 ; undefined
    3020:	02060300 	.inst	0x02060300 ; undefined
    3024:	17030000 	b	fffffffffc0c3024 <__stack_el0_top+0xffffffffba5b7024>
    3028:	00008003 	udf	#32771
    302c:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    3030:	000000e0 	udf	#224
    3034:	00028c02 	.inst	0x00028c02 ; undefined
    3038:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    303c:	00000000 	udf	#0
    3040:	00032c02 	.inst	0x00032c02 ; undefined
    3044:	58091b00 	ldr	x0, 153a4 <GPR_FRAME_SIZE+0x152a4>
    3048:	08000000 	stxrb	w0, w0, [x0]
    304c:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    3050:	091c0300 	.inst	0x091c0300 ; undefined
    3054:	00000058 	udf	#88
    3058:	080a000c 	stxrb	w10, w12, [x0]
    305c:	000000e6 	udf	#230
    3060:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    3064:	03000002 	.inst	0x03000002 ; undefined
    3068:	000001a3 	udf	#419
    306c:	b3031d03 	.inst	0xb3031d03 ; undefined
    3070:	05000000 	orr	z0.s, z0.s, #0x1
    3074:	01251f20 	.inst	0x01251f20 ; undefined
    3078:	94020000 	bl	83078 <GPR_FRAME_SIZE+0x82f78>
    307c:	20000001 	.inst	0x20000001 ; undefined
    3080:	0000e008 	udf	#57352
    3084:	a9020000 	stp	x0, x0, [x0, #32]
    3088:	21000001 	.inst	0x21000001 ; undefined
    308c:	0000ed11 	udf	#60689
    3090:	06020800 	.inst	0x06020800 ; undefined
    3094:	22000002 	.inst	0x22000002 ; undefined
    3098:	0000a70f 	udf	#42767
    309c:	03001800 	.inst	0x03001800 ; undefined
    30a0:	00000399 	udf	#921
    30a4:	f9032303 	str	x3, [x24, #1600]
    30a8:	0b000000 	add	w0, w0, w0
    30ac:	0000052a 	udf	#1322
    30b0:	43102803 	.inst	0x43102803 ; undefined
    30b4:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    30b8:	00000125 	udf	#293
    30bc:	15830d00 	b	60c64bc <GPR_FRAME_SIZE+0x60c63bc>
    30c0:	03010000 	.inst	0x03010000 ; undefined
    30c4:	003fa801 	.inst	0x003fa801 ; NYI
    30c8:	00000040 	udf	#64
    30cc:	00005400 	udf	#21504
    30d0:	00000000 	udf	#0
    30d4:	009c0100 	.inst	0x009c0100 ; undefined
    30d8:	0000015a 	udf	#346
    30dc:	08010005 	stxrb	w1, w5, [x0]
    30e0:	00001743 	udf	#5955
    30e4:	00021306 	.inst	0x00021306 ; undefined
    30e8:	07b61d00 	.inst	0x07b61d00 ; undefined
    30ec:	00000000 	udf	#0
    30f0:	3ffc0000 	.inst	0x3ffc0000 ; undefined
    30f4:	00004000 	udf	#16384
    30f8:	00540000 	.inst	0x00540000 ; undefined
    30fc:	00000000 	udf	#0
    3100:	11110000 	add	w0, w0, #0x440
    3104:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    3108:	00031a07 	.inst	0x00031a07 ; undefined
    310c:	06010100 	.inst	0x06010100 ; undefined
    3110:	0000029a 	udf	#666
    3114:	98080101 	ldrsw	x1, 13134 <GPR_FRAME_SIZE+0x13034>
    3118:	01000002 	.inst	0x01000002 ; undefined
    311c:	03bb0502 	.inst	0x03bb0502 ; undefined
    3120:	02010000 	.inst	0x02010000 ; undefined
    3124:	0001de07 	.inst	0x0001de07 ; undefined
    3128:	05040700 	.inst	0x05040700 ; undefined
    312c:	00746e69 	.inst	0x00746e69 ; undefined
    3130:	0002e803 	.inst	0x0002e803 ; undefined
    3134:	16250200 	b	fffffffff8943934 <__stack_el0_top+0xffffffffb6e37934>
    3138:	0000002e 	udf	#46
    313c:	79050801 	strh	w1, [x0, #644]
    3140:	01000003 	.inst	0x01000003 ; undefined
    3144:	03100708 	.inst	0x03100708 ; undefined
    3148:	08010000 	stxrb	w1, w0, [x0]
    314c:	00037e05 	.inst	0x00037e05 ; undefined
    3150:	07080100 	.inst	0x07080100 ; undefined
    3154:	00000315 	udf	#789
    3158:	2e040708 	.inst	0x2e040708 ; undefined
    315c:	03000000 	.inst	0x03000000 ; undefined
    3160:	00a70e12 	.inst	0x00a70e12 ; undefined
    3164:	d1040000 	sub	x0, x0, #0x100
    3168:	00000002 	udf	#2
    316c:	0003a404 	.inst	0x0003a404 ; undefined
    3170:	f8040100 	stur	x0, [x8, #64]
    3174:	02000003 	.inst	0x02000003 ; undefined
    3178:	00036104 	.inst	0x00036104 ; undefined
    317c:	03000300 	.inst	0x03000300 ; undefined
    3180:	00000206 	udf	#518
    3184:	80031703 	.inst	0x80031703 ; undefined
    3188:	05000000 	orr	z0.s, z0.s, #0x1
    318c:	00e01910 	.inst	0x00e01910 ; undefined
    3190:	8c020000 	.inst	0x8c020000 ; undefined
    3194:	1a000002 	adc	w2, w0, w0
    3198:	0000e008 	udf	#57352
    319c:	2c020000 	stnp	s0, s0, [x0, #16]
    31a0:	1b000003 	madd	w3, w0, w0, w0
    31a4:	00005809 	udf	#22537
    31a8:	63090800 	.inst	0x63090800 ; undefined
    31ac:	03006c6f 	.inst	0x03006c6f ; undefined
    31b0:	0058091c 	.inst	0x0058091c ; undefined
    31b4:	000c0000 	.inst	0x000c0000 ; undefined
    31b8:	00e6080a 	.inst	0x00e6080a ; undefined
    31bc:	01010000 	.inst	0x01010000 ; undefined
    31c0:	0002a108 	.inst	0x0002a108 ; undefined
    31c4:	01a30300 	.inst	0x01a30300 ; undefined
    31c8:	1d030000 	.inst	0x1d030000 ; undefined
    31cc:	0000b303 	udf	#45827
    31d0:	1f200500 	fnmadd	s0, s8, s0, s1
    31d4:	00000125 	udf	#293
    31d8:	00019402 	.inst	0x00019402 ; undefined
    31dc:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    31e0:	00000000 	udf	#0
    31e4:	0001a902 	.inst	0x0001a902 ; undefined
    31e8:	ed112100 	.inst	0xed112100 ; undefined
    31ec:	08000000 	stxrb	w0, w0, [x0]
    31f0:	00020602 	.inst	0x00020602 ; undefined
    31f4:	a70f2200 	.inst	0xa70f2200 ; undefined
    31f8:	18000000 	ldr	w0, 31f8 <GPR_FRAME_SIZE+0x30f8>
    31fc:	03990300 	.inst	0x03990300 ; undefined
    3200:	23030000 	.inst	0x23030000 ; undefined
    3204:	0000f903 	udf	#63747
    3208:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    320c:	28030000 	stnp	w0, w0, [x0, #24]
    3210:	00014310 	.inst	0x00014310 ; undefined
    3214:	01250c00 	.inst	0x01250c00 ; undefined
    3218:	0d000000 	st1	{v0.b}[0], [x0]
    321c:	0000159b 	udf	#5531
    3220:	fc010301 	stur	d1, [x24, #16]
    3224:	0040003f 	.inst	0x0040003f ; undefined
    3228:	54000000 	b.eq	3228 <GPR_FRAME_SIZE+0x3128>  // b.none
    322c:	00000000 	udf	#0
    3230:	01000000 	.inst	0x01000000 ; undefined
    3234:	015a009c 	.inst	0x015a009c ; undefined
    3238:	00050000 	.inst	0x00050000 ; undefined
    323c:	180d0801 	ldr	w1, 1d33c <GPR_FRAME_SIZE+0x1d23c>
    3240:	13060000 	sbfiz	w0, w0, #26, #1
    3244:	1d000002 	.inst	0x1d000002 ; undefined
    3248:	000007ec 	udf	#2028
    324c:	00000000 	udf	#0
    3250:	40004050 	.inst	0x40004050 ; undefined
    3254:	00000000 	udf	#0
    3258:	00000054 	udf	#84
    325c:	00000000 	udf	#0
    3260:	00001171 	udf	#4465
    3264:	1a070401 	.inst	0x1a070401 ; undefined
    3268:	01000003 	.inst	0x01000003 ; undefined
    326c:	029a0601 	.inst	0x029a0601 ; undefined
    3270:	01010000 	.inst	0x01010000 ; undefined
    3274:	00029808 	.inst	0x00029808 ; undefined
    3278:	05020100 	orr	z0.d, z0.d, #0x1ff
    327c:	000003bb 	udf	#955
    3280:	de070201 	.inst	0xde070201 ; undefined
    3284:	07000001 	.inst	0x07000001 ; undefined
    3288:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    328c:	e8030074 	.inst	0xe8030074 ; undefined
    3290:	02000002 	.inst	0x02000002 ; undefined
    3294:	002e1625 	.inst	0x002e1625 ; NYI
    3298:	08010000 	stxrb	w1, w0, [x0]
    329c:	00037905 	.inst	0x00037905 ; undefined
    32a0:	07080100 	.inst	0x07080100 ; undefined
    32a4:	00000310 	udf	#784
    32a8:	7e050801 	.inst	0x7e050801 ; undefined
    32ac:	01000003 	.inst	0x01000003 ; undefined
    32b0:	03150708 	.inst	0x03150708 ; undefined
    32b4:	07080000 	.inst	0x07080000 ; undefined
    32b8:	00002e04 	udf	#11780
    32bc:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    32c0:	000000a7 	udf	#167
    32c4:	0002d104 	.inst	0x0002d104 ; undefined
    32c8:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    32cc:	01000003 	.inst	0x01000003 ; undefined
    32d0:	0003f804 	.inst	0x0003f804 ; undefined
    32d4:	61040200 	.inst	0x61040200 ; undefined
    32d8:	03000003 	.inst	0x03000003 ; undefined
    32dc:	02060300 	.inst	0x02060300 ; undefined
    32e0:	17030000 	b	fffffffffc0c32e0 <__stack_el0_top+0xffffffffba5b72e0>
    32e4:	00008003 	udf	#32771
    32e8:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    32ec:	000000e0 	udf	#224
    32f0:	00028c02 	.inst	0x00028c02 ; undefined
    32f4:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    32f8:	00000000 	udf	#0
    32fc:	00032c02 	.inst	0x00032c02 ; undefined
    3300:	58091b00 	ldr	x0, 15660 <GPR_FRAME_SIZE+0x15560>
    3304:	08000000 	stxrb	w0, w0, [x0]
    3308:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    330c:	091c0300 	.inst	0x091c0300 ; undefined
    3310:	00000058 	udf	#88
    3314:	080a000c 	stxrb	w10, w12, [x0]
    3318:	000000e6 	udf	#230
    331c:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    3320:	03000002 	.inst	0x03000002 ; undefined
    3324:	000001a3 	udf	#419
    3328:	b3031d03 	.inst	0xb3031d03 ; undefined
    332c:	05000000 	orr	z0.s, z0.s, #0x1
    3330:	01251f20 	.inst	0x01251f20 ; undefined
    3334:	94020000 	bl	83334 <GPR_FRAME_SIZE+0x83234>
    3338:	20000001 	.inst	0x20000001 ; undefined
    333c:	0000e008 	udf	#57352
    3340:	a9020000 	stp	x0, x0, [x0, #32]
    3344:	21000001 	.inst	0x21000001 ; undefined
    3348:	0000ed11 	udf	#60689
    334c:	06020800 	.inst	0x06020800 ; undefined
    3350:	22000002 	.inst	0x22000002 ; undefined
    3354:	0000a70f 	udf	#42767
    3358:	03001800 	.inst	0x03001800 ; undefined
    335c:	00000399 	udf	#921
    3360:	f9032303 	str	x3, [x24, #1600]
    3364:	0b000000 	add	w0, w0, w0
    3368:	0000052a 	udf	#1322
    336c:	43102803 	.inst	0x43102803 ; undefined
    3370:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    3374:	00000125 	udf	#293
    3378:	15b60d00 	b	6d86778 <GPR_FRAME_SIZE+0x6d86678>
    337c:	03010000 	.inst	0x03010000 ; undefined
    3380:	00405001 	.inst	0x00405001 ; undefined
    3384:	00000040 	udf	#64
    3388:	00005400 	udf	#21504
    338c:	00000000 	udf	#0
    3390:	009c0100 	.inst	0x009c0100 ; undefined
    3394:	0000015a 	udf	#346
    3398:	08010005 	stxrb	w1, w5, [x0]
    339c:	000018d7 	udf	#6359
    33a0:	00021306 	.inst	0x00021306 ; undefined
    33a4:	081f1d00 	stxrb	wzr, w0, [x8]
    33a8:	00000000 	udf	#0
    33ac:	40a40000 	.inst	0x40a40000 ; undefined
    33b0:	00004000 	udf	#16384
    33b4:	00540000 	.inst	0x00540000 ; undefined
    33b8:	00000000 	udf	#0
    33bc:	11d10000 	.inst	0x11d10000 ; undefined
    33c0:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    33c4:	00031a07 	.inst	0x00031a07 ; undefined
    33c8:	06010100 	.inst	0x06010100 ; undefined
    33cc:	0000029a 	udf	#666
    33d0:	98080101 	ldrsw	x1, 133f0 <GPR_FRAME_SIZE+0x132f0>
    33d4:	01000002 	.inst	0x01000002 ; undefined
    33d8:	03bb0502 	.inst	0x03bb0502 ; undefined
    33dc:	02010000 	.inst	0x02010000 ; undefined
    33e0:	0001de07 	.inst	0x0001de07 ; undefined
    33e4:	05040700 	.inst	0x05040700 ; undefined
    33e8:	00746e69 	.inst	0x00746e69 ; undefined
    33ec:	0002e803 	.inst	0x0002e803 ; undefined
    33f0:	16250200 	b	fffffffff8943bf0 <__stack_el0_top+0xffffffffb6e37bf0>
    33f4:	0000002e 	udf	#46
    33f8:	79050801 	strh	w1, [x0, #644]
    33fc:	01000003 	.inst	0x01000003 ; undefined
    3400:	03100708 	.inst	0x03100708 ; undefined
    3404:	08010000 	stxrb	w1, w0, [x0]
    3408:	00037e05 	.inst	0x00037e05 ; undefined
    340c:	07080100 	.inst	0x07080100 ; undefined
    3410:	00000315 	udf	#789
    3414:	2e040708 	.inst	0x2e040708 ; undefined
    3418:	03000000 	.inst	0x03000000 ; undefined
    341c:	00a70e12 	.inst	0x00a70e12 ; undefined
    3420:	d1040000 	sub	x0, x0, #0x100
    3424:	00000002 	udf	#2
    3428:	0003a404 	.inst	0x0003a404 ; undefined
    342c:	f8040100 	stur	x0, [x8, #64]
    3430:	02000003 	.inst	0x02000003 ; undefined
    3434:	00036104 	.inst	0x00036104 ; undefined
    3438:	03000300 	.inst	0x03000300 ; undefined
    343c:	00000206 	udf	#518
    3440:	80031703 	.inst	0x80031703 ; undefined
    3444:	05000000 	orr	z0.s, z0.s, #0x1
    3448:	00e01910 	.inst	0x00e01910 ; undefined
    344c:	8c020000 	.inst	0x8c020000 ; undefined
    3450:	1a000002 	adc	w2, w0, w0
    3454:	0000e008 	udf	#57352
    3458:	2c020000 	stnp	s0, s0, [x0, #16]
    345c:	1b000003 	madd	w3, w0, w0, w0
    3460:	00005809 	udf	#22537
    3464:	63090800 	.inst	0x63090800 ; undefined
    3468:	03006c6f 	.inst	0x03006c6f ; undefined
    346c:	0058091c 	.inst	0x0058091c ; undefined
    3470:	000c0000 	.inst	0x000c0000 ; undefined
    3474:	00e6080a 	.inst	0x00e6080a ; undefined
    3478:	01010000 	.inst	0x01010000 ; undefined
    347c:	0002a108 	.inst	0x0002a108 ; undefined
    3480:	01a30300 	.inst	0x01a30300 ; undefined
    3484:	1d030000 	.inst	0x1d030000 ; undefined
    3488:	0000b303 	udf	#45827
    348c:	1f200500 	fnmadd	s0, s8, s0, s1
    3490:	00000125 	udf	#293
    3494:	00019402 	.inst	0x00019402 ; undefined
    3498:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    349c:	00000000 	udf	#0
    34a0:	0001a902 	.inst	0x0001a902 ; undefined
    34a4:	ed112100 	.inst	0xed112100 ; undefined
    34a8:	08000000 	stxrb	w0, w0, [x0]
    34ac:	00020602 	.inst	0x00020602 ; undefined
    34b0:	a70f2200 	.inst	0xa70f2200 ; undefined
    34b4:	18000000 	ldr	w0, 34b4 <GPR_FRAME_SIZE+0x33b4>
    34b8:	03990300 	.inst	0x03990300 ; undefined
    34bc:	23030000 	.inst	0x23030000 ; undefined
    34c0:	0000f903 	udf	#63747
    34c4:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    34c8:	28030000 	stnp	w0, w0, [x0, #24]
    34cc:	00014310 	.inst	0x00014310 ; undefined
    34d0:	01250c00 	.inst	0x01250c00 ; undefined
    34d4:	0d000000 	st1	{v0.b}[0], [x0]
    34d8:	000015ce 	udf	#5582
    34dc:	a4010301 	ld1rqb	{z1.b}, p0/z, [x24, x1]
    34e0:	00400040 	.inst	0x00400040 ; undefined
    34e4:	54000000 	b.eq	34e4 <GPR_FRAME_SIZE+0x33e4>  // b.none
    34e8:	00000000 	udf	#0
    34ec:	01000000 	.inst	0x01000000 ; undefined
    34f0:	015a009c 	.inst	0x015a009c ; undefined
    34f4:	00050000 	.inst	0x00050000 ; undefined
    34f8:	19a10801 	rcwcasa	x1, x1, [x0]
    34fc:	13060000 	sbfiz	w0, w0, #26, #1
    3500:	1d000002 	.inst	0x1d000002 ; undefined
    3504:	00000852 	udf	#2130
    3508:	00000000 	udf	#0
    350c:	400040f8 	.inst	0x400040f8 ; undefined
    3510:	00000000 	udf	#0
    3514:	00000054 	udf	#84
    3518:	00000000 	udf	#0
    351c:	00001231 	udf	#4657
    3520:	1a070401 	.inst	0x1a070401 ; undefined
    3524:	01000003 	.inst	0x01000003 ; undefined
    3528:	029a0601 	.inst	0x029a0601 ; undefined
    352c:	01010000 	.inst	0x01010000 ; undefined
    3530:	00029808 	.inst	0x00029808 ; undefined
    3534:	05020100 	orr	z0.d, z0.d, #0x1ff
    3538:	000003bb 	udf	#955
    353c:	de070201 	.inst	0xde070201 ; undefined
    3540:	07000001 	.inst	0x07000001 ; undefined
    3544:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    3548:	e8030074 	.inst	0xe8030074 ; undefined
    354c:	02000002 	.inst	0x02000002 ; undefined
    3550:	002e1625 	.inst	0x002e1625 ; NYI
    3554:	08010000 	stxrb	w1, w0, [x0]
    3558:	00037905 	.inst	0x00037905 ; undefined
    355c:	07080100 	.inst	0x07080100 ; undefined
    3560:	00000310 	udf	#784
    3564:	7e050801 	.inst	0x7e050801 ; undefined
    3568:	01000003 	.inst	0x01000003 ; undefined
    356c:	03150708 	.inst	0x03150708 ; undefined
    3570:	07080000 	.inst	0x07080000 ; undefined
    3574:	00002e04 	udf	#11780
    3578:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    357c:	000000a7 	udf	#167
    3580:	0002d104 	.inst	0x0002d104 ; undefined
    3584:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    3588:	01000003 	.inst	0x01000003 ; undefined
    358c:	0003f804 	.inst	0x0003f804 ; undefined
    3590:	61040200 	.inst	0x61040200 ; undefined
    3594:	03000003 	.inst	0x03000003 ; undefined
    3598:	02060300 	.inst	0x02060300 ; undefined
    359c:	17030000 	b	fffffffffc0c359c <__stack_el0_top+0xffffffffba5b759c>
    35a0:	00008003 	udf	#32771
    35a4:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    35a8:	000000e0 	udf	#224
    35ac:	00028c02 	.inst	0x00028c02 ; undefined
    35b0:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    35b4:	00000000 	udf	#0
    35b8:	00032c02 	.inst	0x00032c02 ; undefined
    35bc:	58091b00 	ldr	x0, 1591c <GPR_FRAME_SIZE+0x1581c>
    35c0:	08000000 	stxrb	w0, w0, [x0]
    35c4:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    35c8:	091c0300 	.inst	0x091c0300 ; undefined
    35cc:	00000058 	udf	#88
    35d0:	080a000c 	stxrb	w10, w12, [x0]
    35d4:	000000e6 	udf	#230
    35d8:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    35dc:	03000002 	.inst	0x03000002 ; undefined
    35e0:	000001a3 	udf	#419
    35e4:	b3031d03 	.inst	0xb3031d03 ; undefined
    35e8:	05000000 	orr	z0.s, z0.s, #0x1
    35ec:	01251f20 	.inst	0x01251f20 ; undefined
    35f0:	94020000 	bl	835f0 <GPR_FRAME_SIZE+0x834f0>
    35f4:	20000001 	.inst	0x20000001 ; undefined
    35f8:	0000e008 	udf	#57352
    35fc:	a9020000 	stp	x0, x0, [x0, #32]
    3600:	21000001 	.inst	0x21000001 ; undefined
    3604:	0000ed11 	udf	#60689
    3608:	06020800 	.inst	0x06020800 ; undefined
    360c:	22000002 	.inst	0x22000002 ; undefined
    3610:	0000a70f 	udf	#42767
    3614:	03001800 	.inst	0x03001800 ; undefined
    3618:	00000399 	udf	#921
    361c:	f9032303 	str	x3, [x24, #1600]
    3620:	0b000000 	add	w0, w0, w0
    3624:	0000052a 	udf	#1322
    3628:	43102803 	.inst	0x43102803 ; undefined
    362c:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    3630:	00000125 	udf	#293
    3634:	15e60d00 	b	7986a34 <GPR_FRAME_SIZE+0x7986934>
    3638:	03010000 	.inst	0x03010000 ; undefined
    363c:	0040f801 	.inst	0x0040f801 ; undefined
    3640:	00000040 	udf	#64
    3644:	00005400 	udf	#21504
    3648:	00000000 	udf	#0
    364c:	009c0100 	.inst	0x009c0100 ; undefined
    3650:	0000015a 	udf	#346
    3654:	08010005 	stxrb	w1, w5, [x0]
    3658:	00001a6b 	udf	#6763
    365c:	00021306 	.inst	0x00021306 ; undefined
    3660:	08851d00 	stllrb	w0, [x8]
    3664:	00000000 	udf	#0
    3668:	414c0000 	.inst	0x414c0000 ; undefined
    366c:	00004000 	udf	#16384
    3670:	00540000 	.inst	0x00540000 ; undefined
    3674:	00000000 	udf	#0
    3678:	12910000 	mov	w0, #0xffff77ff            	// #-34817
    367c:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    3680:	00031a07 	.inst	0x00031a07 ; undefined
    3684:	06010100 	.inst	0x06010100 ; undefined
    3688:	0000029a 	udf	#666
    368c:	98080101 	ldrsw	x1, 136ac <GPR_FRAME_SIZE+0x135ac>
    3690:	01000002 	.inst	0x01000002 ; undefined
    3694:	03bb0502 	.inst	0x03bb0502 ; undefined
    3698:	02010000 	.inst	0x02010000 ; undefined
    369c:	0001de07 	.inst	0x0001de07 ; undefined
    36a0:	05040700 	.inst	0x05040700 ; undefined
    36a4:	00746e69 	.inst	0x00746e69 ; undefined
    36a8:	0002e803 	.inst	0x0002e803 ; undefined
    36ac:	16250200 	b	fffffffff8943eac <__stack_el0_top+0xffffffffb6e37eac>
    36b0:	0000002e 	udf	#46
    36b4:	79050801 	strh	w1, [x0, #644]
    36b8:	01000003 	.inst	0x01000003 ; undefined
    36bc:	03100708 	.inst	0x03100708 ; undefined
    36c0:	08010000 	stxrb	w1, w0, [x0]
    36c4:	00037e05 	.inst	0x00037e05 ; undefined
    36c8:	07080100 	.inst	0x07080100 ; undefined
    36cc:	00000315 	udf	#789
    36d0:	2e040708 	.inst	0x2e040708 ; undefined
    36d4:	03000000 	.inst	0x03000000 ; undefined
    36d8:	00a70e12 	.inst	0x00a70e12 ; undefined
    36dc:	d1040000 	sub	x0, x0, #0x100
    36e0:	00000002 	udf	#2
    36e4:	0003a404 	.inst	0x0003a404 ; undefined
    36e8:	f8040100 	stur	x0, [x8, #64]
    36ec:	02000003 	.inst	0x02000003 ; undefined
    36f0:	00036104 	.inst	0x00036104 ; undefined
    36f4:	03000300 	.inst	0x03000300 ; undefined
    36f8:	00000206 	udf	#518
    36fc:	80031703 	.inst	0x80031703 ; undefined
    3700:	05000000 	orr	z0.s, z0.s, #0x1
    3704:	00e01910 	.inst	0x00e01910 ; undefined
    3708:	8c020000 	.inst	0x8c020000 ; undefined
    370c:	1a000002 	adc	w2, w0, w0
    3710:	0000e008 	udf	#57352
    3714:	2c020000 	stnp	s0, s0, [x0, #16]
    3718:	1b000003 	madd	w3, w0, w0, w0
    371c:	00005809 	udf	#22537
    3720:	63090800 	.inst	0x63090800 ; undefined
    3724:	03006c6f 	.inst	0x03006c6f ; undefined
    3728:	0058091c 	.inst	0x0058091c ; undefined
    372c:	000c0000 	.inst	0x000c0000 ; undefined
    3730:	00e6080a 	.inst	0x00e6080a ; undefined
    3734:	01010000 	.inst	0x01010000 ; undefined
    3738:	0002a108 	.inst	0x0002a108 ; undefined
    373c:	01a30300 	.inst	0x01a30300 ; undefined
    3740:	1d030000 	.inst	0x1d030000 ; undefined
    3744:	0000b303 	udf	#45827
    3748:	1f200500 	fnmadd	s0, s8, s0, s1
    374c:	00000125 	udf	#293
    3750:	00019402 	.inst	0x00019402 ; undefined
    3754:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    3758:	00000000 	udf	#0
    375c:	0001a902 	.inst	0x0001a902 ; undefined
    3760:	ed112100 	.inst	0xed112100 ; undefined
    3764:	08000000 	stxrb	w0, w0, [x0]
    3768:	00020602 	.inst	0x00020602 ; undefined
    376c:	a70f2200 	.inst	0xa70f2200 ; undefined
    3770:	18000000 	ldr	w0, 3770 <GPR_FRAME_SIZE+0x3670>
    3774:	03990300 	.inst	0x03990300 ; undefined
    3778:	23030000 	.inst	0x23030000 ; undefined
    377c:	0000f903 	udf	#63747
    3780:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    3784:	28030000 	stnp	w0, w0, [x0, #24]
    3788:	00014310 	.inst	0x00014310 ; undefined
    378c:	01250c00 	.inst	0x01250c00 ; undefined
    3790:	0d000000 	st1	{v0.b}[0], [x0]
    3794:	000015fe 	udf	#5630
    3798:	4c010301 	.inst	0x4c010301 ; undefined
    379c:	00400041 	.inst	0x00400041 ; undefined
    37a0:	54000000 	b.eq	37a0 <GPR_FRAME_SIZE+0x36a0>  // b.none
    37a4:	00000000 	udf	#0
    37a8:	01000000 	.inst	0x01000000 ; undefined
    37ac:	015a009c 	.inst	0x015a009c ; undefined
    37b0:	00050000 	.inst	0x00050000 ; undefined
    37b4:	1b350801 	.inst	0x1b350801 ; undefined
    37b8:	13060000 	sbfiz	w0, w0, #26, #1
    37bc:	1d000002 	.inst	0x1d000002 ; undefined
    37c0:	000008b8 	udf	#2232
    37c4:	00000000 	udf	#0
    37c8:	400041a0 	.inst	0x400041a0 ; undefined
    37cc:	00000000 	udf	#0
    37d0:	00000054 	udf	#84
    37d4:	00000000 	udf	#0
    37d8:	000012f1 	udf	#4849
    37dc:	1a070401 	.inst	0x1a070401 ; undefined
    37e0:	01000003 	.inst	0x01000003 ; undefined
    37e4:	029a0601 	.inst	0x029a0601 ; undefined
    37e8:	01010000 	.inst	0x01010000 ; undefined
    37ec:	00029808 	.inst	0x00029808 ; undefined
    37f0:	05020100 	orr	z0.d, z0.d, #0x1ff
    37f4:	000003bb 	udf	#955
    37f8:	de070201 	.inst	0xde070201 ; undefined
    37fc:	07000001 	.inst	0x07000001 ; undefined
    3800:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    3804:	e8030074 	.inst	0xe8030074 ; undefined
    3808:	02000002 	.inst	0x02000002 ; undefined
    380c:	002e1625 	.inst	0x002e1625 ; NYI
    3810:	08010000 	stxrb	w1, w0, [x0]
    3814:	00037905 	.inst	0x00037905 ; undefined
    3818:	07080100 	.inst	0x07080100 ; undefined
    381c:	00000310 	udf	#784
    3820:	7e050801 	.inst	0x7e050801 ; undefined
    3824:	01000003 	.inst	0x01000003 ; undefined
    3828:	03150708 	.inst	0x03150708 ; undefined
    382c:	07080000 	.inst	0x07080000 ; undefined
    3830:	00002e04 	udf	#11780
    3834:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    3838:	000000a7 	udf	#167
    383c:	0002d104 	.inst	0x0002d104 ; undefined
    3840:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    3844:	01000003 	.inst	0x01000003 ; undefined
    3848:	0003f804 	.inst	0x0003f804 ; undefined
    384c:	61040200 	.inst	0x61040200 ; undefined
    3850:	03000003 	.inst	0x03000003 ; undefined
    3854:	02060300 	.inst	0x02060300 ; undefined
    3858:	17030000 	b	fffffffffc0c3858 <__stack_el0_top+0xffffffffba5b7858>
    385c:	00008003 	udf	#32771
    3860:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    3864:	000000e0 	udf	#224
    3868:	00028c02 	.inst	0x00028c02 ; undefined
    386c:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    3870:	00000000 	udf	#0
    3874:	00032c02 	.inst	0x00032c02 ; undefined
    3878:	58091b00 	ldr	x0, 15bd8 <GPR_FRAME_SIZE+0x15ad8>
    387c:	08000000 	stxrb	w0, w0, [x0]
    3880:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    3884:	091c0300 	.inst	0x091c0300 ; undefined
    3888:	00000058 	udf	#88
    388c:	080a000c 	stxrb	w10, w12, [x0]
    3890:	000000e6 	udf	#230
    3894:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    3898:	03000002 	.inst	0x03000002 ; undefined
    389c:	000001a3 	udf	#419
    38a0:	b3031d03 	.inst	0xb3031d03 ; undefined
    38a4:	05000000 	orr	z0.s, z0.s, #0x1
    38a8:	01251f20 	.inst	0x01251f20 ; undefined
    38ac:	94020000 	bl	838ac <GPR_FRAME_SIZE+0x837ac>
    38b0:	20000001 	.inst	0x20000001 ; undefined
    38b4:	0000e008 	udf	#57352
    38b8:	a9020000 	stp	x0, x0, [x0, #32]
    38bc:	21000001 	.inst	0x21000001 ; undefined
    38c0:	0000ed11 	udf	#60689
    38c4:	06020800 	.inst	0x06020800 ; undefined
    38c8:	22000002 	.inst	0x22000002 ; undefined
    38cc:	0000a70f 	udf	#42767
    38d0:	03001800 	.inst	0x03001800 ; undefined
    38d4:	00000399 	udf	#921
    38d8:	f9032303 	str	x3, [x24, #1600]
    38dc:	0b000000 	add	w0, w0, w0
    38e0:	0000052a 	udf	#1322
    38e4:	43102803 	.inst	0x43102803 ; undefined
    38e8:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    38ec:	00000125 	udf	#293
    38f0:	16160d00 	b	fffffffff8586cf0 <__stack_el0_top+0xffffffffb6a7acf0>
    38f4:	03010000 	.inst	0x03010000 ; undefined
    38f8:	0041a001 	.inst	0x0041a001 ; undefined
    38fc:	00000040 	udf	#64
    3900:	00005400 	udf	#21504
    3904:	00000000 	udf	#0
    3908:	009c0100 	.inst	0x009c0100 ; undefined
    390c:	0000015a 	udf	#346
    3910:	08010005 	stxrb	w1, w5, [x0]
    3914:	00001bff 	udf	#7167
    3918:	00021306 	.inst	0x00021306 ; undefined
    391c:	08eb1d00 	.inst	0x08eb1d00 ; undefined
    3920:	00000000 	udf	#0
    3924:	41f40000 	.inst	0x41f40000 ; undefined
    3928:	00004000 	udf	#16384
    392c:	00540000 	.inst	0x00540000 ; undefined
    3930:	00000000 	udf	#0
    3934:	13510000 	.inst	0x13510000 ; undefined
    3938:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    393c:	00031a07 	.inst	0x00031a07 ; undefined
    3940:	06010100 	.inst	0x06010100 ; undefined
    3944:	0000029a 	udf	#666
    3948:	98080101 	ldrsw	x1, 13968 <GPR_FRAME_SIZE+0x13868>
    394c:	01000002 	.inst	0x01000002 ; undefined
    3950:	03bb0502 	.inst	0x03bb0502 ; undefined
    3954:	02010000 	.inst	0x02010000 ; undefined
    3958:	0001de07 	.inst	0x0001de07 ; undefined
    395c:	05040700 	.inst	0x05040700 ; undefined
    3960:	00746e69 	.inst	0x00746e69 ; undefined
    3964:	0002e803 	.inst	0x0002e803 ; undefined
    3968:	16250200 	b	fffffffff8944168 <__stack_el0_top+0xffffffffb6e38168>
    396c:	0000002e 	udf	#46
    3970:	79050801 	strh	w1, [x0, #644]
    3974:	01000003 	.inst	0x01000003 ; undefined
    3978:	03100708 	.inst	0x03100708 ; undefined
    397c:	08010000 	stxrb	w1, w0, [x0]
    3980:	00037e05 	.inst	0x00037e05 ; undefined
    3984:	07080100 	.inst	0x07080100 ; undefined
    3988:	00000315 	udf	#789
    398c:	2e040708 	.inst	0x2e040708 ; undefined
    3990:	03000000 	.inst	0x03000000 ; undefined
    3994:	00a70e12 	.inst	0x00a70e12 ; undefined
    3998:	d1040000 	sub	x0, x0, #0x100
    399c:	00000002 	udf	#2
    39a0:	0003a404 	.inst	0x0003a404 ; undefined
    39a4:	f8040100 	stur	x0, [x8, #64]
    39a8:	02000003 	.inst	0x02000003 ; undefined
    39ac:	00036104 	.inst	0x00036104 ; undefined
    39b0:	03000300 	.inst	0x03000300 ; undefined
    39b4:	00000206 	udf	#518
    39b8:	80031703 	.inst	0x80031703 ; undefined
    39bc:	05000000 	orr	z0.s, z0.s, #0x1
    39c0:	00e01910 	.inst	0x00e01910 ; undefined
    39c4:	8c020000 	.inst	0x8c020000 ; undefined
    39c8:	1a000002 	adc	w2, w0, w0
    39cc:	0000e008 	udf	#57352
    39d0:	2c020000 	stnp	s0, s0, [x0, #16]
    39d4:	1b000003 	madd	w3, w0, w0, w0
    39d8:	00005809 	udf	#22537
    39dc:	63090800 	.inst	0x63090800 ; undefined
    39e0:	03006c6f 	.inst	0x03006c6f ; undefined
    39e4:	0058091c 	.inst	0x0058091c ; undefined
    39e8:	000c0000 	.inst	0x000c0000 ; undefined
    39ec:	00e6080a 	.inst	0x00e6080a ; undefined
    39f0:	01010000 	.inst	0x01010000 ; undefined
    39f4:	0002a108 	.inst	0x0002a108 ; undefined
    39f8:	01a30300 	.inst	0x01a30300 ; undefined
    39fc:	1d030000 	.inst	0x1d030000 ; undefined
    3a00:	0000b303 	udf	#45827
    3a04:	1f200500 	fnmadd	s0, s8, s0, s1
    3a08:	00000125 	udf	#293
    3a0c:	00019402 	.inst	0x00019402 ; undefined
    3a10:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    3a14:	00000000 	udf	#0
    3a18:	0001a902 	.inst	0x0001a902 ; undefined
    3a1c:	ed112100 	.inst	0xed112100 ; undefined
    3a20:	08000000 	stxrb	w0, w0, [x0]
    3a24:	00020602 	.inst	0x00020602 ; undefined
    3a28:	a70f2200 	.inst	0xa70f2200 ; undefined
    3a2c:	18000000 	ldr	w0, 3a2c <GPR_FRAME_SIZE+0x392c>
    3a30:	03990300 	.inst	0x03990300 ; undefined
    3a34:	23030000 	.inst	0x23030000 ; undefined
    3a38:	0000f903 	udf	#63747
    3a3c:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    3a40:	28030000 	stnp	w0, w0, [x0, #24]
    3a44:	00014310 	.inst	0x00014310 ; undefined
    3a48:	01250c00 	.inst	0x01250c00 ; undefined
    3a4c:	0d000000 	st1	{v0.b}[0], [x0]
    3a50:	0000162e 	udf	#5678
    3a54:	f4010301 	.inst	0xf4010301 ; undefined
    3a58:	00400041 	.inst	0x00400041 ; undefined
    3a5c:	54000000 	b.eq	3a5c <GPR_FRAME_SIZE+0x395c>  // b.none
    3a60:	00000000 	udf	#0
    3a64:	01000000 	.inst	0x01000000 ; undefined
    3a68:	015a009c 	.inst	0x015a009c ; undefined
    3a6c:	00050000 	.inst	0x00050000 ; undefined
    3a70:	1cc90801 	ldr	s1, fffffffffff95b70 <__stack_el0_top+0xffffffffbe489b70>
    3a74:	13060000 	sbfiz	w0, w0, #26, #1
    3a78:	1d000002 	.inst	0x1d000002 ; undefined
    3a7c:	0000091e 	udf	#2334
    3a80:	00000000 	udf	#0
    3a84:	40004248 	.inst	0x40004248 ; undefined
    3a88:	00000000 	udf	#0
    3a8c:	00000054 	udf	#84
    3a90:	00000000 	udf	#0
    3a94:	000013b1 	udf	#5041
    3a98:	1a070401 	.inst	0x1a070401 ; undefined
    3a9c:	01000003 	.inst	0x01000003 ; undefined
    3aa0:	029a0601 	.inst	0x029a0601 ; undefined
    3aa4:	01010000 	.inst	0x01010000 ; undefined
    3aa8:	00029808 	.inst	0x00029808 ; undefined
    3aac:	05020100 	orr	z0.d, z0.d, #0x1ff
    3ab0:	000003bb 	udf	#955
    3ab4:	de070201 	.inst	0xde070201 ; undefined
    3ab8:	07000001 	.inst	0x07000001 ; undefined
    3abc:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    3ac0:	e8030074 	.inst	0xe8030074 ; undefined
    3ac4:	02000002 	.inst	0x02000002 ; undefined
    3ac8:	002e1625 	.inst	0x002e1625 ; NYI
    3acc:	08010000 	stxrb	w1, w0, [x0]
    3ad0:	00037905 	.inst	0x00037905 ; undefined
    3ad4:	07080100 	.inst	0x07080100 ; undefined
    3ad8:	00000310 	udf	#784
    3adc:	7e050801 	.inst	0x7e050801 ; undefined
    3ae0:	01000003 	.inst	0x01000003 ; undefined
    3ae4:	03150708 	.inst	0x03150708 ; undefined
    3ae8:	07080000 	.inst	0x07080000 ; undefined
    3aec:	00002e04 	udf	#11780
    3af0:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    3af4:	000000a7 	udf	#167
    3af8:	0002d104 	.inst	0x0002d104 ; undefined
    3afc:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    3b00:	01000003 	.inst	0x01000003 ; undefined
    3b04:	0003f804 	.inst	0x0003f804 ; undefined
    3b08:	61040200 	.inst	0x61040200 ; undefined
    3b0c:	03000003 	.inst	0x03000003 ; undefined
    3b10:	02060300 	.inst	0x02060300 ; undefined
    3b14:	17030000 	b	fffffffffc0c3b14 <__stack_el0_top+0xffffffffba5b7b14>
    3b18:	00008003 	udf	#32771
    3b1c:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    3b20:	000000e0 	udf	#224
    3b24:	00028c02 	.inst	0x00028c02 ; undefined
    3b28:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    3b2c:	00000000 	udf	#0
    3b30:	00032c02 	.inst	0x00032c02 ; undefined
    3b34:	58091b00 	ldr	x0, 15e94 <GPR_FRAME_SIZE+0x15d94>
    3b38:	08000000 	stxrb	w0, w0, [x0]
    3b3c:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    3b40:	091c0300 	.inst	0x091c0300 ; undefined
    3b44:	00000058 	udf	#88
    3b48:	080a000c 	stxrb	w10, w12, [x0]
    3b4c:	000000e6 	udf	#230
    3b50:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    3b54:	03000002 	.inst	0x03000002 ; undefined
    3b58:	000001a3 	udf	#419
    3b5c:	b3031d03 	.inst	0xb3031d03 ; undefined
    3b60:	05000000 	orr	z0.s, z0.s, #0x1
    3b64:	01251f20 	.inst	0x01251f20 ; undefined
    3b68:	94020000 	bl	83b68 <GPR_FRAME_SIZE+0x83a68>
    3b6c:	20000001 	.inst	0x20000001 ; undefined
    3b70:	0000e008 	udf	#57352
    3b74:	a9020000 	stp	x0, x0, [x0, #32]
    3b78:	21000001 	.inst	0x21000001 ; undefined
    3b7c:	0000ed11 	udf	#60689
    3b80:	06020800 	.inst	0x06020800 ; undefined
    3b84:	22000002 	.inst	0x22000002 ; undefined
    3b88:	0000a70f 	udf	#42767
    3b8c:	03001800 	.inst	0x03001800 ; undefined
    3b90:	00000399 	udf	#921
    3b94:	f9032303 	str	x3, [x24, #1600]
    3b98:	0b000000 	add	w0, w0, w0
    3b9c:	0000052a 	udf	#1322
    3ba0:	43102803 	.inst	0x43102803 ; undefined
    3ba4:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    3ba8:	00000125 	udf	#293
    3bac:	16460d00 	b	fffffffff9186fac <__stack_el0_top+0xffffffffb767afac>
    3bb0:	03010000 	.inst	0x03010000 ; undefined
    3bb4:	00424801 	.inst	0x00424801 ; undefined
    3bb8:	00000040 	udf	#64
    3bbc:	00005400 	udf	#21504
    3bc0:	00000000 	udf	#0
    3bc4:	009c0100 	.inst	0x009c0100 ; undefined
    3bc8:	0000015a 	udf	#346
    3bcc:	08010005 	stxrb	w1, w5, [x0]
    3bd0:	00001d93 	udf	#7571
    3bd4:	00021306 	.inst	0x00021306 ; undefined
    3bd8:	09521d00 	.inst	0x09521d00 ; undefined
    3bdc:	00000000 	udf	#0
    3be0:	429c0000 	.inst	0x429c0000 ; undefined
    3be4:	00004000 	udf	#16384
    3be8:	00540000 	.inst	0x00540000 ; undefined
    3bec:	00000000 	udf	#0
    3bf0:	14110000 	b	443bf0 <GPR_FRAME_SIZE+0x443af0>
    3bf4:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    3bf8:	00031a07 	.inst	0x00031a07 ; undefined
    3bfc:	06010100 	.inst	0x06010100 ; undefined
    3c00:	0000029a 	udf	#666
    3c04:	98080101 	ldrsw	x1, 13c24 <GPR_FRAME_SIZE+0x13b24>
    3c08:	01000002 	.inst	0x01000002 ; undefined
    3c0c:	03bb0502 	.inst	0x03bb0502 ; undefined
    3c10:	02010000 	.inst	0x02010000 ; undefined
    3c14:	0001de07 	.inst	0x0001de07 ; undefined
    3c18:	05040700 	.inst	0x05040700 ; undefined
    3c1c:	00746e69 	.inst	0x00746e69 ; undefined
    3c20:	0002e803 	.inst	0x0002e803 ; undefined
    3c24:	16250200 	b	fffffffff8944424 <__stack_el0_top+0xffffffffb6e38424>
    3c28:	0000002e 	udf	#46
    3c2c:	79050801 	strh	w1, [x0, #644]
    3c30:	01000003 	.inst	0x01000003 ; undefined
    3c34:	03100708 	.inst	0x03100708 ; undefined
    3c38:	08010000 	stxrb	w1, w0, [x0]
    3c3c:	00037e05 	.inst	0x00037e05 ; undefined
    3c40:	07080100 	.inst	0x07080100 ; undefined
    3c44:	00000315 	udf	#789
    3c48:	2e040708 	.inst	0x2e040708 ; undefined
    3c4c:	03000000 	.inst	0x03000000 ; undefined
    3c50:	00a70e12 	.inst	0x00a70e12 ; undefined
    3c54:	d1040000 	sub	x0, x0, #0x100
    3c58:	00000002 	udf	#2
    3c5c:	0003a404 	.inst	0x0003a404 ; undefined
    3c60:	f8040100 	stur	x0, [x8, #64]
    3c64:	02000003 	.inst	0x02000003 ; undefined
    3c68:	00036104 	.inst	0x00036104 ; undefined
    3c6c:	03000300 	.inst	0x03000300 ; undefined
    3c70:	00000206 	udf	#518
    3c74:	80031703 	.inst	0x80031703 ; undefined
    3c78:	05000000 	orr	z0.s, z0.s, #0x1
    3c7c:	00e01910 	.inst	0x00e01910 ; undefined
    3c80:	8c020000 	.inst	0x8c020000 ; undefined
    3c84:	1a000002 	adc	w2, w0, w0
    3c88:	0000e008 	udf	#57352
    3c8c:	2c020000 	stnp	s0, s0, [x0, #16]
    3c90:	1b000003 	madd	w3, w0, w0, w0
    3c94:	00005809 	udf	#22537
    3c98:	63090800 	.inst	0x63090800 ; undefined
    3c9c:	03006c6f 	.inst	0x03006c6f ; undefined
    3ca0:	0058091c 	.inst	0x0058091c ; undefined
    3ca4:	000c0000 	.inst	0x000c0000 ; undefined
    3ca8:	00e6080a 	.inst	0x00e6080a ; undefined
    3cac:	01010000 	.inst	0x01010000 ; undefined
    3cb0:	0002a108 	.inst	0x0002a108 ; undefined
    3cb4:	01a30300 	.inst	0x01a30300 ; undefined
    3cb8:	1d030000 	.inst	0x1d030000 ; undefined
    3cbc:	0000b303 	udf	#45827
    3cc0:	1f200500 	fnmadd	s0, s8, s0, s1
    3cc4:	00000125 	udf	#293
    3cc8:	00019402 	.inst	0x00019402 ; undefined
    3ccc:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    3cd0:	00000000 	udf	#0
    3cd4:	0001a902 	.inst	0x0001a902 ; undefined
    3cd8:	ed112100 	.inst	0xed112100 ; undefined
    3cdc:	08000000 	stxrb	w0, w0, [x0]
    3ce0:	00020602 	.inst	0x00020602 ; undefined
    3ce4:	a70f2200 	.inst	0xa70f2200 ; undefined
    3ce8:	18000000 	ldr	w0, 3ce8 <GPR_FRAME_SIZE+0x3be8>
    3cec:	03990300 	.inst	0x03990300 ; undefined
    3cf0:	23030000 	.inst	0x23030000 ; undefined
    3cf4:	0000f903 	udf	#63747
    3cf8:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    3cfc:	28030000 	stnp	w0, w0, [x0, #24]
    3d00:	00014310 	.inst	0x00014310 ; undefined
    3d04:	01250c00 	.inst	0x01250c00 ; undefined
    3d08:	0d000000 	st1	{v0.b}[0], [x0]
    3d0c:	0000165f 	udf	#5727
    3d10:	9c010301 	ldr	q1, 5d70 <GPR_FRAME_SIZE+0x5c70>
    3d14:	00400042 	.inst	0x00400042 ; undefined
    3d18:	54000000 	b.eq	3d18 <GPR_FRAME_SIZE+0x3c18>  // b.none
    3d1c:	00000000 	udf	#0
    3d20:	01000000 	.inst	0x01000000 ; undefined
    3d24:	015a009c 	.inst	0x015a009c ; undefined
    3d28:	00050000 	.inst	0x00050000 ; undefined
    3d2c:	1e5d0801 	.inst	0x1e5d0801 ; undefined
    3d30:	13060000 	sbfiz	w0, w0, #26, #1
    3d34:	1d000002 	.inst	0x1d000002 ; undefined
    3d38:	00000986 	udf	#2438
    3d3c:	00000000 	udf	#0
    3d40:	400042f0 	.inst	0x400042f0 ; undefined
    3d44:	00000000 	udf	#0
    3d48:	00000054 	udf	#84
    3d4c:	00000000 	udf	#0
    3d50:	00001471 	udf	#5233
    3d54:	1a070401 	.inst	0x1a070401 ; undefined
    3d58:	01000003 	.inst	0x01000003 ; undefined
    3d5c:	029a0601 	.inst	0x029a0601 ; undefined
    3d60:	01010000 	.inst	0x01010000 ; undefined
    3d64:	00029808 	.inst	0x00029808 ; undefined
    3d68:	05020100 	orr	z0.d, z0.d, #0x1ff
    3d6c:	000003bb 	udf	#955
    3d70:	de070201 	.inst	0xde070201 ; undefined
    3d74:	07000001 	.inst	0x07000001 ; undefined
    3d78:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    3d7c:	e8030074 	.inst	0xe8030074 ; undefined
    3d80:	02000002 	.inst	0x02000002 ; undefined
    3d84:	002e1625 	.inst	0x002e1625 ; NYI
    3d88:	08010000 	stxrb	w1, w0, [x0]
    3d8c:	00037905 	.inst	0x00037905 ; undefined
    3d90:	07080100 	.inst	0x07080100 ; undefined
    3d94:	00000310 	udf	#784
    3d98:	7e050801 	.inst	0x7e050801 ; undefined
    3d9c:	01000003 	.inst	0x01000003 ; undefined
    3da0:	03150708 	.inst	0x03150708 ; undefined
    3da4:	07080000 	.inst	0x07080000 ; undefined
    3da8:	00002e04 	udf	#11780
    3dac:	0e120300 	tbl	v0.8b, {v24.16b}, v18.8b
    3db0:	000000a7 	udf	#167
    3db4:	0002d104 	.inst	0x0002d104 ; undefined
    3db8:	a4040000 	ld1rqb	{z0.b}, p0/z, [x0, x4]
    3dbc:	01000003 	.inst	0x01000003 ; undefined
    3dc0:	0003f804 	.inst	0x0003f804 ; undefined
    3dc4:	61040200 	.inst	0x61040200 ; undefined
    3dc8:	03000003 	.inst	0x03000003 ; undefined
    3dcc:	02060300 	.inst	0x02060300 ; undefined
    3dd0:	17030000 	b	fffffffffc0c3dd0 <__stack_el0_top+0xffffffffba5b7dd0>
    3dd4:	00008003 	udf	#32771
    3dd8:	19100500 	cpyfp	[x0]!, [x16]!, x8!
    3ddc:	000000e0 	udf	#224
    3de0:	00028c02 	.inst	0x00028c02 ; undefined
    3de4:	e0081a00 	ld1b	{za0h.b[w12, 0]}, p6/z, [x16, x8]
    3de8:	00000000 	udf	#0
    3dec:	00032c02 	.inst	0x00032c02 ; undefined
    3df0:	58091b00 	ldr	x0, 16150 <GPR_FRAME_SIZE+0x16050>
    3df4:	08000000 	stxrb	w0, w0, [x0]
    3df8:	6c6f6309 	ldnp	d9, d24, [x24, #-272]
    3dfc:	091c0300 	.inst	0x091c0300 ; undefined
    3e00:	00000058 	udf	#88
    3e04:	080a000c 	stxrb	w10, w12, [x0]
    3e08:	000000e6 	udf	#230
    3e0c:	a1080101 	ld1b	{z1.b, z9.b}, pn8/z, [x8, x8]
    3e10:	03000002 	.inst	0x03000002 ; undefined
    3e14:	000001a3 	udf	#419
    3e18:	b3031d03 	.inst	0xb3031d03 ; undefined
    3e1c:	05000000 	orr	z0.s, z0.s, #0x1
    3e20:	01251f20 	.inst	0x01251f20 ; undefined
    3e24:	94020000 	bl	83e24 <GPR_FRAME_SIZE+0x83d24>
    3e28:	20000001 	.inst	0x20000001 ; undefined
    3e2c:	0000e008 	udf	#57352
    3e30:	a9020000 	stp	x0, x0, [x0, #32]
    3e34:	21000001 	.inst	0x21000001 ; undefined
    3e38:	0000ed11 	udf	#60689
    3e3c:	06020800 	.inst	0x06020800 ; undefined
    3e40:	22000002 	.inst	0x22000002 ; undefined
    3e44:	0000a70f 	udf	#42767
    3e48:	03001800 	.inst	0x03001800 ; undefined
    3e4c:	00000399 	udf	#921
    3e50:	f9032303 	str	x3, [x24, #1600]
    3e54:	0b000000 	add	w0, w0, w0
    3e58:	0000052a 	udf	#1322
    3e5c:	43102803 	.inst	0x43102803 ; undefined
    3e60:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    3e64:	00000125 	udf	#293
    3e68:	16780d00 	b	fffffffff9e07268 <__stack_el0_top+0xffffffffb82fb268>
    3e6c:	03010000 	.inst	0x03010000 ; undefined
    3e70:	0042f001 	.inst	0x0042f001 ; undefined
    3e74:	00000040 	udf	#64
    3e78:	00005400 	udf	#21504
    3e7c:	00000000 	udf	#0
    3e80:	009c0100 	.inst	0x009c0100 ; undefined
    3e84:	0000015a 	udf	#346
    3e88:	08010005 	stxrb	w1, w5, [x0]
    3e8c:	00001f27 	udf	#7975
    3e90:	00021306 	.inst	0x00021306 ; undefined
    3e94:	09ba1d00 	.inst	0x09ba1d00 ; undefined
    3e98:	00000000 	udf	#0
    3e9c:	43440000 	.inst	0x43440000 ; undefined
    3ea0:	00004000 	udf	#16384
    3ea4:	00540000 	.inst	0x00540000 ; undefined
    3ea8:	00000000 	udf	#0
    3eac:	14d10000 	b	3443eac <GPR_FRAME_SIZE+0x3443dac>
    3eb0:	04010000 	sub	z0.b, p0/m, z0.b, z0.b
    3eb4:	00031a07 	.inst	0x00031a07 ; undefined
    3eb8:	06010100 	.inst	0x06010100 ; undefined
    3ebc:	0000029a 	udf	#666
    3ec0:	98080101 	ldrsw	x1, 13ee0 <GPR_FRAME_SIZE+0x13de0>
    3ec4:	01000002 	.inst	0x01000002 ; undefined
    3ec8:	03bb0502 	.inst	0x03bb0502 ; undefined
    3ecc:	02010000 	.inst	0x02010000 ; undefined
    3ed0:	0001de07 	.inst	0x0001de07 ; undefined
    3ed4:	05040700 	.inst	0x05040700 ; undefined
    3ed8:	00746e69 	.inst	0x00746e69 ; undefined
    3edc:	0002e803 	.inst	0x0002e803 ; undefined
    3ee0:	16250200 	b	fffffffff89446e0 <__stack_el0_top+0xffffffffb6e386e0>
    3ee4:	0000002e 	udf	#46
    3ee8:	79050801 	strh	w1, [x0, #644]
    3eec:	01000003 	.inst	0x01000003 ; undefined
    3ef0:	03100708 	.inst	0x03100708 ; undefined
    3ef4:	08010000 	stxrb	w1, w0, [x0]
    3ef8:	00037e05 	.inst	0x00037e05 ; undefined
    3efc:	07080100 	.inst	0x07080100 ; undefined
    3f00:	00000315 	udf	#789
    3f04:	2e040708 	.inst	0x2e040708 ; undefined
    3f08:	03000000 	.inst	0x03000000 ; undefined
    3f0c:	00a70e12 	.inst	0x00a70e12 ; undefined
    3f10:	d1040000 	sub	x0, x0, #0x100
    3f14:	00000002 	udf	#2
    3f18:	0003a404 	.inst	0x0003a404 ; undefined
    3f1c:	f8040100 	stur	x0, [x8, #64]
    3f20:	02000003 	.inst	0x02000003 ; undefined
    3f24:	00036104 	.inst	0x00036104 ; undefined
    3f28:	03000300 	.inst	0x03000300 ; undefined
    3f2c:	00000206 	udf	#518
    3f30:	80031703 	.inst	0x80031703 ; undefined
    3f34:	05000000 	orr	z0.s, z0.s, #0x1
    3f38:	00e01910 	.inst	0x00e01910 ; undefined
    3f3c:	8c020000 	.inst	0x8c020000 ; undefined
    3f40:	1a000002 	adc	w2, w0, w0
    3f44:	0000e008 	udf	#57352
    3f48:	2c020000 	stnp	s0, s0, [x0, #16]
    3f4c:	1b000003 	madd	w3, w0, w0, w0
    3f50:	00005809 	udf	#22537
    3f54:	63090800 	.inst	0x63090800 ; undefined
    3f58:	03006c6f 	.inst	0x03006c6f ; undefined
    3f5c:	0058091c 	.inst	0x0058091c ; undefined
    3f60:	000c0000 	.inst	0x000c0000 ; undefined
    3f64:	00e6080a 	.inst	0x00e6080a ; undefined
    3f68:	01010000 	.inst	0x01010000 ; undefined
    3f6c:	0002a108 	.inst	0x0002a108 ; undefined
    3f70:	01a30300 	.inst	0x01a30300 ; undefined
    3f74:	1d030000 	.inst	0x1d030000 ; undefined
    3f78:	0000b303 	udf	#45827
    3f7c:	1f200500 	fnmadd	s0, s8, s0, s1
    3f80:	00000125 	udf	#293
    3f84:	00019402 	.inst	0x00019402 ; undefined
    3f88:	e0082000 	ld1b	{za0h.b[w13, 0]}, p0/z, [x0, x8]
    3f8c:	00000000 	udf	#0
    3f90:	0001a902 	.inst	0x0001a902 ; undefined
    3f94:	ed112100 	.inst	0xed112100 ; undefined
    3f98:	08000000 	stxrb	w0, w0, [x0]
    3f9c:	00020602 	.inst	0x00020602 ; undefined
    3fa0:	a70f2200 	.inst	0xa70f2200 ; undefined
    3fa4:	18000000 	ldr	w0, 3fa4 <GPR_FRAME_SIZE+0x3ea4>
    3fa8:	03990300 	.inst	0x03990300 ; undefined
    3fac:	23030000 	.inst	0x23030000 ; undefined
    3fb0:	0000f903 	udf	#63747
    3fb4:	052a0b00 	ext	z0.b, z0.b, z24.b, #82
    3fb8:	28030000 	stnp	w0, w0, [x0, #24]
    3fbc:	00014310 	.inst	0x00014310 ; undefined
    3fc0:	01250c00 	.inst	0x01250c00 ; undefined
    3fc4:	0d000000 	st1	{v0.b}[0], [x0]
    3fc8:	00001691 	udf	#5777
    3fcc:	44010301 	.inst	0x44010301 ; undefined
    3fd0:	00400043 	.inst	0x00400043 ; undefined
    3fd4:	54000000 	b.eq	3fd4 <GPR_FRAME_SIZE+0x3ed4>  // b.none
    3fd8:	00000000 	udf	#0
    3fdc:	01000000 	.inst	0x01000000 ; undefined
    3fe0:	0323009c 	.inst	0x0323009c ; undefined
    3fe4:	00050000 	.inst	0x00050000 ; undefined
    3fe8:	1ff10801 	fnmadd	h1, h0, h17, h2
    3fec:	130d0000 	sbfiz	w0, w0, #19, #1
    3ff0:	1d000002 	.inst	0x1d000002 ; undefined
    3ff4:	000009ed 	udf	#2541
    3ff8:	00000000 	udf	#0
    3ffc:	40004398 	.inst	0x40004398 ; undefined
    4000:	00000000 	udf	#0
    4004:	000002ac 	udf	#684
    4008:	00000000 	udf	#0
    400c:	00001531 	udf	#5425
    4010:	1a070401 	.inst	0x1a070401 ; undefined
    4014:	01000003 	.inst	0x01000003 ; undefined
    4018:	029a0601 	.inst	0x029a0601 ; undefined
    401c:	01010000 	.inst	0x01010000 ; undefined
    4020:	00029808 	.inst	0x00029808 ; undefined
    4024:	05020100 	orr	z0.d, z0.d, #0x1ff
    4028:	000003bb 	udf	#955
    402c:	de070201 	.inst	0xde070201 ; undefined
    4030:	0e000001 	tbl	v1.8b, {v0.16b}, v0.8b
    4034:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    4038:	e8030074 	.inst	0xe8030074 ; undefined
    403c:	02000002 	.inst	0x02000002 ; undefined
    4040:	002e1625 	.inst	0x002e1625 ; NYI
    4044:	08010000 	stxrb	w1, w0, [x0]
    4048:	00037905 	.inst	0x00037905 ; undefined
    404c:	13290300 	.inst	0x13290300 ; undefined
    4050:	28020000 	stnp	w0, w0, [x0, #16]
    4054:	0000771c 	udf	#30492
    4058:	07080100 	.inst	0x07080100 ; undefined
    405c:	00000310 	udf	#784
    4060:	7e050801 	.inst	0x7e050801 ; undefined
    4064:	01000003 	.inst	0x01000003 ; undefined
    4068:	03150708 	.inst	0x03150708 ; undefined
    406c:	9c030000 	ldr	q0, a06c <GPR_FRAME_SIZE+0x9f6c>
    4070:	02000001 	.inst	0x02000001 ; undefined
    4074:	00851735 	.inst	0x00851735 ; undefined
    4078:	04080000 	smax	z0.b, p0/m, z0.b, z0.b
    407c:	00d50603 	.inst	0x00d50603 ; undefined
    4080:	66090000 	.inst	0x66090000 ; undefined
    4084:	03007169 	.inst	0x03007169 ; undefined
    4088:	00d50707 	.inst	0x00d50707 ; undefined
    408c:	09000000 	.inst	0x09000000 ; undefined
    4090:	00717269 	.inst	0x00717269 ; undefined
    4094:	d5070803 	msr	s0_7_c0_c8_0, x3
    4098:	01000000 	.inst	0x01000000 ; undefined
    409c:	00029104 	.inst	0x00029104 ; undefined
    40a0:	07090300 	.inst	0x07090300 ; undefined
    40a4:	000000d5 	udf	#213
    40a8:	02000402 	.inst	0x02000402 ; undefined
    40ac:	0a030000 	and	w0, w0, w3
    40b0:	0000d507 	udf	#54535
    40b4:	01000300 	.inst	0x01000300 ; undefined
    40b8:	04120201 	smulh	z1.b, p0/m, z1.b, z16.b
    40bc:	fb030000 	.inst	0xfb030000 ; undefined
    40c0:	03000002 	.inst	0x03000002 ; undefined
    40c4:	0098030b 	.inst	0x0098030b ; undefined
    40c8:	070f0000 	.inst	0x070f0000 ; undefined
    40cc:	00002e04 	udf	#11780
    40d0:	0e120400 	dup	v0.4h, v0.h[4]
    40d4:	0000010f 	udf	#271
    40d8:	0002d106 	.inst	0x0002d106 ; undefined
    40dc:	a4060000 	ld1rqb	{z0.b}, p0/z, [x0, x6]
    40e0:	01000003 	.inst	0x01000003 ; undefined
    40e4:	0003f806 	.inst	0x0003f806 ; undefined
    40e8:	61060200 	.inst	0x61060200 ; undefined
    40ec:	03000003 	.inst	0x03000003 ; undefined
    40f0:	02060300 	.inst	0x02060300 ; undefined
    40f4:	17040000 	b	fffffffffc1040f4 <__stack_el0_top+0xffffffffba5f80f4>
    40f8:	0000e803 	udf	#59395
    40fc:	04100800 	mul	z0.b, p2/m, z0.b, z0.b
    4100:	00014b19 	.inst	0x00014b19 ; undefined
    4104:	028c0400 	.inst	0x028c0400 ; undefined
    4108:	1a040000 	adc	w0, w0, w4
    410c:	00014b08 	.inst	0x00014b08 ; undefined
    4110:	2c040000 	stnp	s0, s0, [x0, #32]
    4114:	04000003 	add	z3.b, p0/m, z3.b, z0.b
    4118:	0058091b 	.inst	0x0058091b ; undefined
    411c:	09080000 	.inst	0x09080000 ; undefined
    4120:	006c6f63 	.inst	0x006c6f63 ; undefined
    4124:	58091c04 	ldr	x4, 164a4 <GPR_FRAME_SIZE+0x163a4>
    4128:	0c000000 	st4	{v0.8b-v3.8b}, [x0]
    412c:	51081000 	sub	w0, w0, #0x204
    4130:	01000001 	.inst	0x01000001 ; undefined
    4134:	02a10801 	.inst	0x02a10801 ; undefined
    4138:	a3030000 	.inst	0xa3030000 ; undefined
    413c:	04000001 	add	z1.b, p0/m, z1.b, z0.b
    4140:	011b031d 	.inst	0x011b031d ; undefined
    4144:	20080000 	.inst	0x20080000 ; undefined
    4148:	01941f04 	.inst	0x01941f04 ; undefined
    414c:	94040000 	bl	10414c <GPR_FRAME_SIZE+0x10404c>
    4150:	04000001 	add	z1.b, p0/m, z1.b, z0.b
    4154:	014b0820 	.inst	0x014b0820 ; undefined
    4158:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    415c:	000001a9 	udf	#425
    4160:	58112104 	ldr	x4, 26580 <GPR_FRAME_SIZE+0x26480>
    4164:	08000001 	stxrb	w0, w1, [x0]
    4168:	00020604 	.inst	0x00020604 ; undefined
    416c:	0f220400 	sshr	v0.2s, v0.2s, #30
    4170:	0000010f 	udf	#271
    4174:	99030018 	stlur	w24, [x0, #48]
    4178:	04000003 	add	z3.b, p0/m, z3.b, z0.b
    417c:	01640323 	.inst	0x01640323 ; undefined
    4180:	710b0000 	subs	w0, w0, #0x2c0
    4184:	05000017 	orr	z23.s, z23.s, #0x1
    4188:	00006b05 	udf	#27397
    418c:	052a1100 	ext	z0.b, z0.b, z8.b, #84
    4190:	28040000 	stnp	w0, w0, [x0, #32]
    4194:	0001bd10 	.inst	0x0001bd10 ; undefined
    4198:	01941200 	.inst	0x01941200 ; undefined
    419c:	02000000 	.inst	0x02000000 ; undefined
    41a0:	000016a9 	udf	#5801
    41a4:	170f0210 	b	fffffffffc3c49e4 <__stack_el0_top+0xffffffffba8b89e4>
    41a8:	020b0000 	.inst	0x020b0000 ; undefined
    41ac:	00001728 	udf	#5928
    41b0:	16f5020f 	b	fffffffffbd449ec <__stack_el0_top+0xffffffffba2389ec>
    41b4:	020a0000 	.inst	0x020a0000 ; undefined
    41b8:	000016c3 	udf	#5827
    41bc:	1743020e 	b	fffffffffd0c49f4 <__stack_el0_top+0xffffffffbb5b89f4>
    41c0:	02090000 	.inst	0x02090000 ; undefined
    41c4:	000017e7 	udf	#6119
    41c8:	175a020d 	b	fffffffffd6849fc <__stack_el0_top+0xffffffffbbb789fc>
    41cc:	0b080000 	add	w0, w0, w8
    41d0:	000017d2 	udf	#6098
    41d4:	006b0601 	.inst	0x006b0601 ; undefined
    41d8:	9b130000 	madd	x0, x0, x19, x0
    41dc:	01000017 	.inst	0x01000017 ; undefined
    41e0:	008c0852 	.inst	0x008c0852 ; undefined
    41e4:	46300000 	.inst	0x46300000 ; undefined
    41e8:	00004000 	udf	#16384
    41ec:	00140000 	.inst	0x00140000 ; undefined
    41f0:	00000000 	udf	#0
    41f4:	9c010000 	ldr	q0, 61f4 <GPR_FRAME_SIZE+0x60f4>
    41f8:	0017bb0a 	.inst	0x0017bb0a ; undefined
    41fc:	45bc4700 	.inst	0x45bc4700 ; undefined
    4200:	00004000 	udf	#16384
    4204:	00740000 	.inst	0x00740000 ; undefined
    4208:	00000000 	udf	#0
    420c:	9c010000 	ldr	q0, 620c <GPR_FRAME_SIZE+0x610c>
    4210:	0000026b 	udf	#619
    4214:	71696607 	subs	w7, w16, #0xa59, lsl #12
    4218:	d5224700 	mrs	x0, s0_2_c4_c7_0
    421c:	02000000 	.inst	0x02000000 ; undefined
    4220:	69077f91 	stgp	x17, xzr, [x28, #224]
    4224:	47007172 	.inst	0x47007172 ; undefined
    4228:	0000d52c 	udf	#54572
    422c:	7e910200 	.inst	0x7e910200 ; undefined
    4230:	00029105 	.inst	0x00029105 ; undefined
    4234:	d5364700 	mrs	x0, s2_6_c4_c7_0
    4238:	02000000 	.inst	0x02000000 ; undefined
    423c:	00057d91 	.inst	0x00057d91 ; undefined
    4240:	47000002 	.inst	0x47000002 ; undefined
    4244:	0000d543 	udf	#54595
    4248:	7c910200 	.inst	0x7c910200 ; undefined
    424c:	17800a00 	b	fffffffffe006a4c <__stack_el0_top+0xffffffffbc4faa4c>
    4250:	483c0000 	.inst	0x483c0000 ; undefined
    4254:	00400045 	.inst	0x00400045 ; undefined
    4258:	74000000 	.inst	0x74000000 ; undefined
    425c:	00000000 	udf	#0
    4260:	01000000 	.inst	0x01000000 ; undefined
    4264:	0002c09c 	.inst	0x0002c09c ; undefined
    4268:	69660700 	ldpsw	x0, x1, [x24, #-208]
    426c:	213c0071 	.inst	0x213c0071 ; undefined
    4270:	000000d5 	udf	#213
    4274:	077f9102 	.inst	0x077f9102 ; undefined
    4278:	00717269 	.inst	0x00717269 ; undefined
    427c:	00d52b3c 	.inst	0x00d52b3c ; undefined
    4280:	91020000 	add	x0, x0, #0x80
    4284:	0291057e 	.inst	0x0291057e ; undefined
    4288:	353c0000 	cbnz	w0, 7c288 <GPR_FRAME_SIZE+0x7c188>
    428c:	000000d5 	udf	#213
    4290:	057d9102 	.inst	0x057d9102 ; undefined
    4294:	00000200 	udf	#512
    4298:	00d5423c 	.inst	0x00d5423c ; undefined
    429c:	91020000 	add	x0, x0, #0x80
    42a0:	470a007c 	.inst	0x470a007c ; undefined
    42a4:	1d000003 	.inst	0x1d000003 ; undefined
    42a8:	4000442c 	.inst	0x4000442c ; undefined
    42ac:	00000000 	udf	#0
    42b0:	0000011c 	udf	#284
    42b4:	00000000 	udf	#0
    42b8:	02f99c01 	.inst	0x02f99c01 ; undefined
    42bc:	09050000 	.inst	0x09050000 ; undefined
    42c0:	1d000003 	.inst	0x1d000003 ; undefined
    42c4:	0000dc35 	udf	#56373
    42c8:	48910200 	stllrh	w0, [x16]
    42cc:	0017b30c 	.inst	0x0017b30c ; undefined
    42d0:	dc173400 	.inst	0xdc173400 ; undefined
    42d4:	02000000 	.inst	0x02000000 ; undefined
    42d8:	14007891 	b	2251c <GPR_FRAME_SIZE+0x2241c>
    42dc:	000016db 	udf	#5851
    42e0:	dc161301 	.inst	0xdc161301 ; undefined
    42e4:	98000000 	ldrsw	x0, 42e4 <GPR_FRAME_SIZE+0x41e4>
    42e8:	00400043 	.inst	0x00400043 ; undefined
    42ec:	94000000 	bl	42ec <GPR_FRAME_SIZE+0x41ec>
    42f0:	00000000 	udf	#0
    42f4:	01000000 	.inst	0x01000000 ; undefined
    42f8:	17960c9c 	b	fffffffffe587568 <__stack_el0_top+0xffffffffbca7b568>
    42fc:	09150000 	.inst	0x09150000 ; undefined
    4300:	0000006b 	udf	#107
    4304:	00789102 	.inst	0x00789102 ; undefined
    4308:	00047b00 	.inst	0x00047b00 ; undefined
    430c:	01000500 	.inst	0x01000500 ; undefined
    4310:	00215408 	.inst	0x00215408 ; NYI
    4314:	02130f00 	.inst	0x02130f00 ; undefined
    4318:	0e1d0000 	tbl	v0.8b, {v0.16b}, v29.8b
    431c:	0000000a 	udf	#10
    4320:	44000000 	.inst	0x44000000 ; undefined
    4324:	00400046 	.inst	0x00400046 ; undefined
    4328:	ec000000 	.inst	0xec000000 ; undefined
    432c:	00000007 	udf	#7
    4330:	99000000 	stlur	w0, [x0]
    4334:	0a000016 	and	w22, w0, w0
    4338:	0000006a 	udf	#106
    433c:	006a0b02 	.inst	0x006a0b02 ; undefined
    4340:	c4010000 	ld1sb	{z0.d}, p0/z, [x0, z1.d, uxtw]
    4344:	00000018 	udf	#24
    4348:	00190d01 	.inst	0x00190d01 ; undefined
    434c:	94010100 	bl	4474c <GPR_FRAME_SIZE+0x4464c>
    4350:	02000018 	.inst	0x02000018 ; undefined
    4354:	0018b601 	.inst	0x0018b601 ; undefined
    4358:	a9010300 	stp	x0, x0, [x24, #16]
    435c:	04000018 	add	z24.b, p0/m, z24.b, z0.b
    4360:	00187601 	.inst	0x00187601 ; undefined
    4364:	ff010500 	.inst	0xff010500 ; undefined
    4368:	06000017 	.inst	0x06000017 ; undefined
    436c:	00196101 	.inst	0x00196101 ; undefined
    4370:	03000700 	.inst	0x03000700 ; undefined
    4374:	031a0704 	.inst	0x031a0704 ; undefined
    4378:	44020000 	.inst	0x44020000 ; undefined
    437c:	02000019 	.inst	0x02000019 ; undefined
    4380:	002e0314 	.inst	0x002e0314 ; NYI
    4384:	6a0a0000 	ands	w0, w0, w10
    4388:	02000000 	.inst	0x02000000 ; undefined
    438c:	0000a117 	udf	#41239
    4390:	18410100 	ldr	w0, 863b0 <GPR_FRAME_SIZE+0x862b0>
    4394:	010a0000 	.inst	0x010a0000 ; undefined
    4398:	0000192f 	udf	#6447
    439c:	191a0110 	stlurb	w16, [x8, #-96]
    43a0:	01020000 	.inst	0x01020000 ; undefined
    43a4:	00001827 	udf	#6183
    43a8:	0c020008 	.inst	0x0c020008 ; undefined
    43ac:	02000018 	.inst	0x02000018 ; undefined
    43b0:	007d031c 	.inst	0x007d031c ; undefined
    43b4:	b5020000 	cbnz	x0, 83b4 <GPR_FRAME_SIZE+0x82b4>
    43b8:	02000002 	.inst	0x02000002 ; undefined
    43bc:	00b9151e 	.inst	0x00b9151e ; undefined
    43c0:	01030000 	.inst	0x01030000 ; undefined
    43c4:	00029a06 	.inst	0x00029a06 ; undefined
    43c8:	02b40200 	.inst	0x02b40200 ; undefined
    43cc:	1f020000 	fmadd	s0, s0, s2, s0
    43d0:	0000d117 	udf	#53527
    43d4:	00c00b00 	.inst	0x00c00b00 ; undefined
    43d8:	01030000 	.inst	0x01030000 ; undefined
    43dc:	00029808 	.inst	0x00029808 ; undefined
    43e0:	18d10200 	ldr	w0, fffffffffffa6420 <__stack_el0_top+0xffffffffbe49a420>
    43e4:	21020000 	.inst	0x21020000 ; undefined
    43e8:	0000e416 	udf	#58390
    43ec:	05020300 	orr	z0.d, z0.d, #0x1ffffff
    43f0:	000003bb 	udf	#955
    43f4:	0018d002 	.inst	0x0018d002 ; undefined
    43f8:	18220200 	ldr	w0, 48438 <GPR_FRAME_SIZE+0x48338>
    43fc:	000000f7 	udf	#247
    4400:	de070203 	.inst	0xde070203 ; undefined
    4404:	02000001 	.inst	0x02000001 ; undefined
    4408:	000002e9 	udf	#745
    440c:	0a142402 	and	w2, w0, w20, lsl #9
    4410:	10000001 	adr	x1, 4410 <GPR_FRAME_SIZE+0x4310>
    4414:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    4418:	e8020074 	.inst	0xe8020074 ; undefined
    441c:	02000002 	.inst	0x02000002 ; undefined
    4420:	006a1625 	.inst	0x006a1625 ; undefined
    4424:	2a020000 	orr	w0, w0, w2
    4428:	02000013 	.inst	0x02000013 ; undefined
    442c:	01291a27 	.inst	0x01291a27 ; undefined
    4430:	08030000 	stxrb	w3, w0, [x0]
    4434:	00037905 	.inst	0x00037905 ; undefined
    4438:	13290200 	.inst	0x13290200 ; undefined
    443c:	28020000 	stnp	w0, w0, [x0, #16]
    4440:	00013c1c 	.inst	0x00013c1c ; undefined
    4444:	07080300 	.inst	0x07080300 ; undefined
    4448:	00000310 	udf	#784
    444c:	7e050803 	.inst	0x7e050803 ; undefined
    4450:	03000003 	.inst	0x03000003 ; undefined
    4454:	03150708 	.inst	0x03150708 ; undefined
    4458:	08110000 	stxrb	w17, w0, [x0]
    445c:	b3095802 	.inst	0xb3095802 ; undefined
    4460:	05000001 	orr	z1.s, z1.s, #0x1
    4464:	000002b5 	udf	#693
    4468:	00ad0759 	.inst	0x00ad0759 ; undefined
    446c:	b4050000 	cbz	x0, e46c <GPR_FRAME_SIZE+0xe36c>
    4470:	5a000002 	sbc	w2, w0, w0
    4474:	0000c008 	udf	#49160
    4478:	18d10500 	ldr	w0, fffffffffffa6518 <__stack_el0_top+0xffffffffbe49a518>
    447c:	085c0000 	ldxrb	w0, [x0]
    4480:	000000d8 	udf	#216
    4484:	0018d005 	.inst	0x0018d005 ; undefined
    4488:	eb095d00 	subs	x0, x8, x9, lsl #23
    448c:	05000000 	orr	z0.s, z0.s, #0x1
    4490:	000002e9 	udf	#745
    4494:	00fe085f 	.inst	0x00fe085f ; undefined
    4498:	e8050000 	.inst	0xe8050000 ; undefined
    449c:	60000002 	.inst	0x60000002 ; undefined
    44a0:	00011109 	.inst	0x00011109 ; undefined
    44a4:	132a0500 	.inst	0x132a0500 ; undefined
    44a8:	08620000 	.inst	0x08620000 ; undefined
    44ac:	0000011d 	udf	#285
    44b0:	00132905 	.inst	0x00132905 ; undefined
    44b4:	30096300 	adr	x0, 17115 <GPR_FRAME_SIZE+0x17015>
    44b8:	00000001 	udf	#1
    44bc:	0018d702 	.inst	0x0018d702 ; undefined
    44c0:	03640200 	.inst	0x03640200 ; undefined
    44c4:	00000151 	udf	#337
    44c8:	00006a0a 	udf	#27146
    44cc:	e3120300 	.inst	0xe3120300 ; undefined
    44d0:	01000001 	.inst	0x01000001 ; undefined
    44d4:	000002d1 	udf	#721
    44d8:	03a40100 	.inst	0x03a40100 ; undefined
    44dc:	01010000 	.inst	0x01010000 ; undefined
    44e0:	000003f8 	udf	#1016
    44e4:	03610102 	.inst	0x03610102 ; undefined
    44e8:	00030000 	.inst	0x00030000 ; undefined
    44ec:	00020602 	.inst	0x00020602 ; undefined
    44f0:	03170300 	.inst	0x03170300 ; undefined
    44f4:	000001bf 	udf	#447
    44f8:	1c19100c 	ldr	s12, 366f8 <GPR_FRAME_SIZE+0x365f8>
    44fc:	06000002 	.inst	0x06000002 ; undefined
    4500:	0000028c 	udf	#652
    4504:	021c081a 	.inst	0x021c081a ; undefined
    4508:	06000000 	.inst	0x06000000 ; undefined
    450c:	0000032c 	udf	#812
    4510:	0111091b 	.inst	0x0111091b ; undefined
    4514:	12080000 	and	w0, w0, #0x1000000
    4518:	006c6f63 	.inst	0x006c6f63 ; undefined
    451c:	11091c03 	add	w3, w0, #0x247
    4520:	0c000001 	st4	{v1.8b-v4.8b}, [x0]
    4524:	22081300 	.inst	0x22081300 ; undefined
    4528:	03000002 	.inst	0x03000002 ; undefined
    452c:	02a10801 	.inst	0x02a10801 ; undefined
    4530:	a3020000 	.inst	0xa3020000 ; undefined
    4534:	03000001 	.inst	0x03000001 ; undefined
    4538:	01ef031d 	.inst	0x01ef031d ; undefined
    453c:	200c0000 	.inst	0x200c0000 ; undefined
    4540:	0002611f 	.inst	0x0002611f ; undefined
    4544:	01940600 	.inst	0x01940600 ; undefined
    4548:	08200000 	.inst	0x08200000 ; undefined
    454c:	0000021c 	udf	#540
    4550:	01a90600 	.inst	0x01a90600 ; undefined
    4554:	11210000 	add	w0, w0, #0x840
    4558:	00000229 	udf	#553
    455c:	02060608 	.inst	0x02060608 ; undefined
    4560:	0f220000 	fdot	v0.2s, v0.8b, v2.4b[1]
    4564:	000001e3 	udf	#483
    4568:	99020018 	stlur	w24, [x0, #32]
    456c:	03000003 	.inst	0x03000003 ; undefined
    4570:	02350323 	.inst	0x02350323 ; undefined
    4574:	cc140000 	.inst	0xcc140000 ; undefined
    4578:	7d000000 	str	h0, [x0]
    457c:	15000002 	b	4004584 <GPR_FRAME_SIZE+0x4004484>
    4580:	0000014a 	udf	#330
    4584:	6d0b000f 	stp	d15, d0, [x0, #176]
    4588:	04000002 	add	z2.b, p0/m, z2.b, z0.b
    458c:	0000185f 	udf	#6239
    4590:	027d141c 	.inst	0x027d141c ; undefined
    4594:	03090000 	.inst	0x03090000 ; undefined
    4598:	40009c00 	.inst	0x40009c00 ; undefined
    459c:	00000000 	udf	#0
    45a0:	00052a16 	.inst	0x00052a16 ; undefined
    45a4:	10280300 	adr	x0, 54604 <GPR_FRAME_SIZE+0x54504>
    45a8:	000002a9 	udf	#681
    45ac:	00026117 	.inst	0x00026117 ; undefined
    45b0:	510d0000 	sub	w0, w0, #0x340
    45b4:	21000019 	.inst	0x21000019 ; undefined
    45b8:	00021c07 	.inst	0x00021c07 ; undefined
    45bc:	00475000 	.inst	0x00475000 ; undefined
    45c0:	00000040 	udf	#64
    45c4:	0006e000 	.inst	0x0006e000 ; undefined
    45c8:	00000000 	udf	#0
    45cc:	f29c0100 	movk	x0, #0xe008
    45d0:	07000003 	.inst	0x07000003 ; undefined
    45d4:	2421006e 	cmphs	p14.b, p0/z, z3.b, #4
    45d8:	000001b3 	udf	#435
    45dc:	7ed89103 	.inst	0x7ed89103 ; undefined
    45e0:	00188409 	.inst	0x00188409 ; undefined
    45e4:	71342100 	subs	w0, w8, #0xd08
    45e8:	03000000 	.inst	0x03000000 ; undefined
    45ec:	077ed491 	.inst	0x077ed491 ; undefined
    45f0:	00667562 	.inst	0x00667562 ; undefined
    45f4:	021c4221 	.inst	0x021c4221 ; undefined
    45f8:	91030000 	add	x0, x0, #0xc0
    45fc:	a1097ec8 	ldnt1d	{z0.d, z8.d}, pn15/z, [x22, x9, lsl #3]
    4600:	22000018 	.inst	0x22000018 ; undefined
    4604:	0001300f 	.inst	0x0001300f ; undefined
    4608:	c0910300 	addva	za0.s, p0/m, p0/m, z24.s
    460c:	183c097e 	ldr	w30, 7c738 <GPR_FRAME_SIZE+0x7c638>
    4610:	29220000 	stp	w0, w0, [x0, #-240]
    4614:	000000a1 	udf	#161
    4618:	7ed09103 	.inst	0x7ed09103 ; undefined
    461c:	00185604 	.inst	0x00185604 ; undefined
    4620:	30092400 	adr	x0, 16aa1 <GPR_FRAME_SIZE+0x169a1>
    4624:	02000001 	.inst	0x02000001 ; undefined
    4628:	1d047891 	stlur	b17, [x4, #71]
    462c:	35000018 	cbnz	w24, 462c <GPR_FRAME_SIZE+0x452c>
    4630:	0003f207 	.inst	0x0003f207 ; undefined
    4634:	77910200 	.inst	0x77910200 ; undefined
    4638:	00190004 	.inst	0x00190004 ; undefined
    463c:	1d083600 	cpypt	[x0]!, [x8]!, x16!
    4640:	02000001 	.inst	0x02000001 ; undefined
    4644:	fe046891 	.inst	0xfe046891 ; undefined
    4648:	37000018 	tbnz	w24, #0, 4648 <GPR_FRAME_SIZE+0x4548>
    464c:	00013009 	.inst	0x00013009 ; undefined
    4650:	60910200 	.inst	0x60910200 ; undefined
    4654:	00190704 	.inst	0x00190704 ; undefined
    4658:	30095e00 	adr	x0, 17219 <GPR_FRAME_SIZE+0x17119>
    465c:	02000001 	.inst	0x02000001 ; undefined
    4660:	77045891 	.inst	0x77045891 ; undefined
    4664:	5f000019 	.inst	0x5f000019 ; undefined
    4668:	0003f207 	.inst	0x0003f207 ; undefined
    466c:	57910200 	.inst	0x57910200 ; undefined
    4670:	001b8618 	.inst	0x001b8618 ; undefined
    4674:	01af0100 	.inst	0x01af0100 ; undefined
    4678:	40004ddc 	.inst	0x40004ddc ; undefined
    467c:	00000000 	udf	#0
    4680:	83006908 	.inst	0x83006908 ; undefined
    4684:	00013009 	.inst	0x00013009 ; undefined
    4688:	40910200 	.inst	0x40910200 ; undefined
    468c:	00199604 	.inst	0x00199604 ; undefined
    4690:	3009a300 	adr	x0, 17af1 <GPR_FRAME_SIZE+0x179f1>
    4694:	03000001 	.inst	0x03000001 ; undefined
    4698:	087fb891 	.inst	0x087fb891 ; undefined
    469c:	00646e65 	.inst	0x00646e65 ; undefined
    46a0:	013009a4 	.inst	0x013009a4 ; undefined
    46a4:	91030000 	add	x0, x0, #0xc0
    46a8:	5b0e7fb0 	.inst	0x5b0e7fb0 ; undefined
    46ac:	b7000000 	tbnz	x0, #32, 46ac <GPR_FRAME_SIZE+0x45ac>
    46b0:	08000003 	stxrb	w0, w3, [x0]
    46b4:	096e0069 	.inst	0x096e0069 ; undefined
    46b8:	0000011d 	udf	#285
    46bc:	00489102 	.inst	0x00489102 ; undefined
    46c0:	0000660e 	udf	#26126
    46c4:	0003d000 	.inst	0x0003d000 ; undefined
    46c8:	18e40400 	ldr	w0, fffffffffffcc748 <__stack_el0_top+0xffffffffbe4c0748>
    46cc:	09860000 	.inst	0x09860000 ; undefined
    46d0:	000000c0 	udf	#192
    46d4:	7fae9103 	fmulx	s3, s8, v14.s[1]
    46d8:	4d581900 	.inst	0x4d581900 ; undefined
    46dc:	00004000 	udf	#16384
    46e0:	00600000 	.inst	0x00600000 ; undefined
    46e4:	00000000 	udf	#0
    46e8:	74080000 	.inst	0x74080000 ; undefined
    46ec:	a600706d 	.inst	0xa600706d ; undefined
    46f0:	00022208 	.inst	0x00022208 ; undefined
    46f4:	af910300 	.inst	0xaf910300 ; undefined
    46f8:	0300007f 	.inst	0x0300007f ; undefined
    46fc:	04120201 	smulh	z1.b, p0/m, z1.b, z16.b
    4700:	ea0d0000 	ands	x0, x0, x13
    4704:	11000018 	add	w24, w0, #0x0
    4708:	00022206 	.inst	0x00022206 ; undefined
    470c:	0046d800 	.inst	0x0046d800 ; undefined
    4710:	00000040 	udf	#64
    4714:	00007800 	udf	#30720
    4718:	00000000 	udf	#0
    471c:	279c0100 	.inst	0x279c0100 ; undefined
    4720:	07000004 	.inst	0x07000004 ; undefined
    4724:	2011006e 	.inst	0x2011006e ; undefined
    4728:	000000c0 	udf	#192
    472c:	005f9102 	.inst	0x005f9102 ; undefined
    4730:	00196f1a 	.inst	0x00196f1a ; undefined
    4734:	06060100 	.inst	0x06060100 ; undefined
    4738:	40004644 	.inst	0x40004644 ; undefined
    473c:	00000000 	udf	#0
    4740:	00000094 	udf	#148
    4744:	00000000 	udf	#0
    4748:	64079c01 	.inst	0x64079c01 ; undefined
    474c:	06007473 	.inst	0x06007473 ; undefined
    4750:	00021c14 	.inst	0x00021c14 ; undefined
    4754:	68910200 	stgp	x0, x0, [x16], #544
    4758:	63727307 	.inst	0x63727307 ; undefined
    475c:	1c1f0600 	ldr	s0, 4281c <GPR_FRAME_SIZE+0x4271c>
    4760:	02000002 	.inst	0x02000002 ; undefined
    4764:	8b096091 	add	x17, x4, x9, lsl #24
    4768:	06000018 	.inst	0x06000018 ; undefined
    476c:	0001302b 	.inst	0x0001302b ; undefined
    4770:	58910200 	ldr	x0, fffffffffff267b0 <__stack_el0_top+0xffffffffbe41a7b0>
    4774:	0000521b 	udf	#21019
    4778:	00690800 	.inst	0x00690800 ; undefined
    477c:	01300e08 	.inst	0x01300e08 ; undefined
    4780:	91020000 	add	x0, x0, #0x80
    4784:	00000078 	udf	#120
    4788:	00000502 	udf	#1282
    478c:	08010005 	stxrb	w1, w5, [x0]
    4790:	000022e7 	udf	#8935
    4794:	00021313 	.inst	0x00021313 ; undefined
    4798:	0a291d00 	bic	w0, w8, w9, lsl #7
    479c:	00000000 	udf	#0
    47a0:	4e300000 	saddl2	v0.8h, v0.16b, v16.16b
    47a4:	00004000 	udf	#16384
    47a8:	04180000 	orr	z0.b, p0/m, z0.b, z0.b
    47ac:	00000000 	udf	#0
    47b0:	190e0000 	stlurb	w0, [x0, #224]
    47b4:	6a080000 	ands	w0, w0, w8
    47b8:	02000000 	.inst	0x02000000 ; undefined
    47bc:	00006a0b 	udf	#27147
    47c0:	18c40100 	ldr	w0, fffffffffff8c7e0 <__stack_el0_top+0xffffffffbe4807e0>
    47c4:	01000000 	.inst	0x01000000 ; undefined
    47c8:	0000190d 	udf	#6413
    47cc:	18940101 	ldr	w1, fffffffffff2c7ec <__stack_el0_top+0xffffffffbe4207ec>
    47d0:	01020000 	.inst	0x01020000 ; undefined
    47d4:	000018b6 	udf	#6326
    47d8:	18a90103 	ldr	w3, fffffffffff567f8 <__stack_el0_top+0xffffffffbe44a7f8>
    47dc:	01040000 	.inst	0x01040000 ; undefined
    47e0:	00001876 	udf	#6262
    47e4:	17ff0105 	b	fffffffffffc4bf8 <__stack_el0_top+0xffffffffbe4b8bf8>
    47e8:	01060000 	.inst	0x01060000 ; undefined
    47ec:	00001961 	udf	#6497
    47f0:	04040007 	.inst	0x04040007 ; undefined
    47f4:	00031a07 	.inst	0x00031a07 ; undefined
    47f8:	19440200 	ldapurb	w0, [x16, #64]
    47fc:	14020000 	b	847fc <GPR_FRAME_SIZE+0x846fc>
    4800:	00002e03 	udf	#11779
    4804:	006a0800 	.inst	0x006a0800 ; undefined
    4808:	17020000 	b	fffffffffc084808 <__stack_el0_top+0xffffffffba578808>
    480c:	000000a1 	udf	#161
    4810:	00184101 	.inst	0x00184101 ; undefined
    4814:	2f010a00 	.inst	0x2f010a00 ; undefined
    4818:	10000019 	adr	x25, 4818 <GPR_FRAME_SIZE+0x4718>
    481c:	00191a01 	.inst	0x00191a01 ; undefined
    4820:	27010200 	.inst	0x27010200 ; undefined
    4824:	08000018 	stxrb	w0, w24, [x0]
    4828:	180c0200 	ldr	w0, 1c868 <GPR_FRAME_SIZE+0x1c768>
    482c:	1c020000 	ldr	s0, 882c <GPR_FRAME_SIZE+0x872c>
    4830:	00007d03 	udf	#32003
    4834:	02b50200 	.inst	0x02b50200 ; undefined
    4838:	1e020000 	.inst	0x1e020000 ; undefined
    483c:	0000b915 	udf	#47381
    4840:	06010400 	.inst	0x06010400 ; undefined
    4844:	0000029a 	udf	#666
    4848:	0002b402 	.inst	0x0002b402 ; undefined
    484c:	171f0200 	b	fffffffffc7c504c <__stack_el0_top+0xffffffffbacb904c>
    4850:	000000cc 	udf	#204
    4854:	98080104 	ldrsw	x4, 14874 <GPR_FRAME_SIZE+0x14774>
    4858:	02000002 	.inst	0x02000002 ; undefined
    485c:	000018d1 	udf	#6353
    4860:	df162102 	.inst	0xdf162102 ; undefined
    4864:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    4868:	03bb0502 	.inst	0x03bb0502 ; undefined
    486c:	d0020000 	adrp	x0, 4006000 <GPR_FRAME_SIZE+0x4005f00>
    4870:	02000018 	.inst	0x02000018 ; undefined
    4874:	00f21822 	.inst	0x00f21822 ; undefined
    4878:	02040000 	.inst	0x02040000 ; undefined
    487c:	0001de07 	.inst	0x0001de07 ; undefined
    4880:	02e90200 	.inst	0x02e90200 ; undefined
    4884:	24020000 	cmphs	p0.b, p0/z, z0.b, z2.b
    4888:	00010514 	.inst	0x00010514 ; undefined
    488c:	05041400 	.inst	0x05041400 ; undefined
    4890:	00746e69 	.inst	0x00746e69 ; undefined
    4894:	0002e802 	.inst	0x0002e802 ; undefined
    4898:	16250200 	b	fffffffff8945098 <__stack_el0_top+0xffffffffb6e39098>
    489c:	0000006a 	udf	#106
    48a0:	00132a02 	.inst	0x00132a02 ; undefined
    48a4:	1a270200 	.inst	0x1a270200 ; undefined
    48a8:	00000124 	udf	#292
    48ac:	79050804 	strh	w4, [x0, #644]
    48b0:	02000003 	.inst	0x02000003 ; undefined
    48b4:	00001329 	udf	#4905
    48b8:	371c2802 	tbnz	w2, #3, ffffffffffffcdb8 <__stack_el0_top+0xffffffffbe4f0db8>
    48bc:	04000001 	add	z1.b, p0/m, z1.b, z0.b
    48c0:	03100708 	.inst	0x03100708 ; undefined
    48c4:	08040000 	stxrb	w4, w0, [x0]
    48c8:	00037e05 	.inst	0x00037e05 ; undefined
    48cc:	01cc0200 	.inst	0x01cc0200 ; undefined
    48d0:	34020000 	cbz	w0, 88d0 <GPR_FRAME_SIZE+0x87d0>
    48d4:	00015117 	.inst	0x00015117 ; undefined
    48d8:	07080400 	.inst	0x07080400 ; undefined
    48dc:	00000315 	udf	#789
    48e0:	00019c02 	.inst	0x00019c02 ; undefined
    48e4:	17350200 	b	fffffffffcd450e4 <__stack_el0_top+0xffffffffbb2390e4>
    48e8:	00000151 	udf	#337
    48ec:	58020815 	ldr	x21, 89ec <GPR_FRAME_SIZE+0x88ec>
    48f0:	0001c609 	.inst	0x0001c609 ; undefined
    48f4:	02b50500 	.inst	0x02b50500 ; undefined
    48f8:	07590000 	.inst	0x07590000 ; undefined
    48fc:	000000ad 	udf	#173
    4900:	0002b405 	.inst	0x0002b405 ; undefined
    4904:	c0085a00 	.inst	0xc0085a00 ; undefined
    4908:	05000000 	orr	z0.s, z0.s, #0x1
    490c:	000018d1 	udf	#6353
    4910:	00d3085c 	.inst	0x00d3085c ; undefined
    4914:	d0050000 	adrp	x0, a006000 <GPR_FRAME_SIZE+0xa005f00>
    4918:	5d000018 	.inst	0x5d000018 ; undefined
    491c:	0000e609 	udf	#58889
    4920:	02e90500 	.inst	0x02e90500 ; undefined
    4924:	085f0000 	ldxrb	w0, [x0]
    4928:	000000f9 	udf	#249
    492c:	0002e805 	.inst	0x0002e805 ; undefined
    4930:	0c096000 	.inst	0x0c096000 ; undefined
    4934:	05000001 	orr	z1.s, z1.s, #0x1
    4938:	0000132a 	udf	#4906
    493c:	01180862 	.inst	0x01180862 ; undefined
    4940:	29050000 	stp	w0, w0, [x0, #40]
    4944:	63000013 	.inst	0x63000013 ; undefined
    4948:	00012b09 	.inst	0x00012b09 ; undefined
    494c:	d7020000 	.inst	0xd7020000 ; undefined
    4950:	02000018 	.inst	0x02000018 ; undefined
    4954:	01640364 	.inst	0x01640364 ; undefined
    4958:	6a080000 	ands	w0, w0, w8
    495c:	03000000 	.inst	0x03000000 ; undefined
    4960:	0001f612 	.inst	0x0001f612 ; undefined
    4964:	02d10100 	.inst	0x02d10100 ; undefined
    4968:	01000000 	.inst	0x01000000 ; undefined
    496c:	000003a4 	udf	#932
    4970:	03f80101 	.inst	0x03f80101 ; undefined
    4974:	01020000 	.inst	0x01020000 ; undefined
    4978:	00000361 	udf	#865
    497c:	06020003 	.inst	0x06020003 ; undefined
    4980:	03000002 	.inst	0x03000002 ; undefined
    4984:	01d20317 	.inst	0x01d20317 ; undefined
    4988:	100d0000 	adr	x0, 1e988 <GPR_FRAME_SIZE+0x1e888>
    498c:	00022f19 	.inst	0x00022f19 ; undefined
    4990:	028c0600 	.inst	0x028c0600 ; undefined
    4994:	081a0000 	stxrb	w26, w0, [x0]
    4998:	0000022f 	udf	#559
    499c:	032c0600 	.inst	0x032c0600 ; undefined
    49a0:	091b0000 	.inst	0x091b0000 ; undefined
    49a4:	0000010c 	udf	#268
    49a8:	6f631608 	usra	v8.2d, v16.2d, #29
    49ac:	1c03006c 	ldr	s12, a9b8 <GPR_FRAME_SIZE+0xa8b8>
    49b0:	00010c09 	.inst	0x00010c09 ; undefined
    49b4:	0e000c00 	.inst	0x0e000c00 ; undefined
    49b8:	00000234 	udf	#564
    49bc:	a1080104 	ld1b	{z4.b, z12.b}, pn8/z, [x8, x8]
    49c0:	0f000002 	fdot	v2.2s, v0.8b, v0.4b[0]
    49c4:	00000234 	udf	#564
    49c8:	0001a302 	.inst	0x0001a302 ; undefined
    49cc:	031d0300 	.inst	0x031d0300 ; undefined
    49d0:	00000202 	udf	#514
    49d4:	781f200d 	sturh	w13, [x0, #-14]
    49d8:	06000002 	.inst	0x06000002 ; undefined
    49dc:	00000194 	udf	#404
    49e0:	022f0820 	.inst	0x022f0820 ; undefined
    49e4:	06000000 	.inst	0x06000000 ; undefined
    49e8:	000001a9 	udf	#425
    49ec:	02401121 	.inst	0x02401121 ; undefined
    49f0:	06080000 	.inst	0x06080000 ; undefined
    49f4:	00000206 	udf	#518
    49f8:	01f60f22 	.inst	0x01f60f22 ; undefined
    49fc:	00180000 	.inst	0x00180000 ; undefined
    4a00:	00039902 	.inst	0x00039902 ; undefined
    4a04:	03230300 	.inst	0x03230300 ; undefined
    4a08:	0000024c 	udf	#588
    4a0c:	00006a08 	udf	#27144
    4a10:	a8060400 	stnp	x0, x1, [x0, #96]
    4a14:	01000002 	.inst	0x01000002 ; undefined
    4a18:	00000418 	udf	#1048
    4a1c:	04220100 	add	z0.b, z8.b, z2.b
    4a20:	01010000 	.inst	0x01010000 ; undefined
    4a24:	0000042c 	udf	#1068
    4a28:	04360102 	add	z2.b, z8.b, z22.b
    4a2c:	00030000 	.inst	0x00030000 ; undefined
    4a30:	0001c402 	.inst	0x0001c402 ; undefined
    4a34:	030b0400 	.inst	0x030b0400 ; undefined
    4a38:	00000284 	udf	#644
    4a3c:	0002a80f 	.inst	0x0002a80f ; undefined
    4a40:	00c01000 	.inst	0x00c01000 ; undefined
    4a44:	02cc0000 	.inst	0x02cc0000 ; undefined
    4a48:	51170000 	sub	w0, w0, #0x5c0
    4a4c:	ff000001 	.inst	0xff000001 ; undefined
    4a50:	00003fff 	udf	#16383
    4a54:	6372730a 	.inst	0x6372730a ; undefined
    4a58:	02b93900 	.inst	0x02b93900 ; undefined
    4a5c:	03090000 	.inst	0x03090000 ; undefined
    4a60:	4000a880 	.inst	0x4000a880 ; undefined
    4a64:	00000000 	udf	#0
    4a68:	7473640a 	.inst	0x7473640a ; undefined
    4a6c:	02b93a00 	.inst	0x02b93a00 ; undefined
    4a70:	03090000 	.inst	0x03090000 ; undefined
    4a74:	4040a880 	.inst	0x4040a880 ; undefined
    4a78:	00000000 	udf	#0
    4a7c:	6665720a 	.inst	0x6665720a ; undefined
    4a80:	02b93b00 	.inst	0x02b93b00 ; undefined
    4a84:	03090000 	.inst	0x03090000 ; undefined
    4a88:	4080a880 	.inst	0x4080a880 ; undefined
    4a8c:	00000000 	udf	#0
    4a90:	0019510b 	.inst	0x0019510b ; undefined
    4a94:	071d0500 	.inst	0x071d0500 ; undefined
    4a98:	0000022f 	udf	#559
    4a9c:	00000332 	udf	#818
    4aa0:	0001c603 	.inst	0x0001c603 ; undefined
    4aa4:	00710300 	.inst	0x00710300 ; undefined
    4aa8:	2f030000 	.inst	0x2f030000 ; undefined
    4aac:	03000002 	.inst	0x03000002 ; undefined
    4ab0:	0000012b 	udf	#299
    4ab4:	0000a103 	udf	#41219
    4ab8:	66180000 	.inst	0x66180000 ; undefined
    4abc:	04000005 	add	z5.b, p0/m, z5.b, z0.b
    4ac0:	03490613 	.inst	0x03490613 ; undefined
    4ac4:	b4030000 	cbz	x0, aac4 <GPR_FRAME_SIZE+0xa9c4>
    4ac8:	03000002 	.inst	0x03000002 ; undefined
    4acc:	00000349 	udf	#841
    4ad0:	023b0e00 	.inst	0x023b0e00 ; undefined
    4ad4:	a00b0000 	ld1b	{z0.b-z1.b}, pn8/z, [x0, x11]
    4ad8:	06000019 	.inst	0x06000019 ; undefined
    4adc:	036e0e0b 	.inst	0x036e0e0b ; undefined
    4ae0:	036e0000 	.inst	0x036e0000 ; undefined
    4ae4:	6e030000 	ext	v0.16b, v0.16b, v3.16b, #0
    4ae8:	03000003 	.inst	0x03000003 ; undefined
    4aec:	0000036e 	udf	#878
    4af0:	00012b03 	.inst	0x00012b03 ; undefined
    4af4:	08190000 	stxrb	w25, w0, [x0]
    4af8:	0019a80b 	.inst	0x0019a80b ; undefined
    4afc:	0e070100 	tbl	v0.8b, {v8.16b}, v7.8b
    4b00:	0000036e 	udf	#878
    4b04:	00000390 	udf	#912
    4b08:	00036e03 	.inst	0x00036e03 ; undefined
    4b0c:	036e0300 	.inst	0x036e0300 ; undefined
    4b10:	2b030000 	adds	w0, w0, w3
    4b14:	00000001 	udf	#1
    4b18:	00052a1a 	.inst	0x00052a1a ; undefined
    4b1c:	10280300 	adr	x0, 54b7c <GPR_FRAME_SIZE+0x54a7c>
    4b20:	000003a2 	udf	#930
    4b24:	00027803 	.inst	0x00027803 ; undefined
    4b28:	9c1b0000 	ldr	q0, 3ab28 <GPR_FRAME_SIZE+0x3aa28>
    4b2c:	01000019 	.inst	0x01000019 ; undefined
    4b30:	5020063d 	adr	x29, 44bf6 <GPR_FRAME_SIZE+0x44af6>
    4b34:	00004000 	udf	#16384
    4b38:	02280000 	.inst	0x02280000 ; undefined
    4b3c:	00000000 	udf	#0
    4b40:	9c010000 	ldr	q0, 6b40 <GPR_FRAME_SIZE+0x6a40>
    4b44:	0000045f 	udf	#1119
    4b48:	0019910c 	.inst	0x0019910c ; undefined
    4b4c:	58193d00 	ldr	x0, 372ec <GPR_FRAME_SIZE+0x371ec>
    4b50:	03000001 	.inst	0x03000001 ; undefined
    4b54:	077ee891 	.inst	0x077ee891 ; undefined
    4b58:	00667562 	.inst	0x00667562 ; undefined
    4b5c:	045f073f 	.inst	0x045f073f ; undefined
    4b60:	91030000 	add	x0, x0, #0xc0
    4b64:	2c117ef8 	stnp	s24, s31, [x23, #136]
    4b68:	00400050 	.inst	0x00400050 ; undefined
    4b6c:	58000000 	ldr	x0, 4b6c <GPR_FRAME_SIZE+0x4a6c>
	...
    4b78:	07000004 	.inst	0x07000004 ; undefined
    4b7c:	0e410069 	.inst	0x0e410069 ; undefined
    4b80:	00000158 	udf	#344
    4b84:	00789102 	.inst	0x00789102 ; undefined
    4b88:	00508412 	.inst	0x00508412 ; undefined
    4b8c:	00000040 	udf	#64
    4b90:	0001a800 	.inst	0x0001a800 ; undefined
    4b94:	00000000 	udf	#0
    4b98:	00690700 	.inst	0x00690700 ; undefined
    4b9c:	01580e45 	.inst	0x01580e45 ; undefined
    4ba0:	91020000 	add	x0, x0, #0x80
    4ba4:	50901170 	adr	x16, fffffffffff24dd2 <__stack_el0_top+0xffffffffbe418dd2>
    4ba8:	00004000 	udf	#16384
    4bac:	003c0000 	.inst	0x003c0000 ; NYI
    4bb0:	00000000 	udf	#0
    4bb4:	043f0000 	add	z0.b, z0.b, z31.b
    4bb8:	6a070000 	ands	w0, w0, w7
    4bbc:	580f4600 	ldr	x0, 2347c <GPR_FRAME_SIZE+0x2337c>
    4bc0:	02000001 	.inst	0x02000001 ; undefined
    4bc4:	12006891 	and	w17, w4, #0x7ffffff
    4bc8:	4000510c 	.inst	0x4000510c ; undefined
    4bcc:	00000000 	udf	#0
    4bd0:	00000084 	udf	#132
    4bd4:	00000000 	udf	#0
    4bd8:	4c006a07 	st1	{v7.4s-v9.4s}, [x16]
    4bdc:	0001580f 	.inst	0x0001580f ; undefined
    4be0:	60910200 	.inst	0x60910200 ; undefined
    4be4:	10000000 	adr	x0, 4be4 <GPR_FRAME_SIZE+0x4ae4>
    4be8:	00000234 	udf	#564
    4bec:	0000046f 	udf	#1135
    4bf0:	0001511c 	.inst	0x0001511c ; undefined
    4bf4:	1d006300 	.inst	0x1d006300 ; undefined
    4bf8:	000019a9 	udf	#6569
    4bfc:	6e072101 	ext	v1.16b, v8.16b, v7.16b, #4
    4c00:	84000003 	ld1sb	{z3.s}, p0/z, [x0, z0.s, uxtw]
    4c04:	0040004f 	.inst	0x0040004f ; undefined
    4c08:	9c000000 	ldr	q0, 4c08 <GPR_FRAME_SIZE+0x4b08>
    4c0c:	00000000 	udf	#0
    4c10:	01000000 	.inst	0x01000000 ; undefined
    4c14:	0004bc9c 	.inst	0x0004bc9c ; undefined
    4c18:	73640900 	.inst	0x73640900 ; undefined
    4c1c:	16210074 	b	fffffffff8844dec <__stack_el0_top+0xffffffffb6d38dec>
    4c20:	0000036e 	udf	#878
    4c24:	09589102 	.inst	0x09589102 ; undefined
    4c28:	00637273 	.inst	0x00637273 ; undefined
    4c2c:	036e2121 	.inst	0x036e2121 ; undefined
    4c30:	91020000 	add	x0, x0, #0x80
    4c34:	188f0c50 	ldr	w16, fffffffffff22dbc <__stack_el0_top+0xffffffffbe416dbc>
    4c38:	2d210000 	stp	s0, s0, [x0, #-248]
    4c3c:	0000012b 	udf	#299
    4c40:	00489102 	.inst	0x00489102 ; undefined
    4c44:	0019801e 	.inst	0x0019801e ; undefined
    4c48:	07110100 	.inst	0x07110100 ; undefined
    4c4c:	0000036e 	udf	#878
    4c50:	40004e30 	.inst	0x40004e30 ; undefined
    4c54:	00000000 	udf	#0
    4c58:	00000154 	udf	#340
    4c5c:	00000000 	udf	#0
    4c60:	64099c01 	.inst	0x64099c01 ; undefined
    4c64:	11007473 	add	w19, w3, #0x1d
    4c68:	00036e1e 	.inst	0x00036e1e ; undefined
    4c6c:	58910200 	ldr	x0, fffffffffff26cac <__stack_el0_top+0xffffffffbe41acac>
    4c70:	63727309 	.inst	0x63727309 ; undefined
    4c74:	6e291100 	uaddw2	v0.8h, v8.8h, v9.16b
    4c78:	02000003 	.inst	0x02000003 ; undefined
    4c7c:	8f0c5091 	.inst	0x8f0c5091 ; undefined
    4c80:	11000018 	add	w24, w0, #0x0
    4c84:	00012b35 	.inst	0x00012b35 ; undefined
    4c88:	48910200 	stllrh	w0, [x16]
    4c8c:	08300000 	.inst	0x08300000 ; undefined
    4c90:	00050000 	.inst	0x00050000 ; undefined
    4c94:	24c70801 	cmphs	p1.d, p2/z, z0.d, z7.d
    4c98:	131a0000 	sbfiz	w0, w0, #6, #1
    4c9c:	1d000002 	.inst	0x1d000002 ; undefined
    4ca0:	00000a54 	udf	#2644
    4ca4:	00000000 	udf	#0
    4ca8:	40005248 	.inst	0x40005248 ; undefined
    4cac:	00000000 	udf	#0
    4cb0:	0000080c 	udf	#2060
    4cb4:	00000000 	udf	#0
    4cb8:	00001a6c 	udf	#6764
    4cbc:	00006a0f 	udf	#27151
    4cc0:	6a0b0200 	ands	w0, w16, w11
    4cc4:	01000000 	.inst	0x01000000 ; undefined
    4cc8:	000018c4 	udf	#6340
    4ccc:	190d0100 	stlurb	w0, [x8, #208]
    4cd0:	01010000 	.inst	0x01010000 ; undefined
    4cd4:	00001894 	udf	#6292
    4cd8:	18b60102 	ldr	w2, fffffffffff70cf8 <__stack_el0_top+0xffffffffbe464cf8>
    4cdc:	01030000 	.inst	0x01030000 ; undefined
    4ce0:	000018a9 	udf	#6313
    4ce4:	18760104 	ldr	w4, f0d04 <GPR_FRAME_SIZE+0xf0c04>
    4ce8:	01050000 	.inst	0x01050000 ; undefined
    4cec:	000017ff 	udf	#6143
    4cf0:	19610106 	.inst	0x19610106 ; undefined
    4cf4:	00070000 	.inst	0x00070000 ; undefined
    4cf8:	1a070404 	.inst	0x1a070404 ; undefined
    4cfc:	02000003 	.inst	0x02000003 ; undefined
    4d00:	00001944 	udf	#6468
    4d04:	2e031402 	.inst	0x2e031402 ; undefined
    4d08:	0f000000 	fdot	v0.2s, v0.8b, v0.4b[0]
    4d0c:	0000006a 	udf	#106
    4d10:	00a11702 	.inst	0x00a11702 ; undefined
    4d14:	41010000 	.inst	0x41010000 ; undefined
    4d18:	0a000018 	and	w24, w0, w0
    4d1c:	00192f01 	.inst	0x00192f01 ; undefined
    4d20:	1a011000 	.inst	0x1a011000 ; undefined
    4d24:	02000019 	.inst	0x02000019 ; undefined
    4d28:	00182701 	.inst	0x00182701 ; undefined
    4d2c:	02000800 	.inst	0x02000800 ; undefined
    4d30:	0000180c 	udf	#6156
    4d34:	7d031c02 	str	h2, [x0, #398]
    4d38:	02000000 	.inst	0x02000000 ; undefined
    4d3c:	000002b5 	udf	#693
    4d40:	b9151e02 	str	w2, [x16, #5404]
    4d44:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    4d48:	029a0601 	.inst	0x029a0601 ; undefined
    4d4c:	b4020000 	cbz	x0, 8d4c <GPR_FRAME_SIZE+0x8c4c>
    4d50:	02000002 	.inst	0x02000002 ; undefined
    4d54:	00cc171f 	.inst	0x00cc171f ; undefined
    4d58:	01040000 	.inst	0x01040000 ; undefined
    4d5c:	00029808 	.inst	0x00029808 ; undefined
    4d60:	18d10200 	ldr	w0, fffffffffffa6da0 <__stack_el0_top+0xffffffffbe49ada0>
    4d64:	21020000 	.inst	0x21020000 ; undefined
    4d68:	0000df16 	udf	#57110
    4d6c:	05020400 	orr	z0.d, z0.d, #0x1ffffffff
    4d70:	000003bb 	udf	#955
    4d74:	0018d002 	.inst	0x0018d002 ; undefined
    4d78:	18220200 	ldr	w0, 48db8 <GPR_FRAME_SIZE+0x48cb8>
    4d7c:	000000f2 	udf	#242
    4d80:	de070204 	.inst	0xde070204 ; undefined
    4d84:	02000001 	.inst	0x02000001 ; undefined
    4d88:	000002e9 	udf	#745
    4d8c:	05142402 	.inst	0x05142402 ; undefined
    4d90:	1b000001 	madd	w1, w0, w0, w0
    4d94:	6e690504 	uhadd	v4.8h, v8.8h, v9.8h
    4d98:	e8020074 	.inst	0xe8020074 ; undefined
    4d9c:	02000002 	.inst	0x02000002 ; undefined
    4da0:	006a1625 	.inst	0x006a1625 ; undefined
    4da4:	2a020000 	orr	w0, w0, w2
    4da8:	02000013 	.inst	0x02000013 ; undefined
    4dac:	01241a27 	.inst	0x01241a27 ; undefined
    4db0:	08040000 	stxrb	w4, w0, [x0]
    4db4:	00037905 	.inst	0x00037905 ; undefined
    4db8:	13290200 	.inst	0x13290200 ; undefined
    4dbc:	28020000 	stnp	w0, w0, [x0, #16]
    4dc0:	00013c1c 	.inst	0x00013c1c ; undefined
    4dc4:	012b1c00 	.inst	0x012b1c00 ; undefined
    4dc8:	08040000 	stxrb	w4, w0, [x0]
    4dcc:	00031007 	.inst	0x00031007 ; undefined
    4dd0:	05080400 	.inst	0x05080400 ; undefined
    4dd4:	0000037e 	udf	#894
    4dd8:	15070804 	b	41c6de8 <GPR_FRAME_SIZE+0x41c6ce8>
    4ddc:	02000003 	.inst	0x02000003 ; undefined
    4de0:	0000019c 	udf	#412
    4de4:	4a173502 	eor	w2, w8, w23, lsl #13
    4de8:	1d000001 	.inst	0x1d000001 ; undefined
    4dec:	09580208 	.inst	0x09580208 ; undefined
    4df0:	000001bf 	udf	#447
    4df4:	0002b508 	.inst	0x0002b508 ; undefined
    4df8:	ad075900 	stp	q0, q22, [x8, #224]
    4dfc:	08000000 	stxrb	w0, w0, [x0]
    4e00:	000002b4 	udf	#692
    4e04:	00c0085a 	.inst	0x00c0085a ; undefined
    4e08:	d1080000 	sub	x0, x0, #0x200
    4e0c:	5c000018 	ldr	d24, 4e0c <GPR_FRAME_SIZE+0x4d0c>
    4e10:	0000d308 	udf	#54024
    4e14:	18d00800 	ldr	w0, fffffffffffa4f14 <__stack_el0_top+0xffffffffbe498f14>
    4e18:	095d0000 	.inst	0x095d0000 ; undefined
    4e1c:	000000e6 	udf	#230
    4e20:	0002e908 	.inst	0x0002e908 ; undefined
    4e24:	f9085f00 	str	x0, [x24, #4280]
    4e28:	08000000 	stxrb	w0, w0, [x0]
    4e2c:	000002e8 	udf	#744
    4e30:	010c0960 	.inst	0x010c0960 ; undefined
    4e34:	2a080000 	orr	w0, w0, w8
    4e38:	62000013 	.inst	0x62000013 ; undefined
    4e3c:	00011808 	.inst	0x00011808 ; undefined
    4e40:	13290800 	.inst	0x13290800 ; undefined
    4e44:	09630000 	.inst	0x09630000 ; undefined
    4e48:	0000012b 	udf	#299
    4e4c:	18d70200 	ldr	w0, fffffffffffb2e8c <__stack_el0_top+0xffffffffbe4a6e8c>
    4e50:	64020000 	.inst	0x64020000 ; undefined
    4e54:	00015d03 	.inst	0x00015d03 ; undefined
    4e58:	03041000 	.inst	0x03041000 ; undefined
    4e5c:	00020806 	.inst	0x00020806 ; undefined
    4e60:	69661100 	ldpsw	x0, x4, [x8, #-208]
    4e64:	07030071 	.inst	0x07030071 ; undefined
    4e68:	00020807 	.inst	0x00020807 ; undefined
    4e6c:	69110000 	stgp	x0, x0, [x0, #544]
    4e70:	03007172 	.inst	0x03007172 ; undefined
    4e74:	02080708 	.inst	0x02080708 ; undefined
    4e78:	0c010000 	.inst	0x0c010000 ; undefined
    4e7c:	00000291 	udf	#657
    4e80:	08070903 	stxrb	w7, w3, [x8]
    4e84:	02000002 	.inst	0x02000002 ; undefined
    4e88:	0002000c 	.inst	0x0002000c ; undefined
    4e8c:	070a0300 	.inst	0x070a0300 ; undefined
    4e90:	00000208 	udf	#520
    4e94:	01040003 	.inst	0x01040003 ; undefined
    4e98:	00041202 	.inst	0x00041202 ; undefined
    4e9c:	02fb0200 	.inst	0x02fb0200 ; undefined
    4ea0:	0b030000 	add	w0, w0, w3
    4ea4:	0001cb03 	.inst	0x0001cb03 ; undefined
    4ea8:	1ba00900 	.inst	0x1ba00900 ; undefined
    4eac:	2b050000 	adds	w0, w0, w5
    4eb0:	09000001 	.inst	0x09000001 ; undefined
    4eb4:	00001a0a 	udf	#6666
    4eb8:	00012b06 	.inst	0x00012b06 ; undefined
    4ebc:	1b350900 	.inst	0x1b350900 ; undefined
    4ec0:	39080000 	strb	w0, [x0, #512]
    4ec4:	12000002 	and	w2, w0, #0x1
    4ec8:	000000c0 	udf	#192
    4ecc:	001b5609 	.inst	0x001b5609 ; undefined
    4ed0:	02390900 	.inst	0x02390900 ; undefined
    4ed4:	4b090000 	sub	w0, w0, w9
    4ed8:	0b00001b 	add	w27, w0, w0
    4edc:	0000010c 	udf	#268
    4ee0:	001a9909 	.inst	0x001a9909 ; undefined
    4ee4:	010c0c00 	.inst	0x010c0c00 ; undefined
    4ee8:	8c090000 	.inst	0x8c090000 ; undefined
    4eec:	0e00001a 	tbl	v26.8b, {v0.16b}, v0.8b
    4ef0:	0000010c 	udf	#268
    4ef4:	00012b07 	.inst	0x00012b07 ; undefined
    4ef8:	00027600 	.inst	0x00027600 ; undefined
    4efc:	014a0d00 	.inst	0x014a0d00 ; undefined
    4f00:	001f0000 	.inst	0x001f0000 ; undefined
    4f04:	0019b209 	.inst	0x0019b209 ; undefined
    4f08:	02661000 	.inst	0x02661000 ; undefined
    4f0c:	6a0f0000 	ands	w0, w0, w15
    4f10:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    4f14:	0002a412 	.inst	0x0002a412 ; undefined
    4f18:	02d10100 	.inst	0x02d10100 ; undefined
    4f1c:	01000000 	.inst	0x01000000 ; undefined
    4f20:	000003a4 	udf	#932
    4f24:	03f80101 	.inst	0x03f80101 ; undefined
    4f28:	01020000 	.inst	0x01020000 ; undefined
    4f2c:	00000361 	udf	#865
    4f30:	06020003 	.inst	0x06020003 ; undefined
    4f34:	04000002 	add	z2.b, p0/m, z2.b, z0.b
    4f38:	02800317 	.inst	0x02800317 ; undefined
    4f3c:	10100000 	adr	x0, 24f3c <GPR_FRAME_SIZE+0x24e3c>
    4f40:	02e01904 	.inst	0x02e01904 ; undefined
    4f44:	8c0c0000 	.inst	0x8c0c0000 ; undefined
    4f48:	04000002 	add	z2.b, p0/m, z2.b, z0.b
    4f4c:	02e0081a 	.inst	0x02e0081a ; undefined
    4f50:	0c000000 	st4	{v0.8b-v3.8b}, [x0]
    4f54:	0000032c 	udf	#812
    4f58:	0c091b04 	.inst	0x0c091b04 ; undefined
    4f5c:	08000001 	stxrb	w0, w1, [x0]
    4f60:	6c6f6311 	ldnp	d17, d24, [x24, #-272]
    4f64:	091c0400 	.inst	0x091c0400 ; undefined
    4f68:	0000010c 	udf	#268
    4f6c:	e512000c 	.inst	0xe512000c ; undefined
    4f70:	04000002 	add	z2.b, p0/m, z2.b, z0.b
    4f74:	02a10801 	.inst	0x02a10801 ; undefined
    4f78:	e5150000 	.inst	0xe5150000 ; undefined
    4f7c:	02000002 	.inst	0x02000002 ; undefined
    4f80:	000001a3 	udf	#419
    4f84:	b0031d04 	adrp	x4, 63a5000 <GPR_FRAME_SIZE+0x63a4f00>
    4f88:	10000002 	adr	x2, 4f88 <GPR_FRAME_SIZE+0x4e88>
    4f8c:	2d1f0420 	stp	s0, s1, [x1, #248]
    4f90:	0c000003 	st4	{v3.8b-v6.8b}, [x0]
    4f94:	00000194 	udf	#404
    4f98:	e0082004 	ld1b	{za0h.b[w13, 4]}, p0/z, [x0, x8]
    4f9c:	00000002 	udf	#2
    4fa0:	0001a90c 	.inst	0x0001a90c ; undefined
    4fa4:	11210400 	add	w0, w0, #0x841
    4fa8:	000002f1 	udf	#753
    4fac:	02060c08 	.inst	0x02060c08 ; undefined
    4fb0:	22040000 	.inst	0x22040000 ; undefined
    4fb4:	0002a40f 	.inst	0x0002a40f ; undefined
    4fb8:	02001800 	.inst	0x02001800 ; undefined
    4fbc:	00000399 	udf	#921
    4fc0:	fd032304 	str	d4, [x24, #1600]
    4fc4:	0f000002 	fdot	v2.2s, v0.8b, v0.4b[0]
    4fc8:	0000006a 	udf	#106
    4fcc:	035d0605 	.inst	0x035d0605 ; undefined
    4fd0:	18010000 	ldr	w0, 6fd0 <GPR_FRAME_SIZE+0x6ed0>
    4fd4:	00000004 	udf	#4
    4fd8:	00042201 	.inst	0x00042201 ; undefined
    4fdc:	2c010100 	stnp	s0, s0, [x8, #8]
    4fe0:	02000004 	.inst	0x02000004 ; undefined
    4fe4:	00043601 	.inst	0x00043601 ; undefined
    4fe8:	02000300 	.inst	0x02000300 ; undefined
    4fec:	000001c4 	udf	#452
    4ff0:	39030b05 	strb	w5, [x24, #194]
    4ff4:	15000003 	b	4005000 <GPR_FRAME_SIZE+0x4004f00>
    4ff8:	0000035d 	udf	#861
    4ffc:	00021b0a 	.inst	0x00021b0a ; undefined
    5000:	03091400 	.inst	0x03091400 ; undefined
    5004:	40c0a880 	.inst	0x40c0a880 ; undefined
    5008:	00000000 	udf	#0
    500c:	0002250a 	.inst	0x0002250a ; undefined
    5010:	03091500 	.inst	0x03091500 ; undefined
    5014:	40c0a888 	.inst	0x40c0a888 ; undefined
    5018:	00000000 	udf	#0
    501c:	00022f0a 	.inst	0x00022f0a ; undefined
    5020:	03091a00 	.inst	0x03091a00 ; undefined
    5024:	40c0a890 	.inst	0x40c0a890 ; undefined
    5028:	00000000 	udf	#0
    502c:	00023e0a 	.inst	0x00023e0a ; undefined
    5030:	03091b00 	.inst	0x03091b00 ; undefined
    5034:	40c0a898 	.inst	0x40c0a898 ; undefined
    5038:	00000000 	udf	#0
    503c:	0002480a 	.inst	0x0002480a ; undefined
    5040:	03091c00 	.inst	0x03091c00 ; undefined
    5044:	40c0a8a0 	.inst	0x40c0a8a0 ; undefined
    5048:	00000000 	udf	#0
    504c:	0002520a 	.inst	0x0002520a ; undefined
    5050:	03091d00 	.inst	0x03091d00 ; undefined
    5054:	40c0a8a4 	.inst	0x40c0a8a4 ; undefined
    5058:	00000000 	udf	#0
    505c:	00025c0a 	.inst	0x00025c0a ; undefined
    5060:	03091f00 	.inst	0x03091f00 ; undefined
    5064:	40c0a8a8 	.inst	0x40c0a8a8 ; undefined
    5068:	00000000 	udf	#0
    506c:	0002760a 	.inst	0x0002760a ; undefined
    5070:	03092100 	.inst	0x03092100 ; undefined
    5074:	40c0a8b0 	.inst	0x40c0a8b0 ; undefined
    5078:	00000000 	udf	#0
    507c:	0000c007 	udf	#49159
    5080:	0003ff00 	.inst	0x0003ff00 ; undefined
    5084:	014a1600 	.inst	0x014a1600 ; undefined
    5088:	0fff0000 	fmlalb	v0.8h, v0.16b, v7.b[7]
    508c:	1aad1700 	.inst	0x1aad1700 ; undefined
    5090:	ee240000 	.inst	0xee240000 ; undefined
    5094:	09000003 	.inst	0x09000003 ; undefined
    5098:	c0a9b003 	.inst	0xc0a9b003 ; undefined
    509c:	00000040 	udf	#64
    50a0:	00c00700 	.inst	0x00c00700 ; undefined
    50a4:	04240000 	add	z0.b, z0.b, z4.b
    50a8:	4a160000 	eor	w0, w0, w22
    50ac:	ff000001 	.inst	0xff000001 ; undefined
    50b0:	f8170003 	stur	x3, [x0, #-144]
    50b4:	2500001a 	cmpgt	p10.b, p0/z, z0.b, #0
    50b8:	00000413 	udf	#1043
    50bc:	b9b00309 	ldrsw	x9, [x24, #12288]
    50c0:	000040c0 	udf	#16576
    50c4:	e0070000 	ld1b	{za0h.b[w12, 0]}, p0/z, [x0, x7]
    50c8:	48000002 	stxrh	w0, w2, [x0]
    50cc:	0d000004 	st1	{v4.b}[0], [x0]
    50d0:	0000014a 	udf	#330
    50d4:	8c030003 	.inst	0x8c030003 ; undefined
    50d8:	ad00001b 	stp	q27, q0, [x0]
    50dc:	0004380e 	.inst	0x0004380e ; undefined
    50e0:	40030900 	.inst	0x40030900 ; undefined
    50e4:	004000a3 	.inst	0x004000a3 ; undefined
    50e8:	03000000 	.inst	0x03000000 ; undefined
    50ec:	00001a40 	udf	#6720
    50f0:	04380eb4 	.inst	0x04380eb4 ; undefined
    50f4:	03090000 	.inst	0x03090000 ; undefined
    50f8:	4000a360 	.inst	0x4000a360 ; undefined
    50fc:	00000000 	udf	#0
    5100:	001a7e06 	.inst	0x001a7e06 ; undefined
    5104:	0f100600 	sshr	v0.4h, v16.4h, #16
    5108:	0000012b 	udf	#299
    510c:	0019e406 	.inst	0x0019e406 ; undefined
    5110:	0f0f0600 	sshr	v0.8b, v16.8b, #1
    5114:	0000012b 	udf	#299
    5118:	001a3306 	.inst	0x001a3306 ; undefined
    511c:	0f0e0600 	sshr	v0.8b, v16.8b, #2
    5120:	0000012b 	udf	#299
    5124:	001a6306 	.inst	0x001a6306 ; undefined
    5128:	0f0d0600 	sshr	v0.8b, v16.8b, #3
    512c:	0000012b 	udf	#299
    5130:	00177106 	.inst	0x00177106 ; undefined
    5134:	0f050600 	movi	v0.2s, #0xb0
    5138:	0000012b 	udf	#299
    513c:	0016db06 	.inst	0x0016db06 ; undefined
    5140:	160e0300 	b	fffffffff8385d40 <__stack_el0_top+0xffffffffb6879d40>
    5144:	0000020f 	udf	#527
    5148:	001b101e 	.inst	0x001b101e ; undefined
    514c:	0d390400 	.inst	0x0d390400 ; undefined
    5150:	0019511f 	.inst	0x0019511f ; undefined
    5154:	071d0700 	.inst	0x071d0700 ; undefined
    5158:	000002e0 	udf	#736
    515c:	000004ec 	udf	#1260
    5160:	0001bf05 	.inst	0x0001bf05 ; undefined
    5164:	00710500 	.inst	0x00710500 ; undefined
    5168:	e0050000 	ld1b	{za0h.b[w12, 0]}, p0/z, [x0, x5]
    516c:	05000002 	orr	z2.s, z2.s, #0x1
    5170:	0000012b 	udf	#299
    5174:	0000a105 	udf	#41221
    5178:	66130000 	.inst	0x66130000 ; undefined
    517c:	05000005 	orr	z5.s, z5.s, #0x1
    5180:	00050213 	.inst	0x00050213 ; undefined
    5184:	03690500 	.inst	0x03690500 ; undefined
    5188:	02050000 	.inst	0x02050000 ; undefined
    518c:	00000005 	udf	#5
    5190:	0002ec12 	.inst	0x0002ec12 ; undefined
    5194:	01d41300 	.inst	0x01d41300 ; undefined
    5198:	0f050000 	fdot	v0.2s, v0.8b, v5.4b[0]
    519c:	00000518 	udf	#1304
    51a0:	00035d05 	.inst	0x00035d05 ; undefined
    51a4:	70060000 	adr	x0, 111a7 <GPR_FRAME_SIZE+0x110a7>
    51a8:	0600001a 	.inst	0x0600001a ; undefined
    51ac:	012b0f15 	.inst	0x012b0f15 ; undefined
    51b0:	d7060000 	.inst	0xd7060000 ; undefined
    51b4:	06000019 	.inst	0x06000019 ; undefined
    51b8:	012b0f14 	.inst	0x012b0f14 ; undefined
    51bc:	26060000 	.inst	0x26060000 ; undefined
    51c0:	0600001a 	.inst	0x0600001a ; undefined
    51c4:	012b0f13 	.inst	0x012b0f13 ; undefined
    51c8:	d0060000 	adrp	x0, c007000 <GPR_FRAME_SIZE+0xc006f00>
    51cc:	0600001a 	.inst	0x0600001a ; undefined
    51d0:	012b0f12 	.inst	0x012b0f12 ; undefined
    51d4:	6f130000 	.inst	0x6f130000 ; undefined
    51d8:	07000019 	.inst	0x07000019 ; undefined
    51dc:	00056308 	.inst	0x00056308 ; undefined
    51e0:	02e00500 	.inst	0x02e00500 ; undefined
    51e4:	e0050000 	ld1b	{za0h.b[w12, 0]}, p0/z, [x0, x5]
    51e8:	05000002 	orr	z2.s, z2.s, #0x1
    51ec:	0000012b 	udf	#299
    51f0:	19c91400 	.inst	0x19c91400 ; undefined
    51f4:	50f70000 	adr	x0, ffffffffffff31f6 <__stack_el0_top+0xffffffffbe4e71f6>
    51f8:	00400059 	.inst	0x00400059 ; undefined
    51fc:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    5200:	00000001 	udf	#1
    5204:	01000000 	.inst	0x01000000 ; undefined
    5208:	0005da9c 	.inst	0x0005da9c ; undefined
    520c:	1b0a0300 	madd	w0, w24, w10, w0
    5210:	07fa0000 	.inst	0x07fa0000 ; undefined
    5214:	000005da 	udf	#1498
    5218:	03689102 	.inst	0x03689102 ; undefined
    521c:	00001a04 	udf	#6660
    5220:	05ea07fb 	.inst	0x05ea07fb ; undefined
    5224:	91020000 	add	x0, x0, #0x80
    5228:	59680e50 	rcwscaspl	x8, x9, x16, x17, [x18]
    522c:	00004000 	udf	#16384
    5230:	00dc0000 	.inst	0x00dc0000 ; undefined
    5234:	00000000 	udf	#0
    5238:	690b0000 	stgp	x0, x0, [x0, #352]
    523c:	510efd00 	sub	w0, w8, #0x3bf
    5240:	02000001 	.inst	0x02000001 ; undefined
    5244:	700e7891 	adr	x17, 22157 <GPR_FRAME_SIZE+0x22057>
    5248:	00400059 	.inst	0x00400059 ; undefined
    524c:	bc000000 	stur	s0, [x0]
    5250:	00000000 	udf	#0
    5254:	03000000 	.inst	0x03000000 ; undefined
    5258:	00001ac2 	udf	#6850
    525c:	012b0afe 	.inst	0x012b0afe ; undefined
    5260:	91020000 	add	x0, x0, #0x80
    5264:	00000070 	udf	#112
    5268:	0002e507 	.inst	0x0002e507 ; undefined
    526c:	0005ea00 	.inst	0x0005ea00 ; undefined
    5270:	014a0d00 	.inst	0x014a0d00 ; undefined
    5274:	00070000 	.inst	0x00070000 ; undefined
    5278:	0002e507 	.inst	0x0002e507 ; undefined
    527c:	0005fa00 	.inst	0x0005fa00 ; undefined
    5280:	014a0d00 	.inst	0x014a0d00 ; undefined
    5284:	00170000 	.inst	0x00170000 ; undefined
    5288:	0019f114 	.inst	0x0019f114 ; undefined
    528c:	5730bb00 	.inst	0x5730bb00 ; undefined
    5290:	00004000 	udf	#16384
    5294:	02200000 	.inst	0x02200000 ; undefined
    5298:	00000000 	udf	#0
    529c:	9c010000 	ldr	q0, 729c <GPR_FRAME_SIZE+0x719c>
    52a0:	000006b9 	udf	#1721
    52a4:	7273650b 	.inst	0x7273650b ; undefined
    52a8:	2b09bd00 	.inst	0x2b09bd00 ; undefined
    52ac:	02000001 	.inst	0x02000001 ; undefined
    52b0:	650b7891 	.inst	0x650b7891 ; undefined
    52b4:	be00726c 	.inst	0xbe00726c ; undefined
    52b8:	00012b09 	.inst	0x00012b09 ; undefined
    52bc:	70910200 	adr	x0, fffffffffff272ff <__stack_el0_top+0xffffffffbe41b2ff>
    52c0:	7261660b 	.inst	0x7261660b ; undefined
    52c4:	2b09bf00 	.inst	0x2b09bf00 ; undefined
    52c8:	02000001 	.inst	0x02000001 ; undefined
    52cc:	5e036891 	.inst	0x5e036891 ; undefined
    52d0:	c000001a 	.inst	0xc000001a ; undefined
    52d4:	00012b09 	.inst	0x00012b09 ; undefined
    52d8:	60910200 	.inst	0x60910200 ; undefined
    52dc:	001aed03 	.inst	0x001aed03 ; undefined
    52e0:	2b09c200 	.inst	0x2b09c200 ; undefined
    52e4:	02000001 	.inst	0x02000001 ; undefined
    52e8:	620b5091 	.inst	0x620b5091 ; undefined
    52ec:	e0006675 	.inst	0xe0006675 ; undefined
    52f0:	0006b907 	.inst	0x0006b907 ; undefined
    52f4:	c8910300 	stllr	x0, [x24]
    52f8:	19c2037d 	ldapursb	w29, [x27, #32]
    52fc:	09e20000 	.inst	0x09e20000 ; undefined
    5300:	000006c9 	udf	#1737
    5304:	7da89103 	.inst	0x7da89103 ; undefined
    5308:	0058700e 	.inst	0x0058700e ; undefined
    530c:	00000040 	udf	#64
    5310:	0000d800 	udf	#55296
    5314:	00000000 	udf	#0
    5318:	00690b00 	.inst	0x00690b00 ; undefined
    531c:	01510ee9 	.inst	0x01510ee9 ; undefined
    5320:	91020000 	add	x0, x0, #0x80
    5324:	58780e58 	ldr	x24, f54ec <GPR_FRAME_SIZE+0xf53ec>
    5328:	00004000 	udf	#16384
    532c:	00b80000 	.inst	0x00b80000 ; undefined
    5330:	00000000 	udf	#0
    5334:	a3030000 	.inst	0xa3030000 ; undefined
    5338:	ea00001a 	ands	x26, x0, x0
    533c:	0002e009 	.inst	0x0002e009 ; undefined
    5340:	48910200 	stllrh	w0, [x16]
    5344:	07000000 	.inst	0x07000000 ; undefined
    5348:	000002e5 	udf	#741
    534c:	000006c9 	udf	#1737
    5350:	00014a0d 	.inst	0x00014a0d ; undefined
    5354:	0700ff00 	.inst	0x0700ff00 ; undefined
    5358:	0000012b 	udf	#299
    535c:	000006d9 	udf	#1753
    5360:	00014a0d 	.inst	0x00014a0d ; undefined
    5364:	14000300 	b	5f64 <GPR_FRAME_SIZE+0x5e64>
    5368:	00001add 	udf	#6877
    536c:	0055f091 	.inst	0x0055f091 ; undefined
    5370:	00000040 	udf	#64
    5374:	00014000 	.inst	0x00014000 ; undefined
    5378:	00000000 	udf	#0
    537c:	209c0100 	.inst	0x209c0100 ; undefined
    5380:	03000007 	.inst	0x03000007 ; undefined
    5384:	00000309 	udf	#777
    5388:	020f1793 	.inst	0x020f1793 ; undefined
    538c:	91020000 	add	x0, x0, #0x80
    5390:	1b7a0368 	.inst	0x1b7a0368 ; undefined
    5394:	08970000 	stllrb	w0, [x0]
    5398:	000002e0 	udf	#736
    539c:	03789102 	.inst	0x03789102 ; undefined
    53a0:	00001a49 	udf	#6729
    53a4:	02e00898 	.inst	0x02e00898 ; undefined
    53a8:	91020000 	add	x0, x0, #0x80
    53ac:	2a180070 	orr	w16, w3, w24
    53b0:	86000005 	.inst	0x86000005 ; undefined
    53b4:	400055b8 	.inst	0x400055b8 ; undefined
    53b8:	00000000 	udf	#0
    53bc:	00000038 	udf	#56
    53c0:	00000000 	udf	#0
    53c4:	074b9c01 	.inst	0x074b9c01 ; undefined
    53c8:	99190000 	stlur	w0, [x0, #-112]
    53cc:	86000003 	.inst	0x86000003 ; undefined
    53d0:	00032d2f 	.inst	0x00032d2f ; undefined
    53d4:	00830200 	.inst	0x00830200 ; undefined
    53d8:	1b861800 	.inst	0x1b861800 ; undefined
    53dc:	d04f0000 	adrp	x0, 9e007000 <__stack_el0_top+0x5c4fb000>
    53e0:	00400053 	.inst	0x00400053 ; undefined
    53e4:	e8000000 	.inst	0xe8000000 ; undefined
    53e8:	00000001 	udf	#1
    53ec:	01000000 	.inst	0x01000000 ; undefined
    53f0:	0007bd9c 	.inst	0x0007bd9c ; undefined
    53f4:	1a520300 	.inst	0x1a520300 ; undefined
    53f8:	2a520000 	orr	w0, w0, w18, lsr #0
    53fc:	00000137 	udf	#311
    5400:	03709102 	.inst	0x03709102 ; undefined
    5404:	00001ac8 	udf	#6856
    5408:	01372a53 	.inst	0x01372a53 ; undefined
    540c:	91020000 	add	x0, x0, #0x80
    5410:	1a1e0368 	adc	w8, w27, w30
    5414:	2a540000 	orr	w0, w0, w20, lsr #0
    5418:	00000137 	udf	#311
    541c:	03609102 	.inst	0x03609102 ; undefined
    5420:	00001a5a 	udf	#6746
    5424:	01372a55 	.inst	0x01372a55 ; undefined
    5428:	91020000 	add	x0, x0, #0x80
    542c:	75620b58 	.inst	0x75620b58 ; undefined
    5430:	07580066 	.inst	0x07580066 ; undefined
    5434:	000007bd 	udf	#1981
    5438:	7e909103 	.inst	0x7e909103 ; undefined
    543c:	001b6903 	.inst	0x001b6903 ; undefined
    5440:	e0085d00 	ld1b	{za0h.b[w14, 0]}, p7/z, [x8, x8]
    5444:	02000002 	.inst	0x02000002 ; undefined
    5448:	07007891 	.inst	0x07007891 ; undefined
    544c:	000002e5 	udf	#741
    5450:	000007cd 	udf	#1997
    5454:	00014a0d 	.inst	0x00014a0d ; undefined
    5458:	2000c700 	.inst	0x2000c700 ; undefined
    545c:	00001b82 	udf	#7042
    5460:	50063f01 	adr	x1, 11c42 <GPR_FRAME_SIZE+0x11b42>
    5464:	00400053 	.inst	0x00400053 ; undefined
    5468:	80000000 	.inst	0x80000000 ; undefined
    546c:	00000000 	udf	#0
    5470:	01000000 	.inst	0x01000000 ; undefined
    5474:	0007fa9c 	.inst	0x0007fa9c ; undefined
    5478:	03991900 	.inst	0x03991900 ; undefined
    547c:	1b3f0000 	.inst	0x1b3f0000 ; undefined
    5480:	0000032d 	udf	#813
    5484:	00008302 	udf	#33538
    5488:	001b2a21 	.inst	0x001b2a21 ; undefined
    548c:	06270100 	.inst	0x06270100 ; undefined
    5490:	40005248 	.inst	0x40005248 ; undefined
    5494:	00000000 	udf	#0
    5498:	00000108 	udf	#264
    549c:	00000000 	udf	#0
    54a0:	fc0e9c01 	str	d1, [x0, #233]!
    54a4:	00400052 	.inst	0x00400052 ; undefined
    54a8:	44000000 	.inst	0x44000000 ; undefined
    54ac:	00000000 	udf	#0
    54b0:	0b000000 	add	w0, w0, w0
    54b4:	0e3c0069 	saddl	v9.8h, v3.8b, v28.8b
    54b8:	00000151 	udf	#337
    54bc:	00789102 	.inst	0x00789102 ; undefined
    54c0:	135e0000 	.inst	0x135e0000 ; undefined
    54c4:	00050000 	.inst	0x00050000 ; undefined
    54c8:	26ea0801 	.inst	0x26ea0801 ; undefined
    54cc:	13180000 	sbfiz	w0, w0, #8, #1
    54d0:	1d000002 	.inst	0x1d000002 ; undefined
    54d4:	00000a6c 	udf	#2668
    54d8:	00000000 	udf	#0
    54dc:	40005a54 	.inst	0x40005a54 ; undefined
    54e0:	00000000 	udf	#0
    54e4:	00000cc8 	udf	#3272
    54e8:	00000000 	udf	#0
    54ec:	00001cba 	udf	#7354
    54f0:	00006a11 	udf	#27153
    54f4:	6a0b0a00 	ands	w0, w16, w11, lsl #2
    54f8:	01000000 	.inst	0x01000000 ; undefined
    54fc:	000018c4 	udf	#6340
    5500:	190d0100 	stlurb	w0, [x8, #208]
    5504:	01010000 	.inst	0x01010000 ; undefined
    5508:	00001894 	udf	#6292
    550c:	18b60102 	ldr	w2, fffffffffff7152c <__stack_el0_top+0xffffffffbe46552c>
    5510:	01030000 	.inst	0x01030000 ; undefined
    5514:	000018a9 	udf	#6313
    5518:	18760104 	ldr	w4, f1538 <GPR_FRAME_SIZE+0xf1438>
    551c:	01050000 	.inst	0x01050000 ; undefined
    5520:	000017ff 	udf	#6143
    5524:	19610106 	.inst	0x19610106 ; undefined
    5528:	00070000 	.inst	0x00070000 ; undefined
    552c:	1a070409 	.inst	0x1a070409 ; undefined
    5530:	17000003 	b	fffffffffc00553c <__stack_el0_top+0xffffffffba4f953c>
    5534:	0000006a 	udf	#106
    5538:	00194403 	.inst	0x00194403 ; undefined
    553c:	03140a00 	.inst	0x03140a00 ; undefined
    5540:	0000002e 	udf	#46
    5544:	00006a11 	udf	#27153
    5548:	a6170a00 	.inst	0xa6170a00 ; undefined
    554c:	01000000 	.inst	0x01000000 ; undefined
    5550:	00001841 	udf	#6209
    5554:	192f010a 	.inst	0x192f010a ; undefined
    5558:	01100000 	.inst	0x01100000 ; undefined
    555c:	0000191a 	udf	#6426
    5560:	18270102 	ldr	w2, 53580 <GPR_FRAME_SIZE+0x53480>
    5564:	00080000 	.inst	0x00080000 ; undefined
    5568:	00180c03 	.inst	0x00180c03 ; undefined
    556c:	031c0a00 	.inst	0x031c0a00 ; undefined
    5570:	00000082 	udf	#130
    5574:	0002b503 	.inst	0x0002b503 ; undefined
    5578:	151e0a00 	b	4787d78 <GPR_FRAME_SIZE+0x4787c78>
    557c:	000000be 	udf	#190
    5580:	9a060109 	adc	x9, x8, x6
    5584:	03000002 	.inst	0x03000002 ; undefined
    5588:	000002b4 	udf	#692
    558c:	d1171f0a 	sub	x10, x24, #0x5c7
    5590:	09000000 	.inst	0x09000000 ; undefined
    5594:	02980801 	.inst	0x02980801 ; undefined
    5598:	d1030000 	sub	x0, x0, #0xc0
    559c:	0a000018 	and	w24, w0, w0
    55a0:	00e41621 	.inst	0x00e41621 ; undefined
    55a4:	02090000 	.inst	0x02090000 ; undefined
    55a8:	0003bb05 	.inst	0x0003bb05 ; undefined
    55ac:	18d00300 	ldr	w0, fffffffffffa560c <__stack_el0_top+0xffffffffbe49960c>
    55b0:	220a0000 	.inst	0x220a0000 ; undefined
    55b4:	0000f718 	udf	#63256
    55b8:	07020900 	.inst	0x07020900 ; undefined
    55bc:	000001de 	udf	#478
    55c0:	0002e903 	.inst	0x0002e903 ; undefined
    55c4:	14240a00 	b	907dc4 <GPR_FRAME_SIZE+0x907cc4>
    55c8:	0000010a 	udf	#266
    55cc:	69050419 	stgp	x25, x1, [x0, #160]
    55d0:	0300746e 	.inst	0x0300746e ; undefined
    55d4:	000002e8 	udf	#744
    55d8:	6a16250a 	ands	w10, w8, w22, lsl #9
    55dc:	12000000 	and	w0, w0, #0x1
    55e0:	00000111 	udf	#273
    55e4:	00132a03 	.inst	0x00132a03 ; undefined
    55e8:	1a270a00 	.inst	0x1a270a00 ; undefined
    55ec:	0000012e 	udf	#302
    55f0:	79050809 	strh	w9, [x0, #644]
    55f4:	03000003 	.inst	0x03000003 ; undefined
    55f8:	00001329 	udf	#4905
    55fc:	411c280a 	.inst	0x411c280a ; undefined
    5600:	09000001 	.inst	0x09000001 ; undefined
    5604:	03100708 	.inst	0x03100708 ; undefined
    5608:	41170000 	.inst	0x41170000 ; undefined
    560c:	09000001 	.inst	0x09000001 ; undefined
    5610:	037e0508 	.inst	0x037e0508 ; undefined
    5614:	cc030000 	.inst	0xcc030000 ; undefined
    5618:	0a000001 	and	w1, w0, w0
    561c:	01601734 	.inst	0x01601734 ; undefined
    5620:	08090000 	stxrb	w9, w0, [x0]
    5624:	00031507 	.inst	0x00031507 ; undefined
    5628:	019c0300 	.inst	0x019c0300 ; undefined
    562c:	350a0000 	cbnz	w0, 1962c <GPR_FRAME_SIZE+0x1952c>
    5630:	00016017 	.inst	0x00016017 ; undefined
    5634:	0a081a00 	and	w0, w16, w8, lsl #6
    5638:	01d50958 	.inst	0x01d50958 ; undefined
    563c:	b50d0000 	cbnz	x0, 1f63c <GPR_FRAME_SIZE+0x1f53c>
    5640:	59000002 	stlurh	w2, [x0]
    5644:	0000b207 	udf	#45575
    5648:	02b40d00 	.inst	0x02b40d00 ; undefined
    564c:	085a0000 	ldxrb	w0, [x0]
    5650:	000000c5 	udf	#197
    5654:	0018d10d 	.inst	0x0018d10d ; undefined
    5658:	d8085c00 	prfm	pldl1keep, 161d8 <GPR_FRAME_SIZE+0x160d8>
    565c:	0d000000 	st1	{v0.b}[0], [x0]
    5660:	000018d0 	udf	#6352
    5664:	00eb095d 	.inst	0x00eb095d ; undefined
    5668:	e90d0000 	.inst	0xe90d0000 ; undefined
    566c:	5f000002 	.inst	0x5f000002 ; undefined
    5670:	0000fe08 	udf	#65032
    5674:	02e80d00 	.inst	0x02e80d00 ; undefined
    5678:	09600000 	.inst	0x09600000 ; undefined
    567c:	00000111 	udf	#273
    5680:	00132a0d 	.inst	0x00132a0d ; undefined
    5684:	22086200 	.inst	0x22086200 ; undefined
    5688:	0d000001 	st1	{v1.b}[0], [x0]
    568c:	00001329 	udf	#4905
    5690:	01350963 	.inst	0x01350963 ; undefined
    5694:	03000000 	.inst	0x03000000 ; undefined
    5698:	000018d7 	udf	#6359
    569c:	7303640a 	.inst	0x7303640a ; undefined
    56a0:	11000001 	add	w1, w0, #0x0
    56a4:	0000006a 	udf	#106
    56a8:	0205120b 	.inst	0x0205120b ; undefined
    56ac:	d1010000 	sub	x0, x0, #0x40
    56b0:	00000002 	udf	#2
    56b4:	0003a401 	.inst	0x0003a401 ; undefined
    56b8:	f8010100 	stur	x0, [x8, #16]
    56bc:	02000003 	.inst	0x02000003 ; undefined
    56c0:	00036101 	.inst	0x00036101 ; undefined
    56c4:	03000300 	.inst	0x03000300 ; undefined
    56c8:	00000206 	udf	#518
    56cc:	e103170b 	.inst	0xe103170b ; undefined
    56d0:	0a000001 	and	w1, w0, w0
    56d4:	09190b10 	.inst	0x09190b10 ; undefined
    56d8:	00000242 	udf	#578
    56dc:	00028c0c 	.inst	0x00028c0c ; undefined
    56e0:	081a0b00 	stxrb	w26, w0, [x24]
    56e4:	00000242 	udf	#578
    56e8:	032c0c00 	.inst	0x032c0c00 ; undefined
    56ec:	1b0b0000 	madd	w0, w0, w11, w0
    56f0:	00011109 	.inst	0x00011109 ; undefined
    56f4:	630e0800 	.inst	0x630e0800 ; undefined
    56f8:	0b006c6f 	add	w15, w3, w0, lsl #27
    56fc:	0111091c 	.inst	0x0111091c ; undefined
    5700:	000c0000 	.inst	0x000c0000 ; undefined
    5704:	0002470b 	.inst	0x0002470b ; undefined
    5708:	08010900 	stxrb	w1, w0, [x8]
    570c:	000002a1 	udf	#673
    5710:	00024712 	.inst	0x00024712 ; undefined
    5714:	01a30300 	.inst	0x01a30300 ; undefined
    5718:	1d0b0000 	.inst	0x1d0b0000 ; undefined
    571c:	00021103 	.inst	0x00021103 ; undefined
    5720:	0b200a00 	add	w0, w16, w0, uxtb #2
    5724:	0290091f 	.inst	0x0290091f ; undefined
    5728:	940c0000 	bl	305728 <GPR_FRAME_SIZE+0x305628>
    572c:	0b000001 	add	w1, w0, w0
    5730:	02420820 	.inst	0x02420820 ; undefined
    5734:	0c000000 	st4	{v0.8b-v3.8b}, [x0]
    5738:	000001a9 	udf	#425
    573c:	5311210b 	ubfiz	w11, w8, #15, #9
    5740:	08000002 	stxrb	w0, w2, [x0]
    5744:	0002060c 	.inst	0x0002060c ; undefined
    5748:	0f220b00 	fdot	v0.2s, v24.8b, v2.4b[3]
    574c:	00000205 	udf	#517
    5750:	99030018 	stlur	w24, [x0, #48]
    5754:	0b000003 	add	w3, w0, w0
    5758:	025f0323 	.inst	0x025f0323 ; undefined
    575c:	040a0000 	smin	z0.b, p0/m, z0.b, z0.b
    5760:	da09050c 	.inst	0xda09050c ; undefined
    5764:	0c000002 	st4	{v2.8b-v5.8b}, [x0]
    5768:	00000331 	udf	#817
    576c:	c508060c 	ld1sw	{z12.d}, p1/z, [x16, z8.d, uxtw]
    5770:	00000000 	udf	#0
    5774:	0003df0c 	.inst	0x0003df0c ; undefined
    5778:	08070c00 	stxrb	w7, w0, [x0]
    577c:	000000c5 	udf	#197
    5780:	03270c01 	.inst	0x03270c01 ; undefined
    5784:	080c0000 	stxrb	w12, w0, [x0]
    5788:	0000c508 	udf	#50440
    578c:	da0c0200 	sbc	x0, x16, x12
    5790:	0c000003 	st4	{v3.8b-v6.8b}, [x0]
    5794:	00c50809 	.inst	0x00c50809 ; undefined
    5798:	00030000 	.inst	0x00030000 ; undefined
    579c:	00033603 	.inst	0x00033603 ; undefined
    57a0:	030a0c00 	.inst	0x030a0c00 ; undefined
    57a4:	0000029c 	udf	#668
    57a8:	00006a11 	udf	#27153
    57ac:	b8030d00 	str	w0, [x8, #48]!
    57b0:	01000006 	.inst	0x01000006 ; undefined
    57b4:	00000f6d 	udf	#3949
    57b8:	0b2c0100 	add	w0, w8, w12, uxtb
    57bc:	01010000 	.inst	0x01010000 ; undefined
    57c0:	00000706 	udf	#1798
    57c4:	129c0102 	mov	w2, #0xffff1ff7            	// #-57353
    57c8:	01030000 	.inst	0x01030000 ; undefined
    57cc:	000007e6 	udf	#2022
    57d0:	0d3e0104 	.inst	0x0d3e0104 ; undefined
    57d4:	01050000 	.inst	0x01050000 ; undefined
    57d8:	00000d50 	udf	#3408
    57dc:	07170106 	.inst	0x07170106 ; undefined
    57e0:	01070000 	.inst	0x01070000 ; undefined
    57e4:	00000729 	udf	#1833
    57e8:	11cc0108 	umin	w8, w8, #0
    57ec:	01090000 	.inst	0x01090000 ; undefined
    57f0:	00000a7c 	udf	#2684
    57f4:	0a8d010a 	and	w10, w8, w13, asr #0
    57f8:	010b0000 	.inst	0x010b0000 ; undefined
    57fc:	00000ec3 	udf	#3779
    5800:	0e5c010c 	.inst	0x0e5c010c ; undefined
    5804:	010d0000 	.inst	0x010d0000 ; undefined
    5808:	000010cc 	udf	#4300
    580c:	1031010e 	adr	x14, 6782c <GPR_FRAME_SIZE+0x6772c>
    5810:	010f0000 	.inst	0x010f0000 ; undefined
    5814:	000006cd 	udf	#1741
    5818:	0e070110 	tbl	v16.8b, {v8.16b}, v7.8b
    581c:	01110000 	.inst	0x01110000 ; undefined
    5820:	00000eaf 	udf	#3759
    5824:	0fc10112 	fmlalb	v18.8h, v8.16b, v1.b[0]
    5828:	01130000 	.inst	0x01130000 ; undefined
    582c:	00000b53 	udf	#2899
    5830:	125e0114 	.inst	0x125e0114 ; undefined
    5834:	01150000 	.inst	0x01150000 ; undefined
    5838:	00000687 	udf	#1671
    583c:	06990116 	.inst	0x06990116 ; undefined
    5840:	01170000 	.inst	0x01170000 ; undefined
    5844:	000006ab 	udf	#1707
    5848:	11410118 	add	w24, w8, #0x40, lsl #12
    584c:	01190000 	.inst	0x01190000 ; undefined
    5850:	000008d5 	udf	#2261
    5854:	08e6011a 	.inst	0x08e6011a ; undefined
    5858:	011b0000 	.inst	0x011b0000 ; undefined
    585c:	000008f7 	udf	#2295
    5860:	0908011c 	.inst	0x0908011c ; undefined
    5864:	011d0000 	.inst	0x011d0000 ; undefined
    5868:	00000833 	udf	#2099
    586c:	084a011e 	ldxrb	w30, [x8]
    5870:	011f0000 	.inst	0x011f0000 ; undefined
    5874:	0000085c 	udf	#2140
    5878:	086e0120 	.inst	0x086e0120 ; undefined
    587c:	01210000 	.inst	0x01210000 ; undefined
    5880:	00000953 	udf	#2387
    5884:	11fb0122 	.inst	0x11fb0122 ; undefined
    5888:	01230000 	.inst	0x01230000 ; undefined
    588c:	00000d72 	udf	#3442
    5890:	0d820124 	st1	{v4.b}[0], [x9], x2
    5894:	01250000 	.inst	0x01250000 ; undefined
    5898:	00000d92 	udf	#3474
    589c:	08800126 	stllrb	w6, [x9]
    58a0:	01270000 	.inst	0x01270000 ; undefined
    58a4:	0000073b 	udf	#1851
    58a8:	074b0128 	.inst	0x074b0128 ; undefined
    58ac:	01290000 	.inst	0x01290000 ; undefined
    58b0:	000006e0 	udf	#1760
    58b4:	1220012a 	and	w10, w9, #0x1
    58b8:	012b0000 	.inst	0x012b0000 ; undefined
    58bc:	00000abf 	udf	#2751
    58c0:	0f7d012c 	fdot	v12.4h, v9.8b, v13.2b[3]
    58c4:	012d0000 	.inst	0x012d0000 ; undefined
    58c8:	00000e4c 	udf	#3660
    58cc:	07ab012e 	.inst	0x07ab012e ; undefined
    58d0:	012f0000 	.inst	0x012f0000 ; undefined
    58d4:	000007bc 	udf	#1980
    58d8:	12330130 	and	w16, w9, #0x2000
    58dc:	01310000 	.inst	0x01310000 ; undefined
    58e0:	00000d2e 	udf	#3374
    58e4:	0ad50132 	and	w18, w9, w21, ror #0
    58e8:	01330000 	.inst	0x01330000 ; undefined
    58ec:	00000e3c 	udf	#3644
    58f0:	0e2c0134 	saddl	v20.8h, v9.8b, v12.8b
    58f4:	01350000 	.inst	0x01350000 ; undefined
    58f8:	00000e1c 	udf	#3612
    58fc:	0aaf0136 	bic	w22, w9, w15, asr #0
    5900:	01370000 	.inst	0x01370000 ; undefined
    5904:	00000c7c 	udf	#3196
    5908:	0c660138 	.inst	0x0c660138 ; undefined
    590c:	01390000 	.inst	0x01390000 ; undefined
    5910:	00000c50 	udf	#3152
    5914:	0c3a013a 	.inst	0x0c3a013a ; undefined
    5918:	013b0000 	.inst	0x013b0000 ; undefined
    591c:	00000c24 	udf	#3108
    5920:	0c0e013c 	.inst	0x0c0e013c ; undefined
    5924:	013d0000 	.inst	0x013d0000 ; undefined
    5928:	00000bf8 	udf	#3064
    592c:	0be2013e 	.inst	0x0be2013e ; undefined
    5930:	013f0000 	.inst	0x013f0000 ; undefined
    5934:	00000ddb 	udf	#3547
    5938:	0da20140 	st2	{v0.b-v1.b}[0], [x10], x2
    593c:	01410000 	.inst	0x01410000 ; undefined
    5940:	0000126d 	udf	#4717
    5944:	06700142 	.inst	0x06700142 ; undefined
    5948:	01430000 	.inst	0x01430000 ; undefined
    594c:	00000807 	udf	#2055
    5950:	06450144 	.inst	0x06450144 ; undefined
    5954:	01450000 	.inst	0x01450000 ; undefined
    5958:	0000081d 	udf	#2077
    595c:	0e6b0146 	saddl	v6.4s, v10.4h, v11.4h
    5960:	01470000 	.inst	0x01470000 ; undefined
    5964:	00000ed6 	udf	#3798
    5968:	0e980148 	.inst	0x0e980148 ; undefined
    596c:	01490000 	.inst	0x01490000 ; undefined
    5970:	000008b5 	udf	#2229
    5974:	08c5014a 	ldlarb	w10, [x10]
    5978:	014b0000 	.inst	0x014b0000 ; undefined
    597c:	000009ac 	udf	#2476
    5980:	0db9014c 	st2	{v12.b-v13.b}[0], [x10], x25
    5984:	014d0000 	.inst	0x014d0000 ; undefined
    5988:	00000a5a 	udf	#2650
    598c:	0a6b014e 	bic	w14, w10, w11, lsr #0
    5990:	014f0000 	.inst	0x014f0000 ; undefined
    5994:	00000cbb 	udf	#3259
    5998:	06bd0150 	.inst	0x06bd0150 ; undefined
    599c:	01510000 	.inst	0x01510000 ; undefined
    59a0:	00000afc 	udf	#2812
    59a4:	0b0c0152 	add	w18, w10, w12
    59a8:	01530000 	.inst	0x01530000 ; undefined
    59ac:	00000b1c 	udf	#2844
    59b0:	0f450154 	fdot	v20.4h, v10.8b, v5.2b[0]
    59b4:	01550000 	.inst	0x01550000 ; undefined
    59b8:	00000f59 	udf	#3929
    59bc:	0a9b0156 	and	w22, w10, w27, asr #0
    59c0:	01570000 	.inst	0x01570000 ; undefined
    59c4:	00000bcf 	udf	#3023
    59c8:	11db0158 	.inst	0x11db0158 ; undefined
    59cc:	01590000 	.inst	0x01590000 ; undefined
    59d0:	0000076f 	udf	#1903
    59d4:	0784015a 	.inst	0x0784015a ; undefined
    59d8:	015b0000 	.inst	0x015b0000 ; undefined
    59dc:	000008a2 	udf	#2210
    59e0:	0ca8015c 	.inst	0x0ca8015c ; undefined
    59e4:	015d0000 	.inst	0x015d0000 ; undefined
    59e8:	0000124a 	udf	#4682
    59ec:	0d0e015e 	.inst	0x0d0e015e ; undefined
    59f0:	015f0000 	.inst	0x015f0000 ; undefined
    59f4:	00000d1e 	udf	#3358
    59f8:	06330160 	.inst	0x06330160 ; undefined
    59fc:	01610000 	.inst	0x01610000 ; undefined
    5a00:	00001198 	udf	#4504
    5a04:	09190162 	.inst	0x09190162 ; undefined
    5a08:	01630000 	.inst	0x01630000 ; undefined
    5a0c:	000011ac 	udf	#4524
    5a10:	0eff0164 	.inst	0x0eff0164 ; undefined
    5a14:	01650000 	.inst	0x01650000 ; undefined
    5a18:	00000c92 	udf	#3218
    5a1c:	092e0166 	.inst	0x092e0166 ; undefined
    5a20:	01670000 	.inst	0x01670000 ; undefined
    5a24:	00000fb2 	udf	#4018
    5a28:	10090168 	adr	x8, 17a54 <GPR_FRAME_SIZE+0x17954>
    5a2c:	01690000 	.inst	0x01690000 ; undefined
    5a30:	0000101d 	udf	#4125
    5a34:	088f016a 	stllrb	w10, [x11]
    5a38:	016b0000 	.inst	0x016b0000 ; undefined
    5a3c:	000011ea 	udf	#4586
    5a40:	0799016c 	.inst	0x0799016c ; undefined
    5a44:	016d0000 	.inst	0x016d0000 ; undefined
    5a48:	00000b7f 	udf	#2943
    5a4c:	0d62016e 	.inst	0x0d62016e ; undefined
    5a50:	016f0000 	.inst	0x016f0000 ; undefined
    5a54:	0000093f 	udf	#2367
    5a58:	104c0170 	adr	x16, 9da84 <GPR_FRAME_SIZE+0x9d984>
    5a5c:	01710000 	.inst	0x01710000 ; undefined
    5a60:	000010e3 	udf	#4323
    5a64:	0cd00172 	ld4	{v18.8b-v21.8b}, [x11], x16
    5a68:	01730000 	.inst	0x01730000 ; undefined
    5a6c:	000012ad 	udf	#4781
    5a70:	0eec0174 	.inst	0x0eec0174 ; undefined
    5a74:	01750000 	.inst	0x01750000 ; undefined
    5a78:	00000ae5 	udf	#2789
    5a7c:	10600176 	adr	x22, c5aa8 <GPR_FRAME_SIZE+0xc59a8>
    5a80:	01770000 	.inst	0x01770000 ; undefined
    5a84:	000009d4 	udf	#2516
    5a88:	0b950178 	add	w24, w11, w21, asr #0
    5a8c:	01790000 	.inst	0x01790000 ; undefined
    5a90:	00000bbf 	udf	#3007
    5a94:	12bc017a 	mov	w26, #0x1ff4ffff            	// #536150015
    5a98:	017b0000 	.inst	0x017b0000 ; undefined
    5a9c:	000012d4 	udf	#4820
    5aa0:	12ec017c 	.inst	0x12ec017c ; undefined
    5aa4:	017d0000 	.inst	0x017d0000 ; undefined
    5aa8:	00001304 	udf	#4868
    5aac:	1077017e 	adr	x30, f3ad8 <GPR_FRAME_SIZE+0xf39d8>
    5ab0:	017f0000 	.inst	0x017f0000 ; undefined
    5ab4:	0000116a 	udf	#4458
    5ab8:	11810180 	.inst	0x11810180 ; undefined
    5abc:	01810000 	.inst	0x01810000 ; undefined
    5ac0:	00001095 	udf	#4245
    5ac4:	0f950182 	fmlal	v2.2s, v12.2h, v5.h[1]
    5ac8:	01830000 	.inst	0x01830000 ; undefined
    5acc:	00000b3b 	udf	#2875
    5ad0:	07cd0184 	.inst	0x07cd0184 ; undefined
    5ad4:	01850000 	.inst	0x01850000 ; undefined
    5ad8:	00001152 	udf	#4434
    5adc:	075b0186 	.inst	0x075b0186 ; undefined
    5ae0:	01870000 	.inst	0x01870000 ; undefined
    5ae4:	000006f3 	udf	#1779
    5ae8:	120b0188 	and	w8, w12, #0x200000
    5aec:	01890000 	.inst	0x01890000 ; undefined
    5af0:	000010a8 	udf	#4264
    5af4:	0b6a018a 	.inst	0x0b6a018a ; undefined
    5af8:	018b0000 	.inst	0x018b0000 ; undefined
    5afc:	0000065c 	udf	#1628
    5b00:	0bab018c 	.inst	0x0bab018c ; undefined
    5b04:	018d0000 	.inst	0x018d0000 ; undefined
    5b08:	00000dc9 	udf	#3529
    5b0c:	0e82018e 	.inst	0x0e82018e ; undefined
    5b10:	018f0000 	.inst	0x018f0000 ; undefined
    5b14:	000010ba 	udf	#4282
    5b18:	0f2f0190 	fdot	v16.2s, v12.8b, v15.4b[1]
    5b1c:	01910000 	.inst	0x01910000 ; undefined
    5b20:	00000df1 	udf	#3569
    5b24:	112e0192 	add	w18, w12, #0xb80
    5b28:	01930000 	.inst	0x01930000 ; undefined
    5b2c:	00001117 	udf	#4375
    5b30:	0f180194 	fdot	v20.2s, v12.8b, v24.4b[0]
    5b34:	01950000 	.inst	0x01950000 ; undefined
    5b38:	00000964 	udf	#2404
    5b3c:	097c0196 	.inst	0x097c0196 ; undefined
    5b40:	01970000 	.inst	0x01970000 ; undefined
    5b44:	00000994 	udf	#2452
    5b48:	0fd90198 	fmlalb	v24.8h, v12.16b, v1.b[3]
    5b4c:	01990000 	.inst	0x01990000 ; undefined
    5b50:	000009bc 	udf	#2492
    5b54:	0ff1019a 	fmlalb	v26.8h, v12.16b, v1.b[6]
    5b58:	019b0000 	.inst	0x019b0000 ; undefined
    5b5c:	000009ea 	udf	#2538
    5b60:	0a02019c 	and	w28, w12, w2
    5b64:	019d0000 	.inst	0x019d0000 ; undefined
    5b68:	00000a1a 	udf	#2586
    5b6c:	0a32019e 	bic	w30, w12, w18
    5b70:	019f0000 	.inst	0x019f0000 ; undefined
    5b74:	00000a4a 	udf	#2634
    5b78:	fc0300a0 	stur	d0, [x5, #48]
    5b7c:	0d000007 	st1	{v7.b}[0], [x0]
    5b80:	02e603a7 	.inst	0x02e603a7 ; undefined
    5b84:	16030000 	b	fffffffff80c5b84 <__stack_el0_top+0xffffffffb65b9b84>
    5b88:	0e00001c 	tbl	v28.8b, {v0.16b}, v0.8b
    5b8c:	00711f03 	.inst	0x00711f03 ; undefined
    5b90:	fe030000 	.inst	0xfe030000 ; undefined
    5b94:	0e00001c 	tbl	v28.8b, {v0.16b}, v0.8b
    5b98:	01482504 	.inst	0x01482504 ; undefined
    5b9c:	be030000 	.inst	0xbe030000 ; undefined
    5ba0:	0e00001d 	tbl	v29.8b, {v0.16b}, v0.8b
    5ba4:	06e81006 	.inst	0x06e81006 ; undefined
    5ba8:	c40b0000 	ld1sb	{z0.d}, p0/z, [x0, z11.d, uxtw]
    5bac:	03000006 	.inst	0x03000006 ; undefined
    5bb0:	00001c1c 	udf	#7196
    5bb4:	f910070e 	str	x14, [x24, #8200]
    5bb8:	0b000006 	add	w6, w0, w0
    5bbc:	000006d0 	udf	#1744
    5bc0:	1001040a 	adr	x10, 7c40 <GPR_FRAME_SIZE+0x7b40>
    5bc4:	00071501 	.inst	0x00071501 ; undefined
    5bc8:	61760e00 	.inst	0x61760e00 ; undefined
    5bcc:	1001006c 	adr	x12, 7bd8 <GPR_FRAME_SIZE+0x7ad8>
    5bd0:	00011101 	.inst	0x00011101 ; undefined
    5bd4:	03000000 	.inst	0x03000000 ; undefined
    5bd8:	00001e9a 	udf	#7834
    5bdc:	fe011001 	.inst	0xfe011001 ; undefined
    5be0:	0a000006 	and	w6, w0, w0
    5be4:	01120204 	.inst	0x01120204 ; undefined
    5be8:	00000738 	udf	#1848
    5bec:	6c61760e 	ldnp	d14, d29, [x16, #-496]
    5bf0:	01120200 	.inst	0x01120200 ; undefined
    5bf4:	00000111 	udf	#273
    5bf8:	86030000 	.inst	0x86030000 ; undefined
    5bfc:	0200001c 	.inst	0x0200001c ; undefined
    5c00:	07210112 	.inst	0x07210112 ; undefined
    5c04:	040a0000 	smin	z0.b, p0/m, z0.b, z0.b
    5c08:	5b011003 	.inst	0x5b011003 ; undefined
    5c0c:	0e000007 	tbl	v7.8b, {v0.16b}, v0.8b
    5c10:	006c6176 	.inst	0x006c6176 ; undefined
    5c14:	11011003 	add	w3, w0, #0x44
    5c18:	00000001 	udf	#1
    5c1c:	1be90300 	.inst	0x1be90300 ; undefined
    5c20:	10030000 	adr	x0, bc20 <GPR_FRAME_SIZE+0xbb20>
    5c24:	00074401 	.inst	0x00074401 ; undefined
    5c28:	075b1200 	.inst	0x075b1200 ; undefined
    5c2c:	01090000 	.inst	0x01090000 ; undefined
    5c30:	00041202 	.inst	0x00041202 ; undefined
    5c34:	04040a00 	.inst	0x04040a00 ; undefined
    5c38:	078a0112 	.inst	0x078a0112 ; undefined
    5c3c:	760e0000 	.inst	0x760e0000 ; undefined
    5c40:	04006c61 	mls	z1.b, p3/m, z3.b, z0.b
    5c44:	01110112 	.inst	0x01110112 ; undefined
    5c48:	00000000 	udf	#0
    5c4c:	001f2803 	.inst	0x001f2803 ; undefined
    5c50:	01120400 	.inst	0x01120400 ; undefined
    5c54:	00000773 	udf	#1907
    5c58:	1205040a 	and	w10, w0, #0x18000000
    5c5c:	0007ad01 	.inst	0x0007ad01 ; undefined
    5c60:	61760e00 	.inst	0x61760e00 ; undefined
    5c64:	1205006c 	and	w12, w3, #0x8000000
    5c68:	00011101 	.inst	0x00011101 ; undefined
    5c6c:	03000000 	.inst	0x03000000 ; undefined
    5c70:	00001bdb 	udf	#7131
    5c74:	96011205 	bl	fffffffff804a488 <__stack_el0_top+0xffffffffb653e488>
    5c78:	0a000007 	and	w7, w0, w0
    5c7c:	01120608 	.inst	0x01120608 ; undefined
    5c80:	000007d0 	udf	#2000
    5c84:	6c61760e 	ldnp	d14, d29, [x16, #-496]
    5c88:	01120600 	.inst	0x01120600 ; undefined
    5c8c:	00000135 	udf	#309
    5c90:	26030000 	.inst	0x26030000 ; undefined
    5c94:	0600001c 	.inst	0x0600001c ; undefined
    5c98:	07b90112 	.inst	0x07b90112 ; undefined
    5c9c:	040a0000 	smin	z0.b, p0/m, z0.b, z0.b
    5ca0:	f3011008 	.inst	0xf3011008 ; undefined
    5ca4:	0e000007 	tbl	v7.8b, {v0.16b}, v0.8b
    5ca8:	006c6176 	.inst	0x006c6176 ; undefined
    5cac:	11011008 	add	w8, w0, #0x44
    5cb0:	00000001 	udf	#1
    5cb4:	1dc80300 	.inst	0x1dc80300 ; undefined
    5cb8:	10080000 	adr	x0, 15cb8 <GPR_FRAME_SIZE+0x15bb8>
    5cbc:	0007dc01 	.inst	0x0007dc01 ; undefined
    5cc0:	07f31200 	.inst	0x07f31200 ; undefined
    5cc4:	6a110000 	ands	w0, w0, w17
    5cc8:	0f000000 	fdot	v0.2s, v0.8b, v0.4b[0]
    5ccc:	00082806 	.inst	0x00082806 ; undefined
    5cd0:	04180100 	orr	z0.b, p0/m, z0.b, z8.b
    5cd4:	01000000 	.inst	0x01000000 ; undefined
    5cd8:	00000422 	udf	#1058
    5cdc:	042c0101 	add	z1.b, z8.b, z12.b
    5ce0:	01020000 	.inst	0x01020000 ; undefined
    5ce4:	00000436 	udf	#1078
    5ce8:	c4030003 	ld1sb	{z3.d}, p0/z, [x0, z3.d, uxtw]
    5cec:	0f000001 	fdot	v1.2s, v0.8b, v0.4b[0]
    5cf0:	0804030b 	stxrb	w4, w11, [x24]
    5cf4:	28120000 	stnp	w0, w0, [x0, #144]
    5cf8:	13000008 	sbfx	w8, w0, #0, #1
    5cfc:	00001c68 	udf	#7272
    5d00:	4b0dd309 	.inst	0x4b0dd309 ; undefined
    5d04:	06000008 	.inst	0x06000008 ; undefined
    5d08:	00000135 	udf	#309
    5d0c:	05661300 	ext	z0.b, {z24.b-z25.b}, #52
    5d10:	130f0000 	sbfiz	w0, w0, #17, #1
    5d14:	00086206 	.inst	0x00086206 ; undefined
    5d18:	08340600 	.inst	0x08340600 ; undefined
    5d1c:	62060000 	.inst	0x62060000 ; undefined
    5d20:	00000008 	udf	#8
    5d24:	00024e0b 	.inst	0x00024e0b ; undefined
    5d28:	19511b00 	ldiapp	w0, w17, [x24]
    5d2c:	1d110000 	.inst	0x1d110000 ; undefined
    5d30:	00024207 	.inst	0x00024207 ; undefined
    5d34:	00089100 	.inst	0x00089100 ; undefined
    5d38:	01d50600 	.inst	0x01d50600 ; undefined
    5d3c:	76060000 	.inst	0x76060000 ; undefined
    5d40:	06000000 	.inst	0x06000000 ; undefined
    5d44:	00000242 	udf	#578
    5d48:	00013506 	.inst	0x00013506 ; undefined
    5d4c:	00a60600 	.inst	0x00a60600 ; undefined
    5d50:	15000000 	b	4005d50 <GPR_FRAME_SIZE+0x4005c50>
    5d54:	0000179b 	udf	#6043
    5d58:	67081b10 	.inst	0x67081b10 ; undefined
    5d5c:	15000001 	b	4005d60 <GPR_FRAME_SIZE+0x4005c60>
    5d60:	00001c92 	udf	#7314
    5d64:	350fb809 	cbnz	w9, 25464 <GPR_FRAME_SIZE+0x25364>
    5d68:	13000001 	sbfx	w1, w0, #0, #1
    5d6c:	00001bb7 	udf	#7095
    5d70:	bb0d1309 	.inst	0xbb0d1309 ; undefined
    5d74:	06000008 	.inst	0x06000008 ; undefined
    5d78:	00000135 	udf	#309
    5d7c:	1f321300 	fnmadd	s0, s24, s18, s4
    5d80:	12090000 	and	w0, w0, #0x800000
    5d84:	0008cd0d 	.inst	0x0008cd0d ; undefined
    5d88:	01350600 	.inst	0x01350600 ; undefined
    5d8c:	13000000 	sbfx	w0, w0, #0, #1
    5d90:	00001ecb 	udf	#7883
    5d94:	df0d1109 	.inst	0xdf0d1109 ; undefined
    5d98:	06000008 	.inst	0x06000008 ; undefined
    5d9c:	00000135 	udf	#309
    5da0:	03c51500 	.inst	0x03c51500 ; undefined
    5da4:	0c0c0000 	.inst	0x0c0c0000 ; undefined
    5da8:	0002da12 	.inst	0x0002da12 ; undefined
    5dac:	052a1c00 	ext	z0.b, z0.b, z0.b, #87
    5db0:	280b0000 	stnp	w0, w0, [x0, #88]
    5db4:	0008fd10 	.inst	0x0008fd10 ; undefined
    5db8:	02900600 	.inst	0x02900600 ; undefined
    5dbc:	07000000 	.inst	0x07000000 ; undefined
    5dc0:	000013f6 	udf	#5110
    5dc4:	0066fcd5 	.inst	0x0066fcd5 ; undefined
    5dc8:	00000040 	udf	#64
    5dcc:	00002000 	udf	#8192
    5dd0:	00000000 	udf	#0
    5dd4:	299c0100 	stp	w0, w0, [x8, #224]!
    5dd8:	0f000009 	fdot	v9.2s, v0.8b, v0.4b[0]
    5ddc:	00001f4e 	udf	#8014
    5de0:	3521d509 	cbnz	w9, 49880 <GPR_FRAME_SIZE+0x49780>
    5de4:	02000001 	.inst	0x02000001 ; undefined
    5de8:	1d007891 	stlur	b17, [x4, #7]
    5dec:	000013da 	udf	#5082
    5df0:	b80cbf09 	str	w9, [x24, #203]!
    5df4:	e8000006 	.inst	0xe8000006 ; undefined
    5df8:	00400065 	.inst	0x00400065 ; undefined
    5dfc:	14000000 	b	5dfc <GPR_FRAME_SIZE+0x5cfc>
    5e00:	00000001 	udf	#1
    5e04:	01000000 	.inst	0x01000000 ; undefined
    5e08:	00097d9c 	.inst	0x00097d9c ; undefined
    5e0c:	13f00f00 	.inst	0x13f00f00 ; undefined
    5e10:	bf090000 	.inst	0xbf090000 ; undefined
    5e14:	0001352f 	.inst	0x0001352f ; undefined
    5e18:	88910300 	stllr	w0, [x24]
    5e1c:	6664167e 	.inst	0x6664167e ; undefined
    5e20:	00004000 	udf	#16384
    5e24:	00880000 	.inst	0x00880000 ; undefined
    5e28:	00000000 	udf	#0
    5e2c:	62050000 	.inst	0x62050000 ; undefined
    5e30:	c6006675 	.inst	0xc6006675 ; undefined
    5e34:	00097d08 	.inst	0x00097d08 ; undefined
    5e38:	b8910300 	ldursw	x0, [x24, #-240]
    5e3c:	1e00007e 	.inst	0x1e00007e ; undefined
    5e40:	00000247 	udf	#583
    5e44:	0000098d 	udf	#2445
    5e48:	0001601f 	.inst	0x0001601f ; undefined
    5e4c:	2000c700 	.inst	0x2000c700 ; undefined
    5e50:	0000140a 	udf	#5130
    5e54:	3508ba09 	cbnz	w9, 17594 <GPR_FRAME_SIZE+0x17494>
    5e58:	d0000001 	adrp	x1, 7000 <GPR_FRAME_SIZE+0x6f00>
    5e5c:	00400065 	.inst	0x00400065 ; undefined
    5e60:	18000000 	ldr	w0, 5e60 <GPR_FRAME_SIZE+0x5d60>
    5e64:	00000000 	udf	#0
    5e68:	01000000 	.inst	0x01000000 ; undefined
    5e6c:	02a6079c 	.inst	0x02a6079c ; undefined
    5e70:	84a80000 	ld1sh	{z0.s}, p0/z, [x0, z8.s, uxtw #1]
    5e74:	00400065 	.inst	0x00400065 ; undefined
    5e78:	4c000000 	st4	{v0.16b-v3.16b}, [x0]
    5e7c:	00000000 	udf	#0
    5e80:	01000000 	.inst	0x01000000 ; undefined
    5e84:	0009d79c 	.inst	0x0009d79c ; undefined
    5e88:	1d040400 	.inst	0x1d040400 ; undefined
    5e8c:	aa090000 	orr	x0, x0, x9
    5e90:	0006b80d 	.inst	0x0006b80d ; undefined
    5e94:	7c910200 	.inst	0x7c910200 ; undefined
    5e98:	01f10700 	.inst	0x01f10700 ; undefined
    5e9c:	60a20000 	.inst	0x60a20000 ; undefined
    5ea0:	00400065 	.inst	0x00400065 ; undefined
    5ea4:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    5ea8:	00000000 	udf	#0
    5eac:	01000000 	.inst	0x01000000 ; undefined
    5eb0:	000a039c 	.inst	0x000a039c ; undefined
    5eb4:	70630200 	adr	x0, cbef7 <GPR_FRAME_SIZE+0xcbdf7>
    5eb8:	a2090075 	.inst	0xa2090075 ; undefined
    5ebc:	0001671c 	.inst	0x0001671c ; undefined
    5ec0:	78910200 	ldursh	x0, [x16, #-240]
    5ec4:	02ba0700 	.inst	0x02ba0700 ; undefined
    5ec8:	24940000 	cmphs	p0.s, p0/z, z0.s, z20.s
    5ecc:	00400065 	.inst	0x00400065 ; undefined
    5ed0:	3c000000 	stur	b0, [x0]
    5ed4:	00000000 	udf	#0
    5ed8:	01000000 	.inst	0x01000000 ; undefined
    5edc:	000a2f9c 	.inst	0x000a2f9c ; undefined
    5ee0:	1bf30400 	.inst	0x1bf30400 ; undefined
    5ee4:	9b090000 	madd	x0, x0, x9, x0
    5ee8:	0007150b 	.inst	0x0007150b ; undefined
    5eec:	78910200 	ldursh	x0, [x16, #-240]
    5ef0:	1c320700 	ldr	s0, 69fd0 <GPR_FRAME_SIZE+0x69ed0>
    5ef4:	88840000 	stllr	w0, [x0]
    5ef8:	00400064 	.inst	0x00400064 ; undefined
    5efc:	9c000000 	ldr	q0, 5efc <GPR_FRAME_SIZE+0x5dfc>
    5f00:	00000000 	udf	#0
    5f04:	01000000 	.inst	0x01000000 ; undefined
    5f08:	000ab09c 	.inst	0x000ab09c ; undefined
    5f0c:	006e0200 	.inst	0x006e0200 ; undefined
    5f10:	67268409 	.inst	0x67268409 ; undefined
    5f14:	02000001 	.inst	0x02000001 ; undefined
    5f18:	77055891 	.inst	0x77055891 ; undefined
    5f1c:	f30c8600 	.inst	0xf30c8600 ; undefined
    5f20:	02000007 	.inst	0x02000007 ; undefined
    5f24:	e7046891 	.inst	0xe7046891 ; undefined
    5f28:	0900001e 	.inst	0x0900001e ; undefined
    5f2c:	076c078a 	.inst	0x076c078a ; undefined
    5f30:	91020000 	add	x0, x0, #0x80
    5f34:	64c4167f 	fcmla	z31.d, p5/m, z19.d, z4.d, #0
    5f38:	00004000 	udf	#16384
    5f3c:	00400000 	.inst	0x00400000 ; undefined
    5f40:	00000000 	udf	#0
    5f44:	72050000 	ands	w0, w0, #0x8000000
    5f48:	f30d8f00 	.inst	0xf30d8f00 ; undefined
    5f4c:	02000007 	.inst	0x02000007 ; undefined
    5f50:	c4166091 	ldff1b	{z17.d}, p0/z, [x4, z22.d, uxtw]
    5f54:	00400064 	.inst	0x00400064 ; undefined
    5f58:	28000000 	stnp	w0, w0, [x0]
    5f5c:	00000000 	udf	#0
    5f60:	05000000 	orr	z0.s, z0.s, #0x1
    5f64:	0f8d0069 	fmlal	v9.2s, v3.2h, v13.h[0]
    5f68:	00000167 	udf	#359
    5f6c:	00709102 	.inst	0x00709102 ; undefined
    5f70:	d2070000 	eor	x0, x0, #0x200000002000000
    5f74:	7600001d 	.inst	0x7600001d ; undefined
    5f78:	4000641c 	.inst	0x4000641c ; undefined
    5f7c:	00000000 	udf	#0
    5f80:	0000006c 	udf	#108
    5f84:	00000000 	udf	#0
    5f88:	0b129c01 	.inst	0x0b129c01 ; undefined
    5f8c:	69020000 	stgp	x0, x0, [x0, #64]
    5f90:	09007172 	.inst	0x09007172 ; undefined
    5f94:	06b82b76 	.inst	0x06b82b76 ; undefined
    5f98:	91020000 	add	x0, x0, #0x80
    5f9c:	13f0046c 	.inst	0x13f0046c ; undefined
    5fa0:	78090000 	sturh	w0, [x0, #144]
    5fa4:	00011109 	.inst	0x00011109 ; undefined
    5fa8:	7c910200 	.inst	0x7c910200 ; undefined
    5fac:	7c006e05 	str	h5, [x16, #6]!
    5fb0:	00011109 	.inst	0x00011109 ; undefined
    5fb4:	78910200 	ldursh	x0, [x16, #-240]
    5fb8:	001dec04 	.inst	0x001dec04 ; undefined
    5fbc:	097d0900 	.inst	0x097d0900 ; undefined
    5fc0:	00000111 	udf	#273
    5fc4:	05749102 	.inst	0x05749102 ; undefined
    5fc8:	0c7f0072 	.inst	0x0c7f0072 ; undefined
    5fcc:	0000078a 	udf	#1930
    5fd0:	00709102 	.inst	0x00709102 ; undefined
    5fd4:	001e1007 	.inst	0x001e1007 ; undefined
    5fd8:	63b06800 	.inst	0x63b06800 ; undefined
    5fdc:	00004000 	udf	#16384
    5fe0:	006c0000 	.inst	0x006c0000 ; undefined
    5fe4:	00000000 	udf	#0
    5fe8:	9c010000 	ldr	q0, 7fe8 <GPR_FRAME_SIZE+0x7ee8>
    5fec:	00000b74 	udf	#2932
    5ff0:	71726902 	subs	w2, w8, #0xc9a, lsl #12
    5ff4:	2a680900 	orn	w0, w8, w8, lsr #2
    5ff8:	000006b8 	udf	#1720
    5ffc:	046c9102 	asr	z2.s, z8.s, #20
    6000:	000013f0 	udf	#5104
    6004:	11096a09 	add	w9, w16, #0x25a
    6008:	02000001 	.inst	0x02000001 ; undefined
    600c:	6e057c91 	mov	v17.b[2], v4.b[15]
    6010:	11096e00 	add	w0, w16, #0x25b
    6014:	02000001 	.inst	0x02000001 ; undefined
    6018:	ec047891 	.inst	0xec047891 ; undefined
    601c:	0900001d 	.inst	0x0900001d ; undefined
    6020:	0111096f 	.inst	0x0111096f ; undefined
    6024:	91020000 	add	x0, x0, #0x80
    6028:	00720574 	.inst	0x00720574 ; undefined
    602c:	078a0c71 	.inst	0x078a0c71 ; undefined
    6030:	91020000 	add	x0, x0, #0x80
    6034:	52070070 	eor	w16, w3, #0x2000000
    6038:	5a00001e 	sbc	w30, w0, w0
    603c:	40006340 	.inst	0x40006340 ; undefined
    6040:	00000000 	udf	#0
    6044:	00000070 	udf	#112
    6048:	00000000 	udf	#0
    604c:	0be59c01 	.inst	0x0be59c01 ; undefined
    6050:	69020000 	stgp	x0, x0, [x0, #64]
    6054:	09007172 	.inst	0x09007172 ; undefined
    6058:	06b8245a 	.inst	0x06b8245a ; undefined
    605c:	91020000 	add	x0, x0, #0x80
    6060:	1be00f6c 	.inst	0x1be00f6c ; undefined
    6064:	5a090000 	sbc	w0, w0, w9
    6068:	0000c52f 	udf	#50479
    606c:	6b910200 	subs	w0, w16, w17, asr #0
    6070:	0013f004 	.inst	0x0013f004 ; undefined
    6074:	095c0900 	.inst	0x095c0900 ; undefined
    6078:	00000111 	udf	#273
    607c:	057c9102 	.inst	0x057c9102 ; undefined
    6080:	0960006e 	.inst	0x0960006e ; undefined
    6084:	00000111 	udf	#273
    6088:	04789102 	asr	z2.s, z8.s, #8
    608c:	00002070 	udf	#8304
    6090:	11096109 	add	w9, w8, #0x258
    6094:	02000001 	.inst	0x02000001 ; undefined
    6098:	72057491 	ands	w17, w4, #0xf9ffffff
    609c:	ad106300 	stp	q0, q24, [x24, #512]
    60a0:	02000007 	.inst	0x02000007 ; undefined
    60a4:	07007091 	.inst	0x07007091 ; undefined
    60a8:	00002079 	udf	#8313
    60ac:	0062f04e 	.inst	0x0062f04e ; undefined
    60b0:	00000040 	udf	#64
    60b4:	00005000 	udf	#20480
    60b8:	00000000 	udf	#0
    60bc:	3a9c0100 	.inst	0x3a9c0100 ; undefined
    60c0:	0200000c 	.inst	0x0200000c ; undefined
    60c4:	00717269 	.inst	0x00717269 ; undefined
    60c8:	b8224e09 	.inst	0xb8224e09 ; undefined
    60cc:	02000006 	.inst	0x02000006 ; undefined
    60d0:	f0046c91 	adrp	x17, 8d99000 <GPR_FRAME_SIZE+0x8d98f00>
    60d4:	09000013 	.inst	0x09000013 ; undefined
    60d8:	01110950 	.inst	0x01110950 ; undefined
    60dc:	91020000 	add	x0, x0, #0x80
    60e0:	006e057c 	.inst	0x006e057c ; undefined
    60e4:	01110954 	.inst	0x01110954 ; undefined
    60e8:	91020000 	add	x0, x0, #0x80
    60ec:	69620578 	ldpsw	x24, x1, [x11, #-240]
    60f0:	09550074 	.inst	0x09550074 ; undefined
    60f4:	00000111 	udf	#273
    60f8:	00749102 	.inst	0x00749102 ; undefined
    60fc:	001e8207 	.inst	0x001e8207 ; undefined
    6100:	62c84900 	.inst	0x62c84900 ; undefined
    6104:	00004000 	udf	#16384
    6108:	00280000 	.inst	0x00280000 ; NYI
    610c:	00000000 	udf	#0
    6110:	9c010000 	ldr	q0, 8110 <GPR_FRAME_SIZE+0x8010>
    6114:	00000c66 	udf	#3174
    6118:	71726902 	subs	w2, w8, #0xc9a, lsl #12
    611c:	29490900 	ldp	w0, w2, [x8, #72]
    6120:	000006b8 	udf	#1720
    6124:	007c9102 	.inst	0x007c9102 ; undefined
    6128:	00205907 	.inst	0x00205907 ; NYI
    612c:	624c3700 	.inst	0x624c3700 ; undefined
    6130:	00004000 	udf	#16384
    6134:	007c0000 	.inst	0x007c0000 ; undefined
    6138:	00000000 	udf	#0
    613c:	9c010000 	ldr	q0, 813c <GPR_FRAME_SIZE+0x803c>
    6140:	00000cbc 	udf	#3260
    6144:	71726902 	subs	w2, w8, #0xc9a, lsl #12
    6148:	28370900 	stnp	w0, w2, [x8, #-72]
    614c:	000006b8 	udf	#1720
    6150:	0f6c9102 	.inst	0x0f6c9102 ; undefined
    6154:	0000033e 	udf	#830
    6158:	da3e3709 	.inst	0xda3e3709 ; undefined
    615c:	02000002 	.inst	0x02000002 ; undefined
    6160:	f0046891 	adrp	x17, 8d19000 <GPR_FRAME_SIZE+0x8d18f00>
    6164:	09000013 	.inst	0x09000013 ; undefined
    6168:	01110939 	.inst	0x01110939 ; undefined
    616c:	91020000 	add	x0, x0, #0x80
    6170:	0072057c 	.inst	0x0072057c ; undefined
    6174:	07d00e3d 	.inst	0x07d00e3d ; undefined
    6178:	91020000 	add	x0, x0, #0x80
    617c:	40070070 	.inst	0x40070070 ; undefined
    6180:	2800001d 	stnp	w29, w0, [x0]
    6184:	400061dc 	.inst	0x400061dc ; undefined
    6188:	00000000 	udf	#0
    618c:	00000070 	udf	#112
    6190:	00000000 	udf	#0
    6194:	0d2d9c01 	.inst	0x0d2d9c01 ; undefined
    6198:	69020000 	stgp	x0, x0, [x0, #64]
    619c:	09007172 	.inst	0x09007172 ; undefined
    61a0:	06b82828 	.inst	0x06b82828 ; undefined
    61a4:	91020000 	add	x0, x0, #0x80
    61a8:	0076026c 	.inst	0x0076026c ; undefined
    61ac:	6c322809 	stnp	d9, d10, [x0, #-224]
    61b0:	02000007 	.inst	0x02000007 ; undefined
    61b4:	f0046b91 	adrp	x17, 8d79000 <GPR_FRAME_SIZE+0x8d78f00>
    61b8:	09000013 	.inst	0x09000013 ; undefined
    61bc:	0111092b 	.inst	0x0111092b ; undefined
    61c0:	91020000 	add	x0, x0, #0x80
    61c4:	006e057c 	.inst	0x006e057c ; undefined
    61c8:	0111092f 	.inst	0x0111092f ; undefined
    61cc:	91020000 	add	x0, x0, #0x80
    61d0:	69620578 	ldpsw	x24, x1, [x11, #-240]
    61d4:	09300074 	.inst	0x09300074 ; undefined
    61d8:	00000111 	udf	#273
    61dc:	04749102 	asr	z2.s, z8.s, #12
    61e0:	00001e29 	udf	#7721
    61e4:	380e3209 	sturb	w9, [x16, #227]
    61e8:	02000007 	.inst	0x02000007 ; undefined
    61ec:	14007091 	b	22430 <GPR_FRAME_SIZE+0x22330>
    61f0:	00002013 	udf	#8211
    61f4:	340d1e09 	cbz	w9, 205b4 <GPR_FRAME_SIZE+0x204b4>
    61f8:	00400061 	.inst	0x00400061 ; undefined
    61fc:	a8000000 	stnp	x0, x0, [x0]
    6200:	00000000 	udf	#0
    6204:	01000000 	.inst	0x01000000 ; undefined
    6208:	000d889c 	.inst	0x000d889c ; undefined
    620c:	13f00f00 	.inst	0x13f00f00 ; undefined
    6210:	1e090000 	.inst	0x1e090000 ; undefined
    6214:	0001112a 	.inst	0x0001112a ; undefined
    6218:	4c910200 	st4	{v0.16b-v3.16b}, [x16], x17
    621c:	001ec504 	.inst	0x001ec504 ; undefined
    6220:	0c200900 	.inst	0x0c200900 ; undefined
    6224:	0000075b 	udf	#1883
    6228:	04709102 	asr	z2.s, z8.s, #16
    622c:	00001e4a 	udf	#7754
    6230:	11092109 	add	w9, w8, #0x248
    6234:	02000001 	.inst	0x02000001 ; undefined
    6238:	f8047c91 	str	x17, [x4, #71]!
    623c:	0900001b 	.inst	0x0900001b ; undefined
    6240:	01110923 	.inst	0x01110923 ; undefined
    6244:	91020000 	add	x0, x0, #0x80
    6248:	0d210078 	.inst	0x0d210078 ; undefined
    624c:	0900001d 	.inst	0x0900001d ; undefined
    6250:	61081415 	.inst	0x61081415 ; undefined
    6254:	00004000 	udf	#16384
    6258:	002c0000 	.inst	0x002c0000 ; NYI
    625c:	00000000 	udf	#0
    6260:	9c010000 	ldr	q0, 8260 <GPR_FRAME_SIZE+0x8160>
    6264:	001d5708 	.inst	0x001d5708 ; undefined
    6268:	d02f0800 	adrp	x0, 5e108000 <__stack_el0_top+0x1c5fc000>
    626c:	00400060 	.inst	0x00400060 ; undefined
    6270:	38000000 	sturb	w0, [x0]
    6274:	00000000 	udf	#0
    6278:	01000000 	.inst	0x01000000 ; undefined
    627c:	000de69c 	.inst	0x000de69c ; undefined
    6280:	00720200 	.inst	0x00720200 ; undefined
    6284:	e6012f08 	.inst	0xe6012f08 ; undefined
    6288:	0200000d 	.inst	0x0200000d ; undefined
    628c:	76027891 	.inst	0x76027891 ; undefined
    6290:	012f0800 	.inst	0x012f0800 ; undefined
    6294:	0000076c 	udf	#1900
    6298:	03779102 	.inst	0x03779102 ; undefined
    629c:	00001c4b 	udf	#7243
    62a0:	11012f08 	add	w8, w24, #0x4b
    62a4:	00000001 	udf	#1
    62a8:	0007f30b 	.inst	0x0007f30b ; undefined
    62ac:	1d971000 	.inst	0x1d971000 ; undefined
    62b0:	2a080000 	orr	w0, w0, w8
    62b4:	0000076c 	udf	#1900
    62b8:	400060ac 	.inst	0x400060ac ; undefined
    62bc:	00000000 	udf	#0
    62c0:	00000024 	udf	#36
    62c4:	00000000 	udf	#0
    62c8:	0e269c01 	mul	v1.8b, v0.8b, v6.8b
    62cc:	72020000 	ands	w0, w0, #0x40000000
    62d0:	012a0800 	.inst	0x012a0800 ; undefined
    62d4:	000007ff 	udf	#2047
    62d8:	03789102 	.inst	0x03789102 ; undefined
    62dc:	00001c4b 	udf	#7243
    62e0:	1d012a08 	stlur	b8, [x16, #18]
    62e4:	00000001 	udf	#1
    62e8:	001c5108 	.inst	0x001c5108 ; undefined
    62ec:	78150800 	sttrh	w0, [x0, #-176]
    62f0:	00400060 	.inst	0x00400060 ; undefined
    62f4:	34000000 	cbz	w0, 62f4 <GPR_FRAME_SIZE+0x61f4>
    62f8:	00000000 	udf	#0
    62fc:	01000000 	.inst	0x01000000 ; undefined
    6300:	000e5e9c 	.inst	0x000e5e9c ; undefined
    6304:	006e0200 	.inst	0x006e0200 ; undefined
    6308:	67011508 	.inst	0x67011508 ; undefined
    630c:	02000001 	.inst	0x02000001 ; undefined
    6310:	76027891 	.inst	0x76027891 ; undefined
    6314:	01150800 	.inst	0x01150800 ; undefined
    6318:	000007f3 	udf	#2035
    631c:	00709102 	.inst	0x00709102 ; undefined
    6320:	001c0010 	.inst	0x001c0010 ; undefined
    6324:	f3120800 	.inst	0xf3120800 ; undefined
    6328:	50000007 	adr	x7, 632a <GPR_FRAME_SIZE+0x622a>
    632c:	00400060 	.inst	0x00400060 ; undefined
    6330:	28000000 	stnp	w0, w0, [x0]
    6334:	00000000 	udf	#0
    6338:	01000000 	.inst	0x01000000 ; undefined
    633c:	000e8d9c 	.inst	0x000e8d9c ; undefined
    6340:	006e0200 	.inst	0x006e0200 ; undefined
    6344:	67011208 	.inst	0x67011208 ; undefined
    6348:	02000001 	.inst	0x02000001 ; undefined
    634c:	14007891 	b	24590 <GPR_FRAME_SIZE+0x24490>
    6350:	00001e65 	udf	#7781
    6354:	b4141007 	cbz	x7, 2e554 <GPR_FRAME_SIZE+0x2e454>
    6358:	0040005f 	.inst	0x0040005f ; undefined
    635c:	9c000000 	ldr	q0, 635c <GPR_FRAME_SIZE+0x625c>
    6360:	00000000 	udf	#0
    6364:	01000000 	.inst	0x01000000 ; undefined
    6368:	000ec89c 	.inst	0x000ec89c ; undefined
    636c:	006e0200 	.inst	0x006e0200 ; undefined
    6370:	11381007 	add	w7, w0, #0xe04
    6374:	02000001 	.inst	0x02000001 ; undefined
    6378:	62025c91 	.inst	0x62025c91 ; undefined
    637c:	07007469 	.inst	0x07007469 ; undefined
    6380:	01114210 	.inst	0x01114210 ; undefined
    6384:	91020000 	add	x0, x0, #0x80
    6388:	df080058 	.inst	0xdf080058 ; undefined
    638c:	0600001c 	.inst	0x0600001c ; undefined
    6390:	005f843c 	.inst	0x005f843c ; undefined
    6394:	00000040 	udf	#64
    6398:	00003000 	udf	#12288
    639c:	00000000 	udf	#0
    63a0:	0c9c0100 	st4	{v0.8b-v3.8b}, [x8], x28
    63a4:	0200000f 	.inst	0x0200000f ; undefined
    63a8:	3c060072 	stur	b18, [x3, #96]
    63ac:	000f0c01 	.inst	0x000f0c01 ; undefined
    63b0:	78910200 	ldursh	x0, [x16, #-240]
    63b4:	06007602 	.inst	0x06007602 ; undefined
    63b8:	00c5013c 	.inst	0x00c5013c ; undefined
    63bc:	91020000 	add	x0, x0, #0x80
    63c0:	1c4b0377 	ldr	s23, 9c42c <GPR_FRAME_SIZE+0x9c32c>
    63c4:	3c060000 	stur	b0, [x0, #96]
    63c8:	00013501 	.inst	0x00013501 ; undefined
    63cc:	d00b0000 	adrp	x0, 16008000 <GPR_FRAME_SIZE+0x16007f00>
    63d0:	08000007 	stxrb	w0, w7, [x0]
    63d4:	00001f70 	udf	#8048
    63d8:	5f4c3706 	srsra	d6, d24, #52
    63dc:	00004000 	udf	#16384
    63e0:	00380000 	.inst	0x00380000 ; NYI
    63e4:	00000000 	udf	#0
    63e8:	9c010000 	ldr	q0, 83e8 <GPR_FRAME_SIZE+0x82e8>
    63ec:	00000f55 	udf	#3925
    63f0:	06007202 	.inst	0x06007202 ; undefined
    63f4:	0f0c0137 	fdot	v23.2s, v9.8b, v12.4b[0]
    63f8:	91020000 	add	x0, x0, #0x80
    63fc:	00760278 	.inst	0x00760278 ; undefined
    6400:	c5013706 	ldff1sw	{z6.d}, p5/z, [x24, z1.d, uxtw]
    6404:	02000000 	.inst	0x02000000 ; undefined
    6408:	4b037791 	sub	w17, w28, w3, lsl #29
    640c:	0600001c 	.inst	0x0600001c ; undefined
    6410:	01350137 	.inst	0x01350137 ; undefined
    6414:	08000000 	stxrb	w0, w0, [x0]
    6418:	00001df1 	udf	#7665
    641c:	5f143206 	.inst	0x5f143206 ; undefined
    6420:	00004000 	udf	#16384
    6424:	00380000 	.inst	0x00380000 ; NYI
    6428:	00000000 	udf	#0
    642c:	9c010000 	ldr	q0, 842c <GPR_FRAME_SIZE+0x832c>
    6430:	00000f99 	udf	#3993
    6434:	06007202 	.inst	0x06007202 ; undefined
    6438:	0f0c0132 	fdot	v18.2s, v9.8b, v12.4b[0]
    643c:	91020000 	add	x0, x0, #0x80
    6440:	00760278 	.inst	0x00760278 ; undefined
    6444:	c5013206 	ldff1sw	{z6.d}, p4/z, [x16, z1.d, uxtw]
    6448:	02000000 	.inst	0x02000000 ; undefined
    644c:	4b037791 	sub	w17, w28, w3, lsl #29
    6450:	0600001c 	.inst	0x0600001c ; undefined
    6454:	01350132 	.inst	0x01350132 ; undefined
    6458:	08000000 	stxrb	w0, w0, [x0]
    645c:	00001cae 	udf	#7342
    6460:	5edc2d06 	.inst	0x5edc2d06 ; undefined
    6464:	00004000 	udf	#16384
    6468:	00380000 	.inst	0x00380000 ; NYI
    646c:	00000000 	udf	#0
    6470:	9c010000 	ldr	q0, 8470 <GPR_FRAME_SIZE+0x8370>
    6474:	00000fdd 	udf	#4061
    6478:	06007202 	.inst	0x06007202 ; undefined
    647c:	0f0c012d 	fdot	v13.2s, v9.8b, v12.4b[0]
    6480:	91020000 	add	x0, x0, #0x80
    6484:	00760278 	.inst	0x00760278 ; undefined
    6488:	6c012d06 	stnp	d6, d11, [x8, #16]
    648c:	02000007 	.inst	0x02000007 ; undefined
    6490:	4b037791 	sub	w17, w28, w3, lsl #29
    6494:	0600001c 	.inst	0x0600001c ; undefined
    6498:	0135012d 	.inst	0x0135012d ; undefined
    649c:	08000000 	stxrb	w0, w0, [x0]
    64a0:	00001fa5 	udf	#8101
    64a4:	5ea42806 	.inst	0x5ea42806 ; undefined
    64a8:	00004000 	udf	#16384
    64ac:	00380000 	.inst	0x00380000 ; NYI
    64b0:	00000000 	udf	#0
    64b4:	9c010000 	ldr	q0, 84b4 <GPR_FRAME_SIZE+0x83b4>
    64b8:	00001021 	udf	#4129
    64bc:	06007202 	.inst	0x06007202 ; undefined
    64c0:	0f0c0128 	fdot	v8.2s, v9.8b, v12.4b[0]
    64c4:	91020000 	add	x0, x0, #0x80
    64c8:	00760278 	.inst	0x00760278 ; undefined
    64cc:	c5012806 	ldff1sw	{z6.d}, p2/z, [x0, z1.d, uxtw]
    64d0:	02000000 	.inst	0x02000000 ; undefined
    64d4:	4b037791 	sub	w17, w28, w3, lsl #29
    64d8:	0600001c 	.inst	0x0600001c ; undefined
    64dc:	01350128 	.inst	0x01350128 ; undefined
    64e0:	08000000 	stxrb	w0, w0, [x0]
    64e4:	00001d7e 	udf	#7550
    64e8:	5e701806 	.inst	0x5e701806 ; undefined
    64ec:	00004000 	udf	#16384
    64f0:	00340000 	.inst	0x00340000 ; NYI
    64f4:	00000000 	udf	#0
    64f8:	9c010000 	ldr	q0, 84f8 <GPR_FRAME_SIZE+0x83f8>
    64fc:	00001059 	udf	#4185
    6500:	06006e02 	.inst	0x06006e02 ; undefined
    6504:	01670118 	.inst	0x01670118 ; undefined
    6508:	91020000 	add	x0, x0, #0x80
    650c:	00760278 	.inst	0x00760278 ; undefined
    6510:	d0011806 	adrp	x6, 2308000 <GPR_FRAME_SIZE+0x2307f00>
    6514:	02000007 	.inst	0x02000007 ; undefined
    6518:	14007091 	b	2275c <GPR_FRAME_SIZE+0x2265c>
    651c:	00001fdf 	udf	#8159
    6520:	b8142805 	sttr	w5, [x0, #-190]
    6524:	0040005d 	.inst	0x0040005d ; undefined
    6528:	b8000000 	stur	w0, [x0]
    652c:	00000000 	udf	#0
    6530:	01000000 	.inst	0x01000000 ; undefined
    6534:	0010b39c 	.inst	0x0010b39c ; undefined
    6538:	00720200 	.inst	0x00720200 ; undefined
    653c:	b3252905 	.inst	0xb3252905 ; undefined
    6540:	02000010 	.inst	0x02000010 ; undefined
    6544:	700f4891 	adr	x17, 24e57 <GPR_FRAME_SIZE+0x24d57>
    6548:	05000020 	orr	z0.s, z0.s, #0x3
    654c:	01672f29 	.inst	0x01672f29 ; undefined
    6550:	91020000 	add	x0, x0, #0x80
    6554:	1be00f40 	.inst	0x1be00f40 ; undefined
    6558:	29050000 	stp	w0, w0, [x0, #40]
    655c:	0000c53f 	udf	#50495
    6560:	bf910300 	.inst	0xbf910300 ; undefined
    6564:	1ebf047f 	.inst	0x1ebf047f ; undefined
    6568:	2d050000 	stp	s0, s0, [x0, #40]
    656c:	00011109 	.inst	0x00011109 ; undefined
    6570:	7c910200 	.inst	0x7c910200 ; undefined
    6574:	07ad0b00 	.inst	0x07ad0b00 ; undefined
    6578:	a3080000 	.inst	0xa3080000 ; undefined
    657c:	0500001e 	orr	z30.s, z30.s, #0x1
    6580:	005d8419 	.inst	0x005d8419 ; undefined
    6584:	00000040 	udf	#64
    6588:	00003400 	udf	#13312
    658c:	00000000 	udf	#0
    6590:	f09c0100 	adrp	x0, ffffffff38029000 <__stack_el0_top+0xfffffffef651d000>
    6594:	02000010 	.inst	0x02000010 ; undefined
    6598:	1905006e 	stlurb	w14, [x3, #80]
    659c:	00016701 	.inst	0x00016701 ; undefined
    65a0:	78910200 	ldursh	x0, [x16, #-240]
    65a4:	05007602 	orr	z2.b, z2.b, #0x4
    65a8:	07ad0119 	.inst	0x07ad0119 ; undefined
    65ac:	91020000 	add	x0, x0, #0x80
    65b0:	c4100070 	ld1sb	{z16.d}, p0/z, [x3, z16.d, uxtw]
    65b4:	0500001f 	orr	z31.s, z31.s, #0x1
    65b8:	0007ad14 	.inst	0x0007ad14 ; undefined
    65bc:	005d5c00 	.inst	0x005d5c00 ; undefined
    65c0:	00000040 	udf	#64
    65c4:	00002800 	udf	#10240
    65c8:	00000000 	udf	#0
    65cc:	1f9c0100 	.inst	0x1f9c0100 ; undefined
    65d0:	02000011 	.inst	0x02000011 ; undefined
    65d4:	1405006e 	b	14678c <GPR_FRAME_SIZE+0x14668c>
    65d8:	00016701 	.inst	0x00016701 ; undefined
    65dc:	78910200 	ldursh	x0, [x16, #-240]
    65e0:	1d281400 	.inst	0x1d281400 ; undefined
    65e4:	26040000 	.inst	0x26040000 ; undefined
    65e8:	005c3c14 	.inst	0x005c3c14 ; undefined
    65ec:	00000040 	udf	#64
    65f0:	00012000 	.inst	0x00012000 ; undefined
    65f4:	00000000 	udf	#0
    65f8:	779c0100 	.inst	0x779c0100 ; undefined
    65fc:	02000011 	.inst	0x02000011 ; undefined
    6600:	26040072 	.inst	0x26040072 ; undefined
    6604:	0011774a 	.inst	0x0011774a ; undefined
    6608:	48910200 	stllrh	w0, [x16]
    660c:	001dec0f 	.inst	0x001dec0f ; undefined
    6610:	15270400 	b	49c7610 <GPR_FRAME_SIZE+0x49c7510>
    6614:	00000167 	udf	#359
    6618:	02409102 	.inst	0x02409102 ; undefined
    661c:	27040076 	.inst	0x27040076 ; undefined
    6620:	0000c521 	udf	#50465
    6624:	bf910300 	.inst	0xbf910300 ; undefined
    6628:	1ebf047f 	.inst	0x1ebf047f ; undefined
    662c:	2c040000 	stnp	s0, s0, [x0, #32]
    6630:	00011109 	.inst	0x00011109 ; undefined
    6634:	7c910200 	.inst	0x7c910200 ; undefined
    6638:	078a0b00 	.inst	0x078a0b00 ; undefined
    663c:	fc080000 	stur	d0, [x0, #128]
    6640:	0400001f 	add	z31.b, p0/m, z31.b, z0.b
    6644:	005c0818 	.inst	0x005c0818 ; undefined
    6648:	00000040 	udf	#64
    664c:	00003400 	udf	#13312
    6650:	00000000 	udf	#0
    6654:	b49c0100 	cbz	x0, fffffffffff3e674 <__stack_el0_top+0xffffffffbe432674>
    6658:	02000011 	.inst	0x02000011 ; undefined
    665c:	1804006e 	ldr	w14, e668 <GPR_FRAME_SIZE+0xe568>
    6660:	00016701 	.inst	0x00016701 ; undefined
    6664:	78910200 	ldursh	x0, [x16, #-240]
    6668:	04007602 	mls	z2.b, p5/m, z16.b, z0.b
    666c:	078a0118 	.inst	0x078a0118 ; undefined
    6670:	91020000 	add	x0, x0, #0x80
    6674:	ee100070 	.inst	0xee100070 ; undefined
    6678:	0400001e 	add	z30.b, p0/m, z30.b, z0.b
    667c:	00078a14 	.inst	0x00078a14 ; undefined
    6680:	005be000 	.inst	0x005be000 ; undefined
    6684:	00000040 	udf	#64
    6688:	00002800 	udf	#10240
    668c:	00000000 	udf	#0
    6690:	e39c0100 	.inst	0xe39c0100 ; undefined
    6694:	02000011 	.inst	0x02000011 ; undefined
    6698:	1404006e 	b	106850 <GPR_FRAME_SIZE+0x106750>
    669c:	00016701 	.inst	0x00016701 ; undefined
    66a0:	78910200 	ldursh	x0, [x16, #-240]
    66a4:	208a1000 	.inst	0x208a1000 ; undefined
    66a8:	6d030000 	stp	d0, d0, [x0, #48]
    66ac:	000000c5 	udf	#197
    66b0:	40005bc0 	.inst	0x40005bc0 ; undefined
    66b4:	00000000 	udf	#0
    66b8:	00000020 	udf	#32
    66bc:	00000000 	udf	#0
    66c0:	121e9c01 	and	w1, w0, #0x3fc03fc
    66c4:	72020000 	ands	w0, w0, #0x40000000
    66c8:	016d0300 	.inst	0x016d0300 ; undefined
    66cc:	00000767 	udf	#1895
    66d0:	03789102 	.inst	0x03789102 ; undefined
    66d4:	00001c4b 	udf	#7243
    66d8:	1d016d03 	.inst	0x1d016d03 ; undefined
    66dc:	00000001 	udf	#1
    66e0:	00202922 	.inst	0x00202922 ; NYI
    66e4:	01120300 	.inst	0x01120300 ; undefined
    66e8:	0000075b 	udf	#1883
    66ec:	40005bb0 	.inst	0x40005bb0 ; undefined
    66f0:	00000000 	udf	#0
    66f4:	00000010 	udf	#16
    66f8:	00000000 	udf	#0
    66fc:	3f149c01 	.inst	0x3f149c01 ; undefined
    6700:	02000020 	.inst	0x02000020 ; undefined
    6704:	5b041424 	.inst	0x5b041424 ; undefined
    6708:	00004000 	udf	#16384
    670c:	00ac0000 	.inst	0x00ac0000 ; undefined
    6710:	00000000 	udf	#0
    6714:	9c010000 	ldr	q0, 8714 <GPR_FRAME_SIZE+0x8614>
    6718:	00001284 	udf	#4740
    671c:	02007202 	.inst	0x02007202 ; undefined
    6720:	12844e24 	mov	w4, #0xffffdd8e            	// #-8818
    6724:	91020000 	add	x0, x0, #0x80
    6728:	69620258 	ldpsw	x24, x0, [x18, #-240]
    672c:	25020074 	cmpgt	p4.b, p0/z, z3.b, #2
    6730:	00011114 	.inst	0x00011114 ; undefined
    6734:	54910200 	b.eq	fffffffffff28774 <__stack_el0_top+0xffffffffbe41c774>  // b.none
    6738:	02007602 	.inst	0x02007602 ; undefined
    673c:	076c1e25 	.inst	0x076c1e25 ; undefined
    6740:	91020000 	add	x0, x0, #0x80
    6744:	380b0053 	sturb	w19, [x2, #176]
    6748:	08000007 	stxrb	w0, w7, [x0]
    674c:	00001e31 	udf	#7729
    6750:	5ad01802 	.inst	0x5ad01802 ; undefined
    6754:	00004000 	udf	#16384
    6758:	00340000 	.inst	0x00340000 ; NYI
    675c:	00000000 	udf	#0
    6760:	9c010000 	ldr	q0, 8760 <GPR_FRAME_SIZE+0x8660>
    6764:	000012c1 	udf	#4801
    6768:	02006e02 	.inst	0x02006e02 ; undefined
    676c:	01670118 	.inst	0x01670118 ; undefined
    6770:	91020000 	add	x0, x0, #0x80
    6774:	00760278 	.inst	0x00760278 ; undefined
    6778:	38011802 	sttrb	w2, [x0, #17]
    677c:	02000007 	.inst	0x02000007 ; undefined
    6780:	10007091 	adr	x17, 7590 <GPR_FRAME_SIZE+0x7490>
    6784:	00001f58 	udf	#8024
    6788:	07381402 	.inst	0x07381402 ; undefined
    678c:	5aa80000 	.inst	0x5aa80000 ; undefined
    6790:	00004000 	udf	#16384
    6794:	00280000 	.inst	0x00280000 ; NYI
    6798:	00000000 	udf	#0
    679c:	9c010000 	ldr	q0, 879c <GPR_FRAME_SIZE+0x869c>
    67a0:	000012f0 	udf	#4848
    67a4:	02006e02 	.inst	0x02006e02 ; undefined
    67a8:	01670114 	.inst	0x01670114 ; undefined
    67ac:	91020000 	add	x0, x0, #0x80
    67b0:	04080078 	smax	z24.b, p0/m, z24.b, z3.b
    67b4:	0100001f 	.inst	0x0100001f ; undefined
    67b8:	005a7042 	.inst	0x005a7042 ; undefined
    67bc:	00000040 	udf	#64
    67c0:	00003800 	udf	#14336
    67c4:	00000000 	udf	#0
    67c8:	349c0100 	cbz	w0, fffffffffff3e7e8 <__stack_el0_top+0xffffffffbe4327e8>
    67cc:	02000013 	.inst	0x02000013 ; undefined
    67d0:	42010072 	.inst	0x42010072 ; undefined
    67d4:	00133401 	.inst	0x00133401 ; undefined
    67d8:	78910200 	ldursh	x0, [x16, #-240]
    67dc:	01007602 	.inst	0x01007602 ; undefined
    67e0:	076c0142 	.inst	0x076c0142 ; undefined
    67e4:	91020000 	add	x0, x0, #0x80
    67e8:	1c4b0377 	ldr	s23, 9c854 <GPR_FRAME_SIZE+0x9c754>
    67ec:	42010000 	.inst	0x42010000 ; undefined
    67f0:	00011101 	.inst	0x00011101 ; undefined
    67f4:	150b0000 	b	42c67f4 <GPR_FRAME_SIZE+0x42c66f4>
    67f8:	23000007 	.inst	0x23000007 ; undefined
    67fc:	00001f8f 	udf	#8079
    6800:	54011501 	b.ne	8aa0 <GPR_FRAME_SIZE+0x89a0>  // b.any
    6804:	0040005a 	.inst	0x0040005a ; undefined
    6808:	1c000000 	ldr	s0, 6808 <GPR_FRAME_SIZE+0x6708>
    680c:	00000000 	udf	#0
    6810:	01000000 	.inst	0x01000000 ; undefined
    6814:	0076029c 	.inst	0x0076029c ; undefined
    6818:	15011501 	b	404bc1c <GPR_FRAME_SIZE+0x404bb1c>
    681c:	02000007 	.inst	0x02000007 ; undefined
    6820:	00007891 	udf	#30865
    6824:	000016c1 	udf	#5825
    6828:	08010005 	stxrb	w1, w5, [x0]
    682c:	00002955 	udf	#10581
    6830:	00021313 	.inst	0x00021313 ; undefined
    6834:	0b6e1d00 	.inst	0x0b6e1d00 ; undefined
    6838:	00000000 	udf	#0
    683c:	671c0000 	.inst	0x671c0000 ; undefined
    6840:	00004000 	udf	#16384
    6844:	12300000 	and	w0, w0, #0x10000
    6848:	00000000 	udf	#0
    684c:	1fc00000 	fmadd	h0, h0, h0, h0
    6850:	010b0000 	.inst	0x010b0000 ; undefined
    6854:	00029808 	.inst	0x00029808 ; undefined
    6858:	05700200 	ext	z0.b, {z16.b-z17.b}, #128
    685c:	070f0000 	.inst	0x070f0000 ; undefined
    6860:	00004118 	udf	#16664
    6864:	07020b00 	.inst	0x07020b00 ; undefined
    6868:	000001de 	udf	#478
    686c:	1a07040b 	.inst	0x1a07040b ; undefined
    6870:	14000003 	b	687c <GPR_FRAME_SIZE+0x677c>
    6874:	00000048 	udf	#72
    6878:	1007080b 	adr	x11, 14978 <GPR_FRAME_SIZE+0x14878>
    687c:	0b000003 	add	w3, w0, w0
    6880:	029a0601 	.inst	0x029a0601 ; undefined
    6884:	b4020000 	cbz	x0, a884 <GPR_FRAME_SIZE+0xa784>
    6888:	10000002 	adr	x2, 6888 <GPR_FRAME_SIZE+0x6788>
    688c:	002e171f 	.inst	0x002e171f ; NYI
    6890:	62080000 	.inst	0x62080000 ; undefined
    6894:	0b000000 	add	w0, w0, w0
    6898:	03bb0502 	.inst	0x03bb0502 ; undefined
    689c:	d0020000 	adrp	x0, 4008000 <GPR_FRAME_SIZE+0x4007f00>
    68a0:	10000018 	adr	x24, 68a0 <GPR_FRAME_SIZE+0x67a0>
    68a4:	00411822 	.inst	0x00411822 ; undefined
    68a8:	04150000 	.inst	0x04150000 ; undefined
    68ac:	746e6905 	.inst	0x746e6905 ; undefined
    68b0:	02e80200 	.inst	0x02e80200 ; undefined
    68b4:	25100000 	cmpge	p0.b, p0/z, z0.b, #-16
    68b8:	00004816 	udf	#18454
    68bc:	008d0800 	.inst	0x008d0800 ; undefined
    68c0:	080b0000 	stxrb	w11, w0, [x0]
    68c4:	00037905 	.inst	0x00037905 ; undefined
    68c8:	05080b00 	.inst	0x05080b00 ; undefined
    68cc:	0000037e 	udf	#894
    68d0:	0001cc02 	.inst	0x0001cc02 ; undefined
    68d4:	17341000 	b	fffffffffcd0a8d4 <__stack_el0_top+0xffffffffbb1fe8d4>
    68d8:	000000bd 	udf	#189
    68dc:	0000ac08 	udf	#44040
    68e0:	07080b00 	.inst	0x07080b00 ; undefined
    68e4:	00000315 	udf	#789
    68e8:	00019c02 	.inst	0x00019c02 ; undefined
    68ec:	17351000 	b	fffffffffcd4a8ec <__stack_el0_top+0xffffffffbb23e8ec>
    68f0:	000000bd 	udf	#189
    68f4:	0000480e 	udf	#18446
    68f8:	f4061100 	.inst	0xf4061100 ; undefined
    68fc:	06000000 	.inst	0x06000000 ; undefined
    6900:	00000418 	udf	#1048
    6904:	04220600 	sub	z0.b, z16.b, z2.b
    6908:	06010000 	.inst	0x06010000 ; undefined
    690c:	0000042c 	udf	#1068
    6910:	04360602 	sub	z2.b, z16.b, z22.b
    6914:	00030000 	.inst	0x00030000 ; undefined
    6918:	0001c402 	.inst	0x0001c402 ; undefined
    691c:	030b1100 	.inst	0x030b1100 ; undefined
    6920:	000000d0 	udf	#208
    6924:	0000f408 	udf	#62472
    6928:	00480e00 	.inst	0x00480e00 ; undefined
    692c:	17110000 	b	fffffffffc44692c <__stack_el0_top+0xffffffffba93a92c>
    6930:	00000165 	udf	#357
    6934:	0004c006 	.inst	0x0004c006 ; undefined
    6938:	a0060000 	ld1b	{z0.b-z1.b}, pn8/z, [x0, x6]
    693c:	01000005 	.inst	0x01000005 ; undefined
    6940:	00053e06 	.inst	0x00053e06 ; undefined
    6944:	99060200 	stlur	w0, [x16, #96]
    6948:	03000004 	.inst	0x03000004 ; undefined
    694c:	00055106 	.inst	0x00055106 ; undefined
    6950:	b2060400 	orr	x0, x0, #0xc0000000c000000
    6954:	05000005 	orr	z5.s, z5.s, #0x1
    6958:	0005ec06 	.inst	0x0005ec06 ; undefined
    695c:	fe060600 	.inst	0xfe060600 ; undefined
    6960:	07000005 	.inst	0x07000005 ; undefined
    6964:	00057b06 	.inst	0x00057b06 ; undefined
    6968:	6e060800 	ext	v0.16b, v0.16b, v6.16b, #1
    696c:	09000004 	.inst	0x09000004 ; undefined
    6970:	0004fd06 	.inst	0x0004fd06 ; undefined
    6974:	eb060a00 	subs	x0, x16, x6, lsl #2
    6978:	0b000004 	add	w4, w0, w0
    697c:	00050f06 	.inst	0x00050f06 ; undefined
    6980:	8d060c00 	.inst	0x8d060c00 ; undefined
    6984:	0d000005 	st1	{v5.b}[0], [x0]
    6988:	1c160200 	ldr	s0, 329c8 <GPR_FRAME_SIZE+0x328c8>
    698c:	03120000 	.inst	0x03120000 ; undefined
    6990:	00004f1f 	udf	#20255
    6994:	1dbe0200 	.inst	0x1dbe0200 ; undefined
    6998:	06120000 	.inst	0x06120000 ; undefined
    699c:	00017d10 	.inst	0x00017d10 ; undefined
    69a0:	01650c00 	.inst	0x01650c00 ; undefined
    69a4:	01090000 	.inst	0x01090000 ; undefined
    69a8:	00019513 	.inst	0x00019513 ; undefined
    69ac:	61760a00 	.inst	0x61760a00 ; undefined
    69b0:	1301006c 	sbfiz	w12, w3, #31, #1
    69b4:	0000008d 	udf	#141
    69b8:	24660200 	cmphs	p0.h, p0/z, z16.h, #24
    69bc:	13010000 	sbfiz	w0, w0, #31, #1
    69c0:	00018201 	.inst	0x00018201 ; undefined
    69c4:	12020900 	and	w0, w8, #0xc0000001
    69c8:	000001b4 	udf	#436
    69cc:	6c61760a 	ldnp	d10, d29, [x16, #-496]
    69d0:	8d120200 	.inst	0x8d120200 ; undefined
    69d4:	00000000 	udf	#0
    69d8:	0024f302 	.inst	0x0024f302 ; NYI
    69dc:	01120200 	.inst	0x01120200 ; undefined
    69e0:	000001a1 	udf	#417
    69e4:	d3120309 	.inst	0xd3120309 ; undefined
    69e8:	0a000001 	and	w1, w0, w0
    69ec:	006c6176 	.inst	0x006c6176 ; undefined
    69f0:	008d1203 	.inst	0x008d1203 ; undefined
    69f4:	02000000 	.inst	0x02000000 ; undefined
    69f8:	0000275e 	udf	#10078
    69fc:	c0011203 	.inst	0xc0011203 ; undefined
    6a00:	08000001 	stxrb	w0, w1, [x0]
    6a04:	000001d3 	udf	#467
    6a08:	f7120409 	.inst	0xf7120409 ; undefined
    6a0c:	0a000001 	and	w1, w0, w0
    6a10:	006c6176 	.inst	0x006c6176 ; undefined
    6a14:	008d1204 	.inst	0x008d1204 ; undefined
    6a18:	02000000 	.inst	0x02000000 ; undefined
    6a1c:	0000281c 	udf	#10268
    6a20:	e4011204 	.inst	0xe4011204 ; undefined
    6a24:	08000001 	stxrb	w0, w1, [x0]
    6a28:	000001f7 	udf	#503
    6a2c:	1b120509 	madd	w9, w8, w18, w1
    6a30:	0a000002 	and	w2, w0, w0
    6a34:	006c6176 	.inst	0x006c6176 ; undefined
    6a38:	008d1205 	.inst	0x008d1205 ; undefined
    6a3c:	02000000 	.inst	0x02000000 ; undefined
    6a40:	0000237c 	udf	#9084
    6a44:	08011205 	stxrb	w1, w5, [x16]
    6a48:	08000002 	stxrb	w0, w2, [x0]
    6a4c:	0000021b 	udf	#539
    6a50:	3f120609 	.inst	0x3f120609 ; undefined
    6a54:	0a000002 	and	w2, w0, w0
    6a58:	006c6176 	.inst	0x006c6176 ; undefined
    6a5c:	008d1206 	.inst	0x008d1206 ; undefined
    6a60:	02000000 	.inst	0x02000000 ; undefined
    6a64:	000024a6 	udf	#9382
    6a68:	2c011206 	stnp	s6, s4, [x16, #8]
    6a6c:	08000002 	stxrb	w0, w2, [x0]
    6a70:	0000023f 	udf	#575
    6a74:	63120709 	.inst	0x63120709 ; undefined
    6a78:	0a000002 	and	w2, w0, w0
    6a7c:	006c6176 	.inst	0x006c6176 ; undefined
    6a80:	008d1207 	.inst	0x008d1207 ; undefined
    6a84:	02000000 	.inst	0x02000000 ; undefined
    6a88:	00002239 	udf	#8761
    6a8c:	50011207 	adr	x7, 8cce <GPR_FRAME_SIZE+0x8bce>
    6a90:	0e000002 	tbl	v2.8b, {v0.16b}, v0.8b
    6a94:	00000048 	udf	#72
    6a98:	02a52a07 	.inst	0x02a52a07 ; undefined
    6a9c:	5e060000 	sha1c	q0, s0, v6.4s
    6aa0:	00000026 	udf	#38
    6aa4:	00264506 	.inst	0x00264506 ; NYI
    6aa8:	2c060100 	stnp	s0, s0, [x8, #48]
    6aac:	02000026 	.inst	0x02000026 ; undefined
    6ab0:	00261306 	.inst	0x00261306 ; NYI
    6ab4:	fa060300 	sbcs	x0, x24, x6
    6ab8:	04000025 	add	z5.b, p0/m, z5.b, z1.b
    6abc:	0025e106 	.inst	0x0025e106 ; NYI
    6ac0:	77060500 	.inst	0x77060500 ; undefined
    6ac4:	06000026 	.inst	0x06000026 ; undefined
    6ac8:	25a20200 	whilege	p0.s, w16, w2
    6acc:	33070000 	bfi	w0, w0, #25, #1
    6ad0:	00026f03 	.inst	0x00026f03 ; undefined
    6ad4:	12080900 	and	w0, w8, #0x7000000
    6ad8:	000002c4 	udf	#708
    6adc:	6c61760a 	ldnp	d10, d29, [x16, #-496]
    6ae0:	8d120800 	.inst	0x8d120800 ; undefined
    6ae4:	00000000 	udf	#0
    6ae8:	00234202 	.inst	0x00234202 ; NYI
    6aec:	01120800 	.inst	0x01120800 ; undefined
    6af0:	000002b1 	udf	#689
    6af4:	e3120909 	.inst	0xe3120909 ; undefined
    6af8:	0a000002 	and	w2, w0, w0
    6afc:	006c6176 	.inst	0x006c6176 ; undefined
    6b00:	008d1209 	.inst	0x008d1209 ; undefined
    6b04:	02000000 	.inst	0x02000000 ; undefined
    6b08:	00002180 	udf	#8576
    6b0c:	d0011209 	adrp	x9, 2248000 <GPR_FRAME_SIZE+0x2247f00>
    6b10:	08000002 	stxrb	w0, w2, [x0]
    6b14:	000002e3 	udf	#739
    6b18:	07120a09 	.inst	0x07120a09 ; undefined
    6b1c:	0a000003 	and	w3, w0, w0
    6b20:	006c6176 	.inst	0x006c6176 ; undefined
    6b24:	008d120a 	.inst	0x008d120a ; undefined
    6b28:	02000000 	.inst	0x02000000 ; undefined
    6b2c:	00002577 	udf	#9591
    6b30:	f401120a 	.inst	0xf401120a ; undefined
    6b34:	08000002 	stxrb	w0, w2, [x0]
    6b38:	00000307 	udf	#775
    6b3c:	2b120b09 	adds	w9, w24, w18, lsl #2
    6b40:	0a000003 	and	w3, w0, w0
    6b44:	006c6176 	.inst	0x006c6176 ; undefined
    6b48:	008d120b 	.inst	0x008d120b ; undefined
    6b4c:	02000000 	.inst	0x02000000 ; undefined
    6b50:	000026a7 	udf	#9895
    6b54:	1801120b 	ldr	w11, 8d94 <GPR_FRAME_SIZE+0x8c94>
    6b58:	08000003 	stxrb	w0, w3, [x0]
    6b5c:	0000032b 	udf	#811
    6b60:	4f120c09 	.inst	0x4f120c09 ; undefined
    6b64:	0a000003 	and	w3, w0, w0
    6b68:	006c6176 	.inst	0x006c6176 ; undefined
    6b6c:	008d120c 	.inst	0x008d120c ; undefined
    6b70:	02000000 	.inst	0x02000000 ; undefined
    6b74:	00002511 	udf	#9489
    6b78:	3c01120c 	stur	b12, [x16, #17]
    6b7c:	08000003 	stxrb	w0, w3, [x0]
    6b80:	0000034f 	udf	#847
    6b84:	73110d09 	.inst	0x73110d09 ; undefined
    6b88:	0a000003 	and	w3, w0, w0
    6b8c:	006c6176 	.inst	0x006c6176 ; undefined
    6b90:	008d110d 	.inst	0x008d110d ; undefined
    6b94:	02000000 	.inst	0x02000000 ; undefined
    6b98:	000023f4 	udf	#9204
    6b9c:	6001110d 	.inst	0x6001110d ; undefined
    6ba0:	0f000003 	fdot	v3.2s, v0.8b, v0.4b[0]
    6ba4:	000000b8 	udf	#184
    6ba8:	0000038f 	udf	#911
    6bac:	0000bd10 	udf	#48400
    6bb0:	08000300 	stxrb	w0, w0, [x24]
    6bb4:	0000037f 	udf	#895
    6bb8:	0020f105 	.inst	0x0020f105 ; NYI
    6bbc:	8f160600 	.inst	0x8f160600 ; undefined
    6bc0:	09000003 	.inst	0x09000003 ; undefined
    6bc4:	00a2f803 	.inst	0x00a2f803 ; undefined
    6bc8:	00000040 	udf	#64
    6bcc:	006e0f00 	.inst	0x006e0f00 ; undefined
    6bd0:	03b90000 	.inst	0x03b90000 ; undefined
    6bd4:	bd100000 	str	s0, [x0, #4096]
    6bd8:	08000000 	stxrb	w0, w0, [x0]
    6bdc:	03a90800 	.inst	0x03a90800 ; undefined
    6be0:	95050000 	bl	4146be0 <GPR_FRAME_SIZE+0x4146ae0>
    6be4:	0d000026 	st1	{v6.b}[0], [x1]
    6be8:	0003b914 	.inst	0x0003b914 ; undefined
    6bec:	18030900 	ldr	w0, cd0c <GPR_FRAME_SIZE+0xcc0c>
    6bf0:	004000a3 	.inst	0x004000a3 ; undefined
    6bf4:	0f000000 	fdot	v0.2s, v0.8b, v0.4b[0]
    6bf8:	0000006e 	udf	#110
    6bfc:	000003e3 	udf	#995
    6c00:	0000bd10 	udf	#48400
    6c04:	08000700 	stxrb	w0, w0, [x24]
    6c08:	000003d3 	udf	#979
    6c0c:	0021c905 	.inst	0x0021c905 ; NYI
    6c10:	e3141000 	.inst	0xe3141000 ; undefined
    6c14:	09000003 	.inst	0x09000003 ; undefined
    6c18:	00a32803 	.inst	0x00a32803 ; undefined
    6c1c:	00000040 	udf	#64
    6c20:	04401200 	add	z0.h, p4/m, z0.h, z16.h
    6c24:	0c880000 	st4	{v0.8b-v3.8b}, [x0], x8
    6c28:	00000035 	udf	#53
    6c2c:	400075c4 	.inst	0x400075c4 ; undefined
    6c30:	00000000 	udf	#0
    6c34:	00000388 	udf	#904
    6c38:	00000000 	udf	#0
    6c3c:	049e9c01 	.inst	0x049e9c01 ; undefined
    6c40:	69010000 	stgp	x0, x0, [x0, #32]
    6c44:	880e0064 	stxr	w14, w4, [x3]
    6c48:	0000f429 	udf	#62505
    6c4c:	bc910300 	.inst	0xbc910300 ; undefined
    6c50:	25d5057f 	cmpgt	p15.d, p1/z, z11.d, #-11
    6c54:	0a8a0000 	and	w0, w0, w10, asr #0
    6c58:	000000ac 	udf	#172
    6c5c:	05789102 	.inst	0x05789102 ; undefined
    6c60:	00002220 	udf	#8736
    6c64:	0307108c 	.inst	0x0307108c ; undefined
    6c68:	91020000 	add	x0, x0, #0x80
    6c6c:	22250570 	.inst	0x22250570 ; undefined
    6c70:	108d0000 	adr	x0, fffffffffff20c70 <__stack_el0_top+0xffffffffbe414c70>
    6c74:	0000032b 	udf	#811
    6c78:	05689102 	clasta	z2.h, p4, z2.h, z8.h
    6c7c:	0000218e 	udf	#8590
    6c80:	01d3108f 	.inst	0x01d3108f ; undefined
    6c84:	91020000 	add	x0, x0, #0x80
    6c88:	21930560 	.inst	0x21930560 ; undefined
    6c8c:	10900000 	adr	x0, fffffffffff26c8c <__stack_el0_top+0xffffffffbe41ac8c>
    6c90:	000001f7 	udf	#503
    6c94:	05589102 	.inst	0x05589102 ; undefined
    6c98:	00002198 	udf	#8600
    6c9c:	021b1091 	.inst	0x021b1091 ; undefined
    6ca0:	91020000 	add	x0, x0, #0x80
    6ca4:	219d0550 	.inst	0x219d0550 ; undefined
    6ca8:	10920000 	adr	x0, fffffffffff2aca8 <__stack_el0_top+0xffffffffbe41eca8>
    6cac:	0000023f 	udf	#575
    6cb0:	05489102 	.inst	0x05489102 ; undefined
    6cb4:	0000044d 	udf	#1101
    6cb8:	00350d94 	.inst	0x00350d94 ; NYI
    6cbc:	91020000 	add	x0, x0, #0x80
    6cc0:	c9120076 	.inst	0xc9120076 ; undefined
    6cc4:	7d000005 	str	h5, [x0]
    6cc8:	0004f906 	.inst	0x0004f906 ; undefined
    6ccc:	00755000 	.inst	0x00755000 ; undefined
    6cd0:	00000040 	udf	#64
    6cd4:	00007400 	udf	#29696
    6cd8:	00000000 	udf	#0
    6cdc:	f99c0100 	prfm	pldl1keep, [x8, #14336]
    6ce0:	01000004 	.inst	0x01000004 ; undefined
    6ce4:	0e006469 	.inst	0x0e006469 ; undefined
    6ce8:	00f4187d 	.inst	0x00f4187d ; undefined
    6cec:	91020000 	add	x0, x0, #0x80
    6cf0:	233d076c 	.inst	0x233d076c ; undefined
    6cf4:	7d0e0000 	str	h0, [x0, #1792]
    6cf8:	00050023 	.inst	0x00050023 ; undefined
    6cfc:	60910200 	.inst	0x60910200 ; undefined
    6d00:	0025d505 	.inst	0x0025d505 ; NYI
    6d04:	ac0a7f00 	stnp	q0, q31, [x24, #320]
    6d08:	02000000 	.inst	0x02000000 ; undefined
    6d0c:	98057891 	ldrsw	x17, 11c1c <GPR_FRAME_SIZE+0x11b1c>
    6d10:	82000022 	.inst	0x82000022 ; undefined
    6d14:	0002e310 	.inst	0x0002e310 ; undefined
    6d18:	70910200 	adr	x0, fffffffffff28d5b <__stack_el0_top+0xffffffffbe41cd5b>
    6d1c:	02010b00 	.inst	0x02010b00 ; undefined
    6d20:	00000412 	udf	#1042
    6d24:	0000620c 	udf	#25100
    6d28:	01d40d00 	.inst	0x01d40d00 ; undefined
    6d2c:	c0360000 	.inst	0xc0360000 ; undefined
    6d30:	00400072 	.inst	0x00400072 ; undefined
    6d34:	90000000 	adrp	x0, 6000 <GPR_FRAME_SIZE+0x5f00>
    6d38:	00000002 	udf	#2
    6d3c:	01000000 	.inst	0x01000000 ; undefined
    6d40:	00061f9c 	.inst	0x00061f9c ; undefined
    6d44:	64690100 	fmla	z0.h, z8.h, z1.h[5]
    6d48:	18360e00 	ldr	w0, 72f08 <GPR_FRAME_SIZE+0x72e08>
    6d4c:	000000f4 	udf	#244
    6d50:	7f8c9103 	fmulx	s3, s8, v12.s[0]
    6d54:	0025d505 	.inst	0x0025d505 ; NYI
    6d58:	ac0a3b00 	stnp	q0, q14, [x24, #320]
    6d5c:	02000000 	.inst	0x02000000 ; undefined
    6d60:	8e055891 	.inst	0x8e055891 ; undefined
    6d64:	3d000021 	str	b1, [x1]
    6d68:	0001d310 	.inst	0x0001d310 ; undefined
    6d6c:	50910200 	adr	x0, fffffffffff28dae <__stack_el0_top+0xffffffffbe41cdae>
    6d70:	00219305 	.inst	0x00219305 ; NYI
    6d74:	f7104300 	.inst	0xf7104300 ; undefined
    6d78:	02000001 	.inst	0x02000001 ; undefined
    6d7c:	98054891 	ldrsw	x17, 1168c <GPR_FRAME_SIZE+0x1158c>
    6d80:	4b000021 	sub	w1, w1, w0
    6d84:	00021b10 	.inst	0x00021b10 ; undefined
    6d88:	40910200 	.inst	0x40910200 ; undefined
    6d8c:	00219d05 	.inst	0x00219d05 ; NYI
    6d90:	3f105200 	.inst	0x3f105200 ; undefined
    6d94:	03000002 	.inst	0x03000002 ; undefined
    6d98:	057fb891 	.inst	0x057fb891 ; undefined
    6d9c:	000025d0 	udf	#9680
    6da0:	02631056 	.inst	0x02631056 ; undefined
    6da4:	91030000 	add	x0, x0, #0xc0
    6da8:	47057fb0 	.inst	0x47057fb0 ; undefined
    6dac:	5e000022 	sha1c	q2, s1, v0.4s
    6db0:	00019510 	.inst	0x00019510 ; undefined
    6db4:	a8910300 	stp	x0, x0, [x24], #272
    6db8:	2690057f 	.inst	0x2690057f ; undefined
    6dbc:	10620000 	adr	x0, cadbc <GPR_FRAME_SIZE+0xcacbc>
    6dc0:	000001b4 	udf	#436
    6dc4:	7fa09103 	fmulx	s3, s8, v0.s[1]
    6dc8:	00238a05 	.inst	0x00238a05 ; NYI
    6dcc:	c4106600 	ldff1b	{z0.d}, p1/z, [x16, z16.d, uxtw]
    6dd0:	03000002 	.inst	0x03000002 ; undefined
    6dd4:	057f9891 	.inst	0x057f9891 ; undefined
    6dd8:	00002298 	udf	#8856
    6ddc:	02e3106a 	.inst	0x02e3106a ; undefined
    6de0:	91030000 	add	x0, x0, #0xc0
    6de4:	9b057f90 	mul	x16, x28, x5
    6de8:	6f000025 	.inst	0x6f000025 ; undefined
    6dec:	00008d09 	udf	#36105
    6df0:	7c910200 	.inst	0x7c910200 ; undefined
    6df4:	0027db05 	.inst	0x0027db05 ; NYI
    6df8:	8d097400 	.inst	0x8d097400 ; undefined
    6dfc:	02000000 	.inst	0x02000000 ; undefined
    6e00:	80166c91 	.inst	0x80166c91 ; undefined
    6e04:	00400074 	.inst	0x00400074 ; undefined
    6e08:	50000000 	adr	x0, 6e0a <GPR_FRAME_SIZE+0x6d0a>
	...
    6e14:	11000006 	add	w6, w0, #0x0
    6e18:	0e700069 	saddl	v9.4s, v3.4h, v16.4h
    6e1c:	000000c4 	udf	#196
    6e20:	00709102 	.inst	0x00709102 ; undefined
    6e24:	0074d417 	.inst	0x0074d417 ; undefined
    6e28:	00000040 	udf	#64
    6e2c:	00005000 	udf	#20480
    6e30:	00000000 	udf	#0
    6e34:	00691100 	.inst	0x00691100 ; undefined
    6e38:	00c40e75 	.inst	0x00c40e75 ; undefined
    6e3c:	91020000 	add	x0, x0, #0x80
    6e40:	0d000060 	st1	{v0.b}[0], [x3]
    6e44:	0000228d 	udf	#8845
    6e48:	0072682b 	.inst	0x0072682b ; undefined
    6e4c:	00000040 	udf	#64
    6e50:	00005800 	udf	#22528
    6e54:	00000000 	udf	#0
    6e58:	589c0100 	ldr	x0, fffffffffff3ee78 <__stack_el0_top+0xffffffffbe432e78>
    6e5c:	01000006 	.inst	0x01000006 ; undefined
    6e60:	0e006469 	.inst	0x0e006469 ; undefined
    6e64:	00f4192b 	.inst	0x00f4192b ; undefined
    6e68:	91020000 	add	x0, x0, #0x80
    6e6c:	25dc056c 	cmpge	p12.d, p1/z, z11.d, #-4
    6e70:	0a2f0000 	bic	w0, w0, w15
    6e74:	000000ac 	udf	#172
    6e78:	00789102 	.inst	0x00789102 ; undefined
    6e7c:	0005660d 	.inst	0x0005660d ; undefined
    6e80:	72182600 	ands	w0, w16, #0x3ff00
    6e84:	00004000 	udf	#16384
    6e88:	00500000 	.inst	0x00500000 ; undefined
    6e8c:	00000000 	udf	#0
    6e90:	9c010000 	ldr	q0, 8e90 <GPR_FRAME_SIZE+0x8d90>
    6e94:	00000690 	udf	#1680
    6e98:	00646901 	.inst	0x00646901 ; undefined
    6e9c:	001e260e 	.inst	0x001e260e ; undefined
    6ea0:	02000001 	.inst	0x02000001 ; undefined
    6ea4:	73017c91 	.inst	0x73017c91 ; undefined
    6ea8:	2e260e00 	uqadd	v0.8b, v16.8b, v6.8b
    6eac:	00000690 	udf	#1680
    6eb0:	00709102 	.inst	0x00709102 ; undefined
    6eb4:	00069c0c 	.inst	0x00069c0c ; undefined
    6eb8:	08010b00 	stxrb	w1, w0, [x24]
    6ebc:	000002a1 	udf	#673
    6ec0:	00069508 	.inst	0x00069508 ; undefined
    6ec4:	05200d00 	ext	z0.b, z0.b, z8.b, #3
    6ec8:	b01b0000 	adrp	x0, 36007000 <GPR_FRAME_SIZE+0x36006f00>
    6ecc:	00400071 	.inst	0x00400071 ; undefined
    6ed0:	68000000 	.inst	0x68000000 ; undefined
    6ed4:	00000000 	udf	#0
    6ed8:	01000000 	.inst	0x01000000 ; undefined
    6edc:	0006e79c 	.inst	0x0006e79c ; undefined
    6ee0:	64690100 	fmla	z0.h, z8.h, z1.h[5]
    6ee4:	181b0e00 	ldr	w0, 3d0a4 <GPR_FRAME_SIZE+0x3cfa4>
    6ee8:	000000f4 	udf	#244
    6eec:	016c9102 	.inst	0x016c9102 ; undefined
    6ef0:	1b0e0063 	madd	w3, w3, w14, w0
    6ef4:	00006222 	udf	#25122
    6ef8:	6b910200 	subs	w0, w16, w17, asr #0
    6efc:	00279105 	.inst	0x00279105 ; NYI
    6f00:	73101d00 	.inst	0x73101d00 ; undefined
    6f04:	02000003 	.inst	0x02000003 ; undefined
    6f08:	18007891 	ldr	w17, 7e18 <GPR_FRAME_SIZE+0x7d18>
    6f0c:	0000212a 	udf	#8490
    6f10:	f914150e 	str	x14, [x8, #10280]
    6f14:	84000004 	ld1sb	{z4.s}, p0/z, [x0, z0.s, uxtw]
    6f18:	00400071 	.inst	0x00400071 ; undefined
    6f1c:	2c000000 	stnp	s0, s0, [x0]
    6f20:	00000000 	udf	#0
    6f24:	01000000 	.inst	0x01000000 ; undefined
    6f28:	0007279c 	.inst	0x0007279c ; undefined
    6f2c:	25d50700 	cmpge	p0.d, p1/z, z24.d, #-11
    6f30:	150e0000 	b	4386f30 <GPR_FRAME_SIZE+0x4386e30>
    6f34:	0000ac2e 	udf	#44078
    6f38:	68910200 	stgp	x0, x0, [x16], #544
    6f3c:	73747511 	.inst	0x73747511 ; undefined
    6f40:	4f0f1700 	ssra	v0.16b, v24.16b, #1
    6f44:	02000003 	.inst	0x02000003 ; undefined
    6f48:	04007891 	mls	z17.b, p6/m, z4.b, z0.b
    6f4c:	000025c0 	udf	#9664
    6f50:	715c130d 	subs	w13, w24, #0x704, lsl #12
    6f54:	00004000 	udf	#16384
    6f58:	00280000 	.inst	0x00280000 ; NYI
    6f5c:	00000000 	udf	#0
    6f60:	9c010000 	ldr	q0, 8f60 <GPR_FRAME_SIZE+0x8e60>
    6f64:	00000761 	udf	#1889
    6f68:	0025d507 	.inst	0x0025d507 ; NYI
    6f6c:	01130d00 	.inst	0x01130d00 ; undefined
    6f70:	000000ac 	udf	#172
    6f74:	01789102 	.inst	0x01789102 ; undefined
    6f78:	130d0076 	sbfiz	w22, w3, #19, #1
    6f7c:	00037301 	.inst	0x00037301 ; undefined
    6f80:	70910200 	adr	x0, fffffffffff28fc3 <__stack_el0_top+0xffffffffbe41cfc3>
    6f84:	27310300 	.inst	0x27310300 ; undefined
    6f88:	470c0000 	.inst	0x470c0000 ; undefined
    6f8c:	000004f9 	udf	#1273
    6f90:	40007138 	.inst	0x40007138 ; undefined
    6f94:	00000000 	udf	#0
    6f98:	00000024 	udf	#36
    6f9c:	00000000 	udf	#0
    6fa0:	079c9c01 	.inst	0x079c9c01 ; undefined
    6fa4:	72010000 	ands	w0, w0, #0x80000000
    6fa8:	01470c00 	.inst	0x01470c00 ; undefined
    6fac:	0000035b 	udf	#859
    6fb0:	02789102 	.inst	0x02789102 ; undefined
    6fb4:	00001c4b 	udf	#7243
    6fb8:	9901470c 	.inst	0x9901470c ; undefined
    6fbc:	00000000 	udf	#0
    6fc0:	00243803 	.inst	0x00243803 ; NYI
    6fc4:	f9420c00 	ldr	x0, [x0, #1048]
    6fc8:	14000004 	b	6fd8 <GPR_FRAME_SIZE+0x6ed8>
    6fcc:	00400071 	.inst	0x00400071 ; undefined
    6fd0:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    6fd4:	00000000 	udf	#0
    6fd8:	01000000 	.inst	0x01000000 ; undefined
    6fdc:	0007d79c 	.inst	0x0007d79c ; undefined
    6fe0:	00720100 	.inst	0x00720100 ; undefined
    6fe4:	5b01420c 	.inst	0x5b01420c ; undefined
    6fe8:	02000003 	.inst	0x02000003 ; undefined
    6fec:	4b027891 	sub	w17, w4, w2, lsl #30
    6ff0:	0c00001c 	st4	{v28.8b-v31.8b}, [x0]
    6ff4:	00990142 	.inst	0x00990142 ; undefined
    6ff8:	03000000 	.inst	0x03000000 ; undefined
    6ffc:	000025b2 	udf	#9650
    7000:	034f140c 	.inst	0x034f140c ; undefined
    7004:	70f80000 	adr	x0, ffffffffffff7007 <__stack_el0_top+0xffffffffbe4eb007>
    7008:	00004000 	udf	#16384
    700c:	001c0000 	.inst	0x001c0000 ; undefined
    7010:	00000000 	udf	#0
    7014:	9c010000 	ldr	q0, 9014 <GPR_FRAME_SIZE+0x8f14>
    7018:	00000808 	udf	#2056
    701c:	0025d507 	.inst	0x0025d507 ; NYI
    7020:	01140c00 	.inst	0x01140c00 ; undefined
    7024:	000000ac 	udf	#172
    7028:	00789102 	.inst	0x00789102 ; undefined
    702c:	0020b003 	.inst	0x0020b003 ; NYI
    7030:	f96a0b00 	ldr	x0, [x24, #21520]
    7034:	d4000004 	.inst	0xd4000004 ; undefined
    7038:	00400070 	.inst	0x00400070 ; undefined
    703c:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    7040:	00000000 	udf	#0
    7044:	01000000 	.inst	0x01000000 ; undefined
    7048:	0008439c 	.inst	0x0008439c ; undefined
    704c:	00720100 	.inst	0x00720100 ; undefined
    7050:	37016a0b 	tbnz	w11, #0, 9d90 <GPR_FRAME_SIZE+0x9c90>
    7054:	02000003 	.inst	0x02000003 ; undefined
    7058:	4b027891 	sub	w17, w4, w2, lsl #30
    705c:	0b00001c 	add	w28, w0, w0
    7060:	0099016a 	.inst	0x0099016a ; undefined
    7064:	03000000 	.inst	0x03000000 ; undefined
    7068:	0000216a 	udf	#8554
    706c:	04f9650b 	.inst	0x04f9650b ; undefined
    7070:	70b00000 	adr	x0, fffffffffff67073 <__stack_el0_top+0xffffffffbe45b073>
    7074:	00004000 	udf	#16384
    7078:	00240000 	.inst	0x00240000 ; NYI
    707c:	00000000 	udf	#0
    7080:	9c010000 	ldr	q0, 9080 <GPR_FRAME_SIZE+0x8f80>
    7084:	0000087e 	udf	#2174
    7088:	0b007201 	add	w1, w16, w0, lsl #28
    708c:	03370165 	.inst	0x03370165 ; undefined
    7090:	91020000 	add	x0, x0, #0x80
    7094:	1c4b0278 	ldr	s24, 9d0e0 <GPR_FRAME_SIZE+0x9cfe0>
    7098:	650b0000 	bfadd	z0.h, z0.h, z11.h
    709c:	00009901 	udf	#39169
    70a0:	f2030000 	ands	x0, x0, #0x2000000020000000
    70a4:	0b000021 	add	w1, w1, w0
    70a8:	0004f960 	.inst	0x0004f960 ; undefined
    70ac:	00708c00 	.inst	0x00708c00 ; undefined
    70b0:	00000040 	udf	#64
    70b4:	00002400 	udf	#9216
    70b8:	00000000 	udf	#0
    70bc:	b99c0100 	ldrsw	x0, [x8, #7168]
    70c0:	01000008 	.inst	0x01000008 ; undefined
    70c4:	600b0072 	.inst	0x600b0072 ; undefined
    70c8:	00033701 	.inst	0x00033701 ; undefined
    70cc:	78910200 	ldursh	x0, [x16, #-240]
    70d0:	001c4b02 	.inst	0x001c4b02 ; undefined
    70d4:	01600b00 	.inst	0x01600b00 ; undefined
    70d8:	00000099 	udf	#153
    70dc:	277b0300 	.inst	0x277b0300 ; undefined
    70e0:	4c0b0000 	.inst	0x4c0b0000 ; undefined
    70e4:	000004f9 	udf	#1273
    70e8:	40007068 	.inst	0x40007068 ; undefined
    70ec:	00000000 	udf	#0
    70f0:	00000024 	udf	#36
    70f4:	00000000 	udf	#0
    70f8:	08f49c01 	.inst	0x08f49c01 ; undefined
    70fc:	72010000 	ands	w0, w0, #0x80000000
    7100:	014c0b00 	.inst	0x014c0b00 ; undefined
    7104:	00000337 	udf	#823
    7108:	02789102 	.inst	0x02789102 ; undefined
    710c:	00001c4b 	udf	#7243
    7110:	99014c0b 	.inst	0x99014c0b ; undefined
    7114:	00000000 	udf	#0
    7118:	0020db03 	.inst	0x0020db03 ; NYI
    711c:	f9330b00 	str	x0, [x24, #26128]
    7120:	44000004 	.inst	0x44000004 ; undefined
    7124:	00400070 	.inst	0x00400070 ; undefined
    7128:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    712c:	00000000 	udf	#0
    7130:	01000000 	.inst	0x01000000 ; undefined
    7134:	00092f9c 	.inst	0x00092f9c ; undefined
    7138:	00720100 	.inst	0x00720100 ; undefined
    713c:	3701330b 	tbnz	w11, #0, 979c <GPR_FRAME_SIZE+0x969c>
    7140:	02000003 	.inst	0x02000003 ; undefined
    7144:	4b027891 	sub	w17, w4, w2, lsl #30
    7148:	0b00001c 	add	w28, w0, w0
    714c:	00990133 	.inst	0x00990133 ; undefined
    7150:	03000000 	.inst	0x03000000 ; undefined
    7154:	00002350 	udf	#9040
    7158:	04f9290b 	.inst	0x04f9290b ; undefined
    715c:	70200000 	adr	x0, 4715f <GPR_FRAME_SIZE+0x4705f>
    7160:	00004000 	udf	#16384
    7164:	00240000 	.inst	0x00240000 ; NYI
    7168:	00000000 	udf	#0
    716c:	9c010000 	ldr	q0, 916c <GPR_FRAME_SIZE+0x906c>
    7170:	0000096a 	udf	#2410
    7174:	0b007201 	add	w1, w16, w0, lsl #28
    7178:	03370129 	.inst	0x03370129 ; undefined
    717c:	91020000 	add	x0, x0, #0x80
    7180:	1c4b0278 	ldr	s24, 9d1cc <GPR_FRAME_SIZE+0x9d0cc>
    7184:	290b0000 	stp	w0, w0, [x0, #88]
    7188:	00009901 	udf	#39169
    718c:	02040000 	.inst	0x02040000 ; undefined
    7190:	0b000024 	add	w4, w1, w0
    7194:	006ff817 	.inst	0x006ff817 ; undefined
    7198:	00000040 	udf	#64
    719c:	00002800 	udf	#10240
    71a0:	00000000 	udf	#0
    71a4:	a49c0100 	ld1rqh	{z0.h}, p0/z, [x8, x28, lsl #1]
    71a8:	07000009 	.inst	0x07000009 ; undefined
    71ac:	000025d5 	udf	#9685
    71b0:	ac01170b 	stnp	q11, q5, [x24, #32]
    71b4:	02000000 	.inst	0x02000000 ; undefined
    71b8:	76017891 	.inst	0x76017891 ; undefined
    71bc:	01170b00 	.inst	0x01170b00 ; undefined
    71c0:	0000032b 	udf	#811
    71c4:	00709102 	.inst	0x00709102 ; undefined
    71c8:	00229d03 	.inst	0x00229d03 ; NYI
    71cc:	2b140b00 	adds	w0, w24, w20, lsl #2
    71d0:	dc000003 	.inst	0xdc000003 ; undefined
    71d4:	0040006f 	.inst	0x0040006f ; undefined
    71d8:	1c000000 	ldr	s0, 71d8 <GPR_FRAME_SIZE+0x70d8>
    71dc:	00000000 	udf	#0
    71e0:	01000000 	.inst	0x01000000 ; undefined
    71e4:	0009d59c 	.inst	0x0009d59c ; undefined
    71e8:	25d50700 	cmpge	p0.d, p1/z, z24.d, #-11
    71ec:	140b0000 	b	2c71ec <GPR_FRAME_SIZE+0x2c70ec>
    71f0:	0000ac01 	udf	#44033
    71f4:	78910200 	ldursh	x0, [x16, #-240]
    71f8:	21db0300 	.inst	0x21db0300 ; undefined
    71fc:	470a0000 	.inst	0x470a0000 ; undefined
    7200:	000004f9 	udf	#1273
    7204:	40006fb8 	.inst	0x40006fb8 ; undefined
    7208:	00000000 	udf	#0
    720c:	00000024 	udf	#36
    7210:	00000000 	udf	#0
    7214:	0a109c01 	.inst	0x0a109c01 ; undefined
    7218:	72010000 	ands	w0, w0, #0x80000000
    721c:	01470a00 	.inst	0x01470a00 ; undefined
    7220:	00000313 	udf	#787
    7224:	02789102 	.inst	0x02789102 ; undefined
    7228:	00001c4b 	udf	#7243
    722c:	9901470a 	.inst	0x9901470a ; undefined
    7230:	00000000 	udf	#0
    7234:	00279603 	.inst	0x00279603 ; NYI
    7238:	f9420a00 	ldr	x0, [x16, #1040]
    723c:	94000004 	bl	724c <GPR_FRAME_SIZE+0x714c>
    7240:	0040006f 	.inst	0x0040006f ; undefined
    7244:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    7248:	00000000 	udf	#0
    724c:	01000000 	.inst	0x01000000 ; undefined
    7250:	000a4b9c 	.inst	0x000a4b9c ; undefined
    7254:	00720100 	.inst	0x00720100 ; undefined
    7258:	1301420a 	sbfx	w10, w16, #1, #16
    725c:	02000003 	.inst	0x02000003 ; undefined
    7260:	4b027891 	sub	w17, w4, w2, lsl #30
    7264:	0a00001c 	and	w28, w0, w0
    7268:	00990142 	.inst	0x00990142 ; undefined
    726c:	03000000 	.inst	0x03000000 ; undefined
    7270:	000022c4 	udf	#8900
    7274:	04f93d0a 	nbsl	z10.d, z10.d, z25.d, z8.d
    7278:	6f700000 	mla	v0.8h, v0.8h, v0.h[3]
    727c:	00004000 	udf	#16384
    7280:	00240000 	.inst	0x00240000 ; NYI
    7284:	00000000 	udf	#0
    7288:	9c010000 	ldr	q0, 9288 <GPR_FRAME_SIZE+0x9188>
    728c:	00000a86 	udf	#2694
    7290:	0a007201 	and	w1, w16, w0, lsl #28
    7294:	0313013d 	.inst	0x0313013d ; undefined
    7298:	91020000 	add	x0, x0, #0x80
    729c:	1c4b0278 	ldr	s24, 9d2e8 <GPR_FRAME_SIZE+0x9d1e8>
    72a0:	3d0a0000 	str	b0, [x0, #640]
    72a4:	00009901 	udf	#39169
    72a8:	c5030000 	ld1sw	{z0.d}, p0/z, [x0, z3.d, uxtw]
    72ac:	0a000020 	and	w0, w1, w0
    72b0:	0004f938 	.inst	0x0004f938 ; undefined
    72b4:	006f4c00 	.inst	0x006f4c00 ; undefined
    72b8:	00000040 	udf	#64
    72bc:	00002400 	udf	#9216
    72c0:	00000000 	udf	#0
    72c4:	c19c0100 	smlall	za.d[w8, 0:3, vgx2], {z8.h-z9.h}, z12.h[0]
    72c8:	0100000a 	.inst	0x0100000a ; undefined
    72cc:	380a0072 	sturb	w18, [x3, #160]
    72d0:	00031301 	.inst	0x00031301 ; undefined
    72d4:	78910200 	ldursh	x0, [x16, #-240]
    72d8:	001c4b02 	.inst	0x001c4b02 ; undefined
    72dc:	01380a00 	.inst	0x01380a00 ; undefined
    72e0:	00000099 	udf	#153
    72e4:	24500300 	cmphs	p0.h, p0/z, z24.h, z16.h
    72e8:	330a0000 	bfi	w0, w0, #22, #1
    72ec:	000004f9 	udf	#1273
    72f0:	40006f28 	.inst	0x40006f28 ; undefined
    72f4:	00000000 	udf	#0
    72f8:	00000024 	udf	#36
    72fc:	00000000 	udf	#0
    7300:	0afc9c01 	.inst	0x0afc9c01 ; undefined
    7304:	72010000 	ands	w0, w0, #0x80000000
    7308:	01330a00 	.inst	0x01330a00 ; undefined
    730c:	00000313 	udf	#787
    7310:	02789102 	.inst	0x02789102 ; undefined
    7314:	00001c4b 	udf	#7243
    7318:	9901330a 	stlur	w10, [x24, #19]
    731c:	00000000 	udf	#0
    7320:	0024dd03 	.inst	0x0024dd03 ; NYI
    7324:	f92e0a00 	str	x0, [x16, #23568]
    7328:	04000004 	add	z4.b, p0/m, z4.b, z0.b
    732c:	0040006f 	.inst	0x0040006f ; undefined
    7330:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    7334:	00000000 	udf	#0
    7338:	01000000 	.inst	0x01000000 ; undefined
    733c:	000b379c 	.inst	0x000b379c ; undefined
    7340:	00720100 	.inst	0x00720100 ; undefined
    7344:	13012e0a 	sbfx	w10, w16, #1, #11
    7348:	02000003 	.inst	0x02000003 ; undefined
    734c:	4b027891 	sub	w17, w4, w2, lsl #30
    7350:	0a00001c 	and	w28, w0, w0
    7354:	0099012e 	.inst	0x0099012e ; undefined
    7358:	03000000 	.inst	0x03000000 ; undefined
    735c:	00002700 	udf	#9984
    7360:	04f9240a 	.inst	0x04f9240a ; undefined
    7364:	6ee00000 	.inst	0x6ee00000 ; undefined
    7368:	00004000 	udf	#16384
    736c:	00240000 	.inst	0x00240000 ; NYI
    7370:	00000000 	udf	#0
    7374:	9c010000 	ldr	q0, 9374 <GPR_FRAME_SIZE+0x9274>
    7378:	00000b72 	udf	#2930
    737c:	0a007201 	and	w1, w16, w0, lsl #28
    7380:	03130124 	.inst	0x03130124 ; undefined
    7384:	91020000 	add	x0, x0, #0x80
    7388:	1c4b0278 	ldr	s24, 9d3d4 <GPR_FRAME_SIZE+0x9d2d4>
    738c:	240a0000 	cmphs	p0.b, p0/z, z0.b, z10.b
    7390:	00009901 	udf	#39169
    7394:	e2040000 	.inst	0xe2040000 ; undefined
    7398:	0a000027 	and	w7, w1, w0
    739c:	006eb817 	.inst	0x006eb817 ; undefined
    73a0:	00000040 	udf	#64
    73a4:	00002800 	udf	#10240
    73a8:	00000000 	udf	#0
    73ac:	ac9c0100 	stp	q0, q0, [x8], #896
    73b0:	0700000b 	.inst	0x0700000b ; undefined
    73b4:	000025d5 	udf	#9685
    73b8:	ac01170a 	stnp	q10, q5, [x24, #32]
    73bc:	02000000 	.inst	0x02000000 ; undefined
    73c0:	76017891 	.inst	0x76017891 ; undefined
    73c4:	01170a00 	.inst	0x01170a00 ; undefined
    73c8:	00000307 	udf	#775
    73cc:	00709102 	.inst	0x00709102 ; undefined
    73d0:	0021ba03 	.inst	0x0021ba03 ; NYI
    73d4:	07140a00 	.inst	0x07140a00 ; undefined
    73d8:	9c000003 	ldr	q3, 73d8 <GPR_FRAME_SIZE+0x72d8>
    73dc:	0040006e 	.inst	0x0040006e ; undefined
    73e0:	1c000000 	ldr	s0, 73e0 <GPR_FRAME_SIZE+0x72e0>
    73e4:	00000000 	udf	#0
    73e8:	01000000 	.inst	0x01000000 ; undefined
    73ec:	000bdd9c 	.inst	0x000bdd9c ; undefined
    73f0:	25d50700 	cmpge	p0.d, p1/z, z24.d, #-11
    73f4:	140a0000 	b	2873f4 <GPR_FRAME_SIZE+0x2872f4>
    73f8:	0000ac01 	udf	#44033
    73fc:	78910200 	ldursh	x0, [x16, #-240]
    7400:	24c40300 	cmphs	p0.d, p0/z, z24.d, z4.d
    7404:	1e090000 	.inst	0x1e090000 ; undefined
    7408:	00000062 	udf	#98
    740c:	40006e84 	.inst	0x40006e84 ; undefined
    7410:	00000000 	udf	#0
    7414:	00000018 	udf	#24
    7418:	00000000 	udf	#0
    741c:	0c189c01 	.inst	0x0c189c01 ; undefined
    7420:	72010000 	ands	w0, w0, #0x80000000
    7424:	011e0900 	.inst	0x011e0900 ; undefined
    7428:	000002ef 	udf	#751
    742c:	02789102 	.inst	0x02789102 ; undefined
    7430:	00001c4b 	udf	#7243
    7434:	99011e09 	.inst	0x99011e09 ; undefined
    7438:	00000000 	udf	#0
    743c:	0026db03 	.inst	0x0026db03 ; NYI
    7440:	e3140900 	.inst	0xe3140900 ; undefined
    7444:	6c000002 	stnp	d2, d0, [x0]
    7448:	0040006e 	.inst	0x0040006e ; undefined
    744c:	18000000 	ldr	w0, 744c <GPR_FRAME_SIZE+0x734c>
    7450:	00000000 	udf	#0
    7454:	01000000 	.inst	0x01000000 ; undefined
    7458:	000c499c 	.inst	0x000c499c ; undefined
    745c:	25d50700 	cmpge	p0.d, p1/z, z24.d, #-11
    7460:	14090000 	b	247460 <GPR_FRAME_SIZE+0x247360>
    7464:	0000ac01 	udf	#44033
    7468:	78910200 	ldursh	x0, [x16, #-240]
    746c:	25340400 	whilelt	p0.b, w0, w20
    7470:	17080000 	b	fffffffffc207470 <__stack_el0_top+0xffffffffba6fb470>
    7474:	40006e44 	.inst	0x40006e44 ; undefined
    7478:	00000000 	udf	#0
    747c:	00000028 	udf	#40
    7480:	00000000 	udf	#0
    7484:	0c839c01 	.inst	0x0c839c01 ; undefined
    7488:	d5070000 	msr	s0_7_c0_c0_0, x0
    748c:	08000025 	stxrb	w0, w5, [x1]
    7490:	00ac0117 	.inst	0x00ac0117 ; undefined
    7494:	91020000 	add	x0, x0, #0x80
    7498:	00760178 	.inst	0x00760178 ; undefined
    749c:	c4011708 	ld1sb	{z8.d}, p5/z, [x24, z1.d, uxtw]
    74a0:	02000002 	.inst	0x02000002 ; undefined
    74a4:	04007091 	mls	z17.b, p4/m, z4.b, z0.b
    74a8:	000023b9 	udf	#9145
    74ac:	6e103f07 	.inst	0x6e103f07 ; undefined
    74b0:	00004000 	udf	#16384
    74b4:	00340000 	.inst	0x00340000 ; NYI
    74b8:	00000000 	udf	#0
    74bc:	9c010000 	ldr	q0, 94bc <GPR_FRAME_SIZE+0x93bc>
    74c0:	00000cc7 	udf	#3271
    74c4:	07007201 	.inst	0x07007201 ; undefined
    74c8:	0cc7013f 	ld4	{v31.8b-v2.8b}, [x9], x7
    74cc:	91020000 	add	x0, x0, #0x80
    74d0:	00760178 	.inst	0x00760178 ; undefined
    74d4:	62013f07 	.inst	0x62013f07 ; undefined
    74d8:	02000000 	.inst	0x02000000 ; undefined
    74dc:	4b027791 	sub	w17, w28, w2, lsl #29
    74e0:	0700001c 	.inst	0x0700001c ; undefined
    74e4:	008d013f 	.inst	0x008d013f ; undefined
    74e8:	0c000000 	st4	{v0.8b-v3.8b}, [x0]
    74ec:	00000263 	udf	#611
    74f0:	00220804 	.inst	0x00220804 ; NYI
    74f4:	d83a0700 	prfm	pldl1keep, 7b5d4 <GPR_FRAME_SIZE+0x7b4d4>
    74f8:	0040006d 	.inst	0x0040006d ; undefined
    74fc:	38000000 	sturb	w0, [x0]
    7500:	00000000 	udf	#0
    7504:	01000000 	.inst	0x01000000 ; undefined
    7508:	000d109c 	.inst	0x000d109c ; undefined
    750c:	00720100 	.inst	0x00720100 ; undefined
    7510:	c7013a07 	.inst	0xc7013a07 ; undefined
    7514:	0200000c 	.inst	0x0200000c ; undefined
    7518:	76017891 	.inst	0x76017891 ; undefined
    751c:	013a0700 	.inst	0x013a0700 ; undefined
    7520:	000004f9 	udf	#1273
    7524:	02779102 	.inst	0x02779102 ; undefined
    7528:	00001c4b 	udf	#7243
    752c:	8d013a07 	.inst	0x8d013a07 ; undefined
    7530:	00000000 	udf	#0
    7534:	0020fd04 	.inst	0x0020fd04 ; NYI
    7538:	a0350700 	st1b	{z0.b-z1.b}, pn9, [x24, x21]
    753c:	0040006d 	.inst	0x0040006d ; undefined
    7540:	38000000 	sturb	w0, [x0]
    7544:	00000000 	udf	#0
    7548:	01000000 	.inst	0x01000000 ; undefined
    754c:	000d549c 	.inst	0x000d549c ; undefined
    7550:	00720100 	.inst	0x00720100 ; undefined
    7554:	c7013507 	.inst	0xc7013507 ; undefined
    7558:	0200000c 	.inst	0x0200000c ; undefined
    755c:	76017891 	.inst	0x76017891 ; undefined
    7560:	01350700 	.inst	0x01350700 ; undefined
    7564:	000002a5 	udf	#677
    7568:	02749102 	.inst	0x02749102 ; undefined
    756c:	00001c4b 	udf	#7243
    7570:	8d013507 	.inst	0x8d013507 ; undefined
    7574:	00000000 	udf	#0
    7578:	00236604 	.inst	0x00236604 ; NYI
    757c:	68240700 	.inst	0x68240700 ; undefined
    7580:	0040006d 	.inst	0x0040006d ; undefined
    7584:	38000000 	sturb	w0, [x0]
    7588:	00000000 	udf	#0
    758c:	01000000 	.inst	0x01000000 ; undefined
    7590:	000d989c 	.inst	0x000d989c ; undefined
    7594:	00720100 	.inst	0x00720100 ; undefined
    7598:	c7012407 	.inst	0xc7012407 ; undefined
    759c:	0200000c 	.inst	0x0200000c ; undefined
    75a0:	76017891 	.inst	0x76017891 ; undefined
    75a4:	01240700 	.inst	0x01240700 ; undefined
    75a8:	00000062 	udf	#98
    75ac:	02779102 	.inst	0x02779102 ; undefined
    75b0:	00001c4b 	udf	#7243
    75b4:	8d012407 	.inst	0x8d012407 ; undefined
    75b8:	00000000 	udf	#0
    75bc:	0026b504 	.inst	0x0026b504 ; NYI
    75c0:	40170700 	.inst	0x40170700 ; undefined
    75c4:	0040006d 	.inst	0x0040006d ; undefined
    75c8:	28000000 	stnp	w0, w0, [x0]
    75cc:	00000000 	udf	#0
    75d0:	01000000 	.inst	0x01000000 ; undefined
    75d4:	000dd29c 	.inst	0x000dd29c ; undefined
    75d8:	25d50700 	cmpge	p0.d, p1/z, z24.d, #-11
    75dc:	17070000 	b	fffffffffc1c75dc <__stack_el0_top+0xffffffffba6bb5dc>
    75e0:	0000ac01 	udf	#44033
    75e4:	78910200 	ldursh	x0, [x16, #-240]
    75e8:	07007601 	.inst	0x07007601 ; undefined
    75ec:	02630117 	.inst	0x02630117 ; undefined
    75f0:	91020000 	add	x0, x0, #0x80
    75f4:	85030070 	.inst	0x85030070 ; undefined
    75f8:	06000025 	.inst	0x06000025 ; undefined
    75fc:	0004f951 	.inst	0x0004f951 ; undefined
    7600:	006d1c00 	.inst	0x006d1c00 ; undefined
    7604:	00000040 	udf	#64
    7608:	00002400 	udf	#9216
    760c:	00000000 	udf	#0
    7610:	0d9c0100 	st1	{v0.b}[0], [x8], x28
    7614:	0100000e 	.inst	0x0100000e ; undefined
    7618:	51060072 	sub	w18, w3, #0x180
    761c:	00024b01 	.inst	0x00024b01 ; undefined
    7620:	78910200 	ldursh	x0, [x16, #-240]
    7624:	001c4b02 	.inst	0x001c4b02 ; undefined
    7628:	01510600 	.inst	0x01510600 ; undefined
    762c:	00000099 	udf	#153
    7630:	22f70300 	.inst	0x22f70300 ; undefined
    7634:	4c060000 	.inst	0x4c060000 ; undefined
    7638:	000004f9 	udf	#1273
    763c:	40006cf8 	.inst	0x40006cf8 ; undefined
    7640:	00000000 	udf	#0
    7644:	00000024 	udf	#36
    7648:	00000000 	udf	#0
    764c:	0e489c01 	.inst	0x0e489c01 ; undefined
    7650:	72010000 	ands	w0, w0, #0x80000000
    7654:	014c0600 	.inst	0x014c0600 ; undefined
    7658:	0000024b 	udf	#587
    765c:	02789102 	.inst	0x02789102 ; undefined
    7660:	00001c4b 	udf	#7243
    7664:	99014c06 	.inst	0x99014c06 ; undefined
    7668:	00000000 	udf	#0
    766c:	00271b03 	.inst	0x00271b03 ; NYI
    7670:	f9470600 	ldr	x0, [x16, #3592]
    7674:	d4000004 	.inst	0xd4000004 ; undefined
    7678:	0040006c 	.inst	0x0040006c ; undefined
    767c:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    7680:	00000000 	udf	#0
    7684:	01000000 	.inst	0x01000000 ; undefined
    7688:	000e839c 	.inst	0x000e839c ; undefined
    768c:	00720100 	.inst	0x00720100 ; undefined
    7690:	4b014706 	sub	w6, w24, w1, lsl #17
    7694:	02000002 	.inst	0x02000002 ; undefined
    7698:	4b027891 	sub	w17, w4, w2, lsl #30
    769c:	0600001c 	.inst	0x0600001c ; undefined
    76a0:	00990147 	.inst	0x00990147 ; undefined
    76a4:	03000000 	.inst	0x03000000 ; undefined
    76a8:	00002114 	udf	#8468
    76ac:	04f93306 	bic	z6.d, z24.d, z25.d
    76b0:	6cb00000 	stp	d0, d0, [x0], #-256
    76b4:	00004000 	udf	#16384
    76b8:	00240000 	.inst	0x00240000 ; NYI
    76bc:	00000000 	udf	#0
    76c0:	9c010000 	ldr	q0, 96c0 <GPR_FRAME_SIZE+0x95c0>
    76c4:	00000ebe 	udf	#3774
    76c8:	06007201 	.inst	0x06007201 ; undefined
    76cc:	024b0133 	.inst	0x024b0133 ; undefined
    76d0:	91020000 	add	x0, x0, #0x80
    76d4:	1c4b0278 	ldr	s24, 9d720 <GPR_FRAME_SIZE+0x9d620>
    76d8:	33060000 	bfi	w0, w0, #26, #1
    76dc:	00009901 	udf	#39169
    76e0:	ac040000 	stnp	q0, q0, [x0, #128]
    76e4:	06000027 	.inst	0x06000027 ; undefined
    76e8:	006c7824 	.inst	0x006c7824 ; undefined
    76ec:	00000040 	udf	#64
    76f0:	00003800 	udf	#14336
    76f4:	00000000 	udf	#0
    76f8:	029c0100 	.inst	0x029c0100 ; undefined
    76fc:	0100000f 	.inst	0x0100000f ; undefined
    7700:	24060072 	cmphi	p2.b, p0/z, z3.b, z6.b
    7704:	000f0201 	.inst	0x000f0201 ; undefined
    7708:	78910200 	ldursh	x0, [x16, #-240]
    770c:	06007601 	.inst	0x06007601 ; undefined
    7710:	00620124 	.inst	0x00620124 ; undefined
    7714:	91020000 	add	x0, x0, #0x80
    7718:	1c4b0277 	ldr	s23, 9d764 <GPR_FRAME_SIZE+0x9d664>
    771c:	24060000 	cmphs	p0.b, p0/z, z0.b, z6.b
    7720:	00008d01 	udf	#36097
    7724:	3f0c0000 	.inst	0x3f0c0000 ; undefined
    7728:	04000002 	add	z2.b, p0/m, z2.b, z0.b
    772c:	0000227d 	udf	#8829
    7730:	6c501706 	ldnp	d6, d5, [x24, #256]
    7734:	00004000 	udf	#16384
    7738:	00280000 	.inst	0x00280000 ; NYI
    773c:	00000000 	udf	#0
    7740:	9c010000 	ldr	q0, 9740 <GPR_FRAME_SIZE+0x9640>
    7744:	00000f41 	udf	#3905
    7748:	0025d507 	.inst	0x0025d507 ; NYI
    774c:	01170600 	.inst	0x01170600 ; undefined
    7750:	000000ac 	udf	#172
    7754:	01789102 	.inst	0x01789102 ; undefined
    7758:	17060076 	b	fffffffffc187930 <__stack_el0_top+0xffffffffba67b930>
    775c:	00023f01 	.inst	0x00023f01 ; undefined
    7760:	70910200 	adr	x0, fffffffffff297a3 <__stack_el0_top+0xffffffffbe41d7a3>
    7764:	276c0300 	.inst	0x276c0300 ; undefined
    7768:	14060000 	b	187768 <GPR_FRAME_SIZE+0x187668>
    776c:	0000023f 	udf	#575
    7770:	40006c34 	.inst	0x40006c34 ; undefined
    7774:	00000000 	udf	#0
    7778:	0000001c 	udf	#28
    777c:	00000000 	udf	#0
    7780:	0f729c01 	.inst	0x0f729c01 ; undefined
    7784:	d5070000 	msr	s0_7_c0_c0_0, x0
    7788:	06000025 	.inst	0x06000025 ; undefined
    778c:	00ac0114 	.inst	0x00ac0114 ; undefined
    7790:	91020000 	add	x0, x0, #0x80
    7794:	4c040078 	.inst	0x4c040078 ; undefined
    7798:	05000022 	orr	z2.s, z2.s, #0x3
    779c:	006bfc63 	.inst	0x006bfc63 ; undefined
    77a0:	00000040 	udf	#64
    77a4:	00003800 	udf	#14336
    77a8:	00000000 	udf	#0
    77ac:	b69c0100 	tbz	x0, #51, fffffffffffff7cc <__stack_el0_top+0xffffffffbe4f37cc>
    77b0:	0100000f 	.inst	0x0100000f ; undefined
    77b4:	63050072 	.inst	0x63050072 ; undefined
    77b8:	000fb601 	.inst	0x000fb601 ; undefined
    77bc:	78910200 	ldursh	x0, [x16, #-240]
    77c0:	05007601 	orr	z1.b, z1.b, #0x4
    77c4:	04f90163 	add	z3.d, z11.d, z25.d
    77c8:	91020000 	add	x0, x0, #0x80
    77cc:	1c4b0277 	ldr	s23, 9d818 <GPR_FRAME_SIZE+0x9d718>
    77d0:	63050000 	.inst	0x63050000 ; undefined
    77d4:	00008d01 	udf	#36097
    77d8:	1b0c0000 	madd	w0, w0, w12, w0
    77dc:	04000002 	add	z2.b, p0/m, z2.b, z0.b
    77e0:	00002474 	udf	#9332
    77e4:	6bc45905 	.inst	0x6bc45905 ; undefined
    77e8:	00004000 	udf	#16384
    77ec:	00380000 	.inst	0x00380000 ; NYI
    77f0:	00000000 	udf	#0
    77f4:	9c010000 	ldr	q0, 97f4 <GPR_FRAME_SIZE+0x96f4>
    77f8:	00000fff 	udf	#4095
    77fc:	05007201 	orr	z1.s, z1.s, #0xfffc0007
    7800:	0fb60159 	fmlal	v25.2s, v10.2h, v6.h[3]
    7804:	91020000 	add	x0, x0, #0x80
    7808:	00760178 	.inst	0x00760178 ; undefined
    780c:	f9015905 	str	x5, [x8, #688]
    7810:	02000004 	.inst	0x02000004 ; undefined
    7814:	4b027791 	sub	w17, w28, w2, lsl #29
    7818:	0500001c 	orr	z28.s, z28.s, #0x1
    781c:	008d0159 	.inst	0x008d0159 ; undefined
    7820:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    7824:	000027c3 	udf	#10179
    7828:	6b8c4f05 	subs	w5, w24, w12, asr #19
    782c:	00004000 	udf	#16384
    7830:	00380000 	.inst	0x00380000 ; NYI
    7834:	00000000 	udf	#0
    7838:	9c010000 	ldr	q0, 9838 <GPR_FRAME_SIZE+0x9738>
    783c:	00001043 	udf	#4163
    7840:	05007201 	orr	z1.s, z1.s, #0xfffc0007
    7844:	0fb6014f 	fmlal	v15.2s, v10.2h, v6.h[3]
    7848:	91020000 	add	x0, x0, #0x80
    784c:	00760178 	.inst	0x00760178 ; undefined
    7850:	f9014f05 	str	x5, [x24, #664]
    7854:	02000004 	.inst	0x02000004 ; undefined
    7858:	4b027791 	sub	w17, w28, w2, lsl #29
    785c:	0500001c 	orr	z28.s, z28.s, #0x1
    7860:	008d014f 	.inst	0x008d014f ; undefined
    7864:	03000000 	.inst	0x03000000 ; undefined
    7868:	0000248c 	udf	#9356
    786c:	04f93605 	xar	z5.d, z5.d, z16.d, #7
    7870:	6b680000 	.inst	0x6b680000 ; undefined
    7874:	00004000 	udf	#16384
    7878:	00240000 	.inst	0x00240000 ; NYI
    787c:	00000000 	udf	#0
    7880:	9c010000 	ldr	q0, 9880 <GPR_FRAME_SIZE+0x9780>
    7884:	0000107e 	udf	#4222
    7888:	05007201 	orr	z1.s, z1.s, #0xfffc0007
    788c:	02270136 	.inst	0x02270136 ; undefined
    7890:	91020000 	add	x0, x0, #0x80
    7894:	1c4b0278 	ldr	s24, 9d8e0 <GPR_FRAME_SIZE+0x9d7e0>
    7898:	36050000 	tbz	w0, #0, 1898 <GPR_FRAME_SIZE+0x1798>
    789c:	00009901 	udf	#39169
    78a0:	dd030000 	.inst	0xdd030000 ; undefined
    78a4:	05000022 	orr	z2.s, z2.s, #0x3
    78a8:	0004f931 	.inst	0x0004f931 ; undefined
    78ac:	006b4400 	.inst	0x006b4400 ; undefined
    78b0:	00000040 	udf	#64
    78b4:	00002400 	udf	#9216
    78b8:	00000000 	udf	#0
    78bc:	b99c0100 	ldrsw	x0, [x8, #7168]
    78c0:	01000010 	.inst	0x01000010 ; undefined
    78c4:	31050072 	adds	w18, w3, #0x140
    78c8:	00022701 	.inst	0x00022701 ; undefined
    78cc:	78910200 	ldursh	x0, [x16, #-240]
    78d0:	001c4b02 	.inst	0x001c4b02 ; undefined
    78d4:	01310500 	.inst	0x01310500 ; undefined
    78d8:	00000099 	udf	#153
    78dc:	25580400 	cmpge	p0.h, p1/z, z0.h, #-8
    78e0:	17050000 	b	fffffffffc1478e0 <__stack_el0_top+0xffffffffba63b8e0>
    78e4:	40006b1c 	.inst	0x40006b1c ; undefined
    78e8:	00000000 	udf	#0
    78ec:	00000028 	udf	#40
    78f0:	00000000 	udf	#0
    78f4:	10f39c01 	adr	x1, fffffffffffeec74 <__stack_el0_top+0xffffffffbe4e2c74>
    78f8:	d5070000 	msr	s0_7_c0_c0_0, x0
    78fc:	05000025 	orr	z5.s, z5.s, #0x3
    7900:	00ac0117 	.inst	0x00ac0117 ; undefined
    7904:	91020000 	add	x0, x0, #0x80
    7908:	00760178 	.inst	0x00760178 ; undefined
    790c:	1b011705 	madd	w5, w24, w1, w5
    7910:	02000002 	.inst	0x02000002 ; undefined
    7914:	03007091 	.inst	0x03007091 ; undefined
    7918:	000023cf 	udf	#9167
    791c:	021b1405 	.inst	0x021b1405 ; undefined
    7920:	6b000000 	subs	w0, w0, w0
    7924:	00004000 	udf	#16384
    7928:	001c0000 	.inst	0x001c0000 ; undefined
    792c:	00000000 	udf	#0
    7930:	9c010000 	ldr	q0, 9930 <GPR_FRAME_SIZE+0x9830>
    7934:	00001124 	udf	#4388
    7938:	0025d507 	.inst	0x0025d507 ; NYI
    793c:	01140500 	.inst	0x01140500 ; undefined
    7940:	000000ac 	udf	#172
    7944:	00789102 	.inst	0x00789102 ; undefined
    7948:	00226704 	.inst	0x00226704 ; NYI
    794c:	d0710400 	adrp	x0, e2089000 <__stack_el0_top+0xa057d000>
    7950:	0040006a 	.inst	0x0040006a ; undefined
    7954:	30000000 	adr	x0, 7955 <GPR_FRAME_SIZE+0x7855>
    7958:	00000000 	udf	#0
    795c:	01000000 	.inst	0x01000000 ; undefined
    7960:	0011689c 	.inst	0x0011689c ; undefined
    7964:	00720100 	.inst	0x00720100 ; undefined
    7968:	68017104 	.inst	0x68017104 ; undefined
    796c:	02000011 	.inst	0x02000011 ; undefined
    7970:	76017891 	.inst	0x76017891 ; undefined
    7974:	01710400 	.inst	0x01710400 ; undefined
    7978:	000004f9 	udf	#1273
    797c:	02779102 	.inst	0x02779102 ; undefined
    7980:	00001c4b 	udf	#7243
    7984:	8d017104 	.inst	0x8d017104 ; undefined
    7988:	00000000 	udf	#0
    798c:	0001f70c 	.inst	0x0001f70c ; undefined
    7990:	27480400 	.inst	0x27480400 ; undefined
    7994:	6c040000 	stnp	d0, d0, [x0, #64]
    7998:	40006a98 	.inst	0x40006a98 ; undefined
    799c:	00000000 	udf	#0
    79a0:	00000038 	udf	#56
    79a4:	00000000 	udf	#0
    79a8:	11b19c01 	.inst	0x11b19c01 ; undefined
    79ac:	72010000 	ands	w0, w0, #0x80000000
    79b0:	016c0400 	.inst	0x016c0400 ; undefined
    79b4:	00001168 	udf	#4456
    79b8:	01789102 	.inst	0x01789102 ; undefined
    79bc:	6c040076 	stnp	d22, d0, [x3, #64]
    79c0:	0004f901 	.inst	0x0004f901 ; undefined
    79c4:	77910200 	.inst	0x77910200 ; undefined
    79c8:	001c4b02 	.inst	0x001c4b02 ; undefined
    79cc:	016c0400 	.inst	0x016c0400 ; undefined
    79d0:	0000008d 	udf	#141
    79d4:	21540400 	.inst	0x21540400 ; undefined
    79d8:	67040000 	.inst	0x67040000 ; undefined
    79dc:	40006a60 	.inst	0x40006a60 ; undefined
    79e0:	00000000 	udf	#0
    79e4:	00000038 	udf	#56
    79e8:	00000000 	udf	#0
    79ec:	11f59c01 	.inst	0x11f59c01 ; undefined
    79f0:	72010000 	ands	w0, w0, #0x80000000
    79f4:	01670400 	.inst	0x01670400 ; undefined
    79f8:	00001168 	udf	#4456
    79fc:	01789102 	.inst	0x01789102 ; undefined
    7a00:	67040076 	.inst	0x67040076 ; undefined
    7a04:	0004f901 	.inst	0x0004f901 ; undefined
    7a08:	77910200 	.inst	0x77910200 ; undefined
    7a0c:	001c4b02 	.inst	0x001c4b02 ; undefined
    7a10:	01670400 	.inst	0x01670400 ; undefined
    7a14:	0000008d 	udf	#141
    7a18:	251e0300 	cmpge	p0.b, p0/z, z24.b, #-2
    7a1c:	62040000 	.inst	0x62040000 ; undefined
    7a20:	000004f9 	udf	#1273
    7a24:	40006a3c 	.inst	0x40006a3c ; undefined
    7a28:	00000000 	udf	#0
    7a2c:	00000024 	udf	#36
    7a30:	00000000 	udf	#0
    7a34:	12309c01 	and	w1, w0, #0xff00ff
    7a38:	72010000 	ands	w0, w0, #0x80000000
    7a3c:	01620400 	.inst	0x01620400 ; undefined
    7a40:	00000203 	udf	#515
    7a44:	02789102 	.inst	0x02789102 ; undefined
    7a48:	00001c4b 	udf	#7243
    7a4c:	99016204 	stlur	w4, [x16, #22]
    7a50:	00000000 	udf	#0
    7a54:	00254404 	.inst	0x00254404 ; NYI
    7a58:	04580400 	orr	z0.h, p1/m, z0.h, z0.h
    7a5c:	0040006a 	.inst	0x0040006a ; undefined
    7a60:	38000000 	sturb	w0, [x0]
    7a64:	00000000 	udf	#0
    7a68:	01000000 	.inst	0x01000000 ; undefined
    7a6c:	0012749c 	.inst	0x0012749c ; undefined
    7a70:	00720100 	.inst	0x00720100 ; undefined
    7a74:	68015804 	.inst	0x68015804 ; undefined
    7a78:	02000011 	.inst	0x02000011 ; undefined
    7a7c:	76017891 	.inst	0x76017891 ; undefined
    7a80:	01580400 	.inst	0x01580400 ; undefined
    7a84:	000004f9 	udf	#1273
    7a88:	02779102 	.inst	0x02779102 ; undefined
    7a8c:	00001c4b 	udf	#7243
    7a90:	8d015804 	.inst	0x8d015804 ; undefined
    7a94:	00000000 	udf	#0
    7a98:	0026c504 	.inst	0x0026c504 ; NYI
    7a9c:	cc290400 	.inst	0xcc290400 ; undefined
    7aa0:	00400069 	.inst	0x00400069 ; undefined
    7aa4:	38000000 	sturb	w0, [x0]
    7aa8:	00000000 	udf	#0
    7aac:	01000000 	.inst	0x01000000 ; undefined
    7ab0:	0012b89c 	.inst	0x0012b89c ; undefined
    7ab4:	00720100 	.inst	0x00720100 ; undefined
    7ab8:	68012904 	.inst	0x68012904 ; undefined
    7abc:	02000011 	.inst	0x02000011 ; undefined
    7ac0:	76017891 	.inst	0x76017891 ; undefined
    7ac4:	01290400 	.inst	0x01290400 ; undefined
    7ac8:	000004f9 	udf	#1273
    7acc:	02779102 	.inst	0x02779102 ; undefined
    7ad0:	00001c4b 	udf	#7243
    7ad4:	8d012904 	.inst	0x8d012904 ; undefined
    7ad8:	00000000 	udf	#0
    7adc:	00241203 	.inst	0x00241203 ; NYI
    7ae0:	f9240400 	str	x0, [x0, #18440]
    7ae4:	a8000004 	stnp	x4, x0, [x0]
    7ae8:	00400069 	.inst	0x00400069 ; undefined
    7aec:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    7af0:	00000000 	udf	#0
    7af4:	01000000 	.inst	0x01000000 ; undefined
    7af8:	0012f39c 	.inst	0x0012f39c ; undefined
    7afc:	00720100 	.inst	0x00720100 ; undefined
    7b00:	03012404 	.inst	0x03012404 ; undefined
    7b04:	02000002 	.inst	0x02000002 ; undefined
    7b08:	4b027891 	sub	w17, w4, w2, lsl #30
    7b0c:	0400001c 	add	z28.b, p0/m, z28.b, z0.b
    7b10:	00990124 	.inst	0x00990124 ; undefined
    7b14:	04000000 	add	z0.b, p0/m, z0.b, z0.b
    7b18:	000024b4 	udf	#9396
    7b1c:	69801704 	stgp	x4, x5, [x24, #0]!
    7b20:	00004000 	udf	#16384
    7b24:	00280000 	.inst	0x00280000 ; NYI
    7b28:	00000000 	udf	#0
    7b2c:	9c010000 	ldr	q0, 9b2c <GPR_FRAME_SIZE+0x9a2c>
    7b30:	0000132d 	udf	#4909
    7b34:	0025d507 	.inst	0x0025d507 ; NYI
    7b38:	01170400 	.inst	0x01170400 ; undefined
    7b3c:	000000ac 	udf	#172
    7b40:	01789102 	.inst	0x01789102 ; undefined
    7b44:	17040076 	b	fffffffffc107d1c <__stack_el0_top+0xffffffffba5fbd1c>
    7b48:	0001f701 	.inst	0x0001f701 ; undefined
    7b4c:	70910200 	adr	x0, fffffffffff29b8f <__stack_el0_top+0xffffffffbe41db8f>
    7b50:	25680300 	whilege	p0.h, w24, w8
    7b54:	14040000 	b	107b54 <GPR_FRAME_SIZE+0x107a54>
    7b58:	000001f7 	udf	#503
    7b5c:	40006964 	.inst	0x40006964 ; undefined
    7b60:	00000000 	udf	#0
    7b64:	0000001c 	udf	#28
    7b68:	00000000 	udf	#0
    7b6c:	135e9c01 	.inst	0x135e9c01 ; undefined
    7b70:	d5070000 	msr	s0_7_c0_c0_0, x0
    7b74:	04000025 	add	z5.b, p0/m, z5.b, z1.b
    7b78:	00ac0114 	.inst	0x00ac0114 ; undefined
    7b7c:	91020000 	add	x0, x0, #0x80
    7b80:	0d030078 	.inst	0x0d030078 ; undefined
    7b84:	03000023 	.inst	0x03000023 ; undefined
    7b88:	0004f96a 	.inst	0x0004f96a ; undefined
    7b8c:	00694000 	.inst	0x00694000 ; undefined
    7b90:	00000040 	udf	#64
    7b94:	00002400 	udf	#9216
    7b98:	00000000 	udf	#0
    7b9c:	999c0100 	ldapursw	x0, [x8, #-64]
    7ba0:	01000013 	.inst	0x01000013 ; undefined
    7ba4:	6a030072 	ands	w18, w3, w3
    7ba8:	0001df01 	.inst	0x0001df01 ; undefined
    7bac:	78910200 	ldursh	x0, [x16, #-240]
    7bb0:	001c4b02 	.inst	0x001c4b02 ; undefined
    7bb4:	016a0300 	.inst	0x016a0300 ; undefined
    7bb8:	00000099 	udf	#153
    7bbc:	23de0400 	.inst	0x23de0400 ; undefined
    7bc0:	65030000 	bfadd	z0.h, z0.h, z3.h
    7bc4:	40006908 	.inst	0x40006908 ; undefined
    7bc8:	00000000 	udf	#0
    7bcc:	00000038 	udf	#56
    7bd0:	00000000 	udf	#0
    7bd4:	13dd9c01 	.inst	0x13dd9c01 ; undefined
    7bd8:	72010000 	ands	w0, w0, #0x80000000
    7bdc:	01650300 	.inst	0x01650300 ; undefined
    7be0:	000013dd 	udf	#5085
    7be4:	01789102 	.inst	0x01789102 ; undefined
    7be8:	65030076 	bfadd	z22.h, z3.h, z3.h
    7bec:	0004f901 	.inst	0x0004f901 ; undefined
    7bf0:	77910200 	.inst	0x77910200 ; undefined
    7bf4:	001c4b02 	.inst	0x001c4b02 ; undefined
    7bf8:	01650300 	.inst	0x01650300 ; undefined
    7bfc:	0000008d 	udf	#141
    7c00:	01d30c00 	.inst	0x01d30c00 ; undefined
    7c04:	ea030000 	ands	x0, x0, x3
    7c08:	03000026 	.inst	0x03000026 ; undefined
    7c0c:	0004f965 	.inst	0x0004f965 ; undefined
    7c10:	0068e400 	.inst	0x0068e400 ; undefined
    7c14:	00000040 	udf	#64
    7c18:	00002400 	udf	#9216
    7c1c:	00000000 	udf	#0
    7c20:	1d9c0100 	.inst	0x1d9c0100 ; undefined
    7c24:	01000014 	.inst	0x01000014 ; undefined
    7c28:	65030072 	bfadd	z18.h, z3.h, z3.h
    7c2c:	0001df01 	.inst	0x0001df01 ; undefined
    7c30:	78910200 	ldursh	x0, [x16, #-240]
    7c34:	001c4b02 	.inst	0x001c4b02 ; undefined
    7c38:	01650300 	.inst	0x01650300 ; undefined
    7c3c:	00000099 	udf	#153
    7c40:	21a20400 	.inst	0x21a20400 ; undefined
    7c44:	52030000 	eor	w0, w0, #0x20000000
    7c48:	400068ac 	.inst	0x400068ac ; undefined
    7c4c:	00000000 	udf	#0
    7c50:	00000038 	udf	#56
    7c54:	00000000 	udf	#0
    7c58:	14619c01 	b	186ec5c <GPR_FRAME_SIZE+0x186eb5c>
    7c5c:	72010000 	ands	w0, w0, #0x80000000
    7c60:	01520300 	.inst	0x01520300 ; undefined
    7c64:	000013dd 	udf	#5085
    7c68:	01789102 	.inst	0x01789102 ; undefined
    7c6c:	52030076 	eor	w22, w3, #0x20000000
    7c70:	0004f901 	.inst	0x0004f901 ; undefined
    7c74:	77910200 	.inst	0x77910200 ; undefined
    7c78:	001c4b02 	.inst	0x001c4b02 ; undefined
    7c7c:	01520300 	.inst	0x01520300 ; undefined
    7c80:	0000008d 	udf	#141
    7c84:	23250300 	.inst	0x23250300 ; undefined
    7c88:	52030000 	eor	w0, w0, #0x20000000
    7c8c:	000004f9 	udf	#1273
    7c90:	40006888 	.inst	0x40006888 ; undefined
    7c94:	00000000 	udf	#0
    7c98:	00000024 	udf	#36
    7c9c:	00000000 	udf	#0
    7ca0:	149c9c01 	b	272eca4 <GPR_FRAME_SIZE+0x272eba4>
    7ca4:	72010000 	ands	w0, w0, #0x80000000
    7ca8:	01520300 	.inst	0x01520300 ; undefined
    7cac:	000001df 	udf	#479
    7cb0:	02789102 	.inst	0x02789102 ; undefined
    7cb4:	00001c4b 	udf	#7243
    7cb8:	99015203 	stlur	w3, [x16, #21]
    7cbc:	00000000 	udf	#0
    7cc0:	00238f03 	.inst	0x00238f03 ; NYI
    7cc4:	f9430300 	ldr	x0, [x24, #1536]
    7cc8:	64000004 	.inst	0x64000004 ; undefined
    7ccc:	00400068 	.inst	0x00400068 ; undefined
    7cd0:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
    7cd4:	00000000 	udf	#0
    7cd8:	01000000 	.inst	0x01000000 ; undefined
    7cdc:	0014d79c 	.inst	0x0014d79c ; undefined
    7ce0:	00720100 	.inst	0x00720100 ; undefined
    7ce4:	df014303 	.inst	0xdf014303 ; undefined
    7ce8:	02000001 	.inst	0x02000001 ; undefined
    7cec:	4b027891 	sub	w17, w4, w2, lsl #30
    7cf0:	0300001c 	.inst	0x0300001c ; undefined
    7cf4:	00990143 	.inst	0x00990143 ; undefined
    7cf8:	03000000 	.inst	0x03000000 ; undefined
    7cfc:	000022ac 	udf	#8876
    7d00:	04f93e03 	nbsl	z3.d, z3.d, z25.d, z16.d
    7d04:	68400000 	.inst	0x68400000 ; undefined
    7d08:	00004000 	udf	#16384
    7d0c:	00240000 	.inst	0x00240000 ; NYI
    7d10:	00000000 	udf	#0
    7d14:	9c010000 	ldr	q0, 9d14 <GPR_FRAME_SIZE+0x9c14>
    7d18:	00001512 	udf	#5394
    7d1c:	03007201 	.inst	0x03007201 ; undefined
    7d20:	01df013e 	.inst	0x01df013e ; undefined
    7d24:	91020000 	add	x0, x0, #0x80
    7d28:	1c4b0278 	ldr	s24, 9dd74 <GPR_FRAME_SIZE+0x9dc74>
    7d2c:	3e030000 	.inst	0x3e030000 ; undefined
    7d30:	00009901 	udf	#39169
    7d34:	3c040000 	stur	b0, [x0, #64]
    7d38:	03000021 	.inst	0x03000021 ; undefined
    7d3c:	00681024 	.inst	0x00681024 ; undefined
    7d40:	00000040 	udf	#64
    7d44:	00003000 	udf	#12288
    7d48:	00000000 	udf	#0
    7d4c:	569c0100 	.inst	0x569c0100 ; undefined
    7d50:	01000015 	.inst	0x01000015 ; undefined
    7d54:	24030072 	cmphi	p2.b, p0/z, z3.b, z3.b
    7d58:	0013dd01 	.inst	0x0013dd01 ; undefined
    7d5c:	78910200 	ldursh	x0, [x16, #-240]
    7d60:	03007601 	.inst	0x03007601 ; undefined
    7d64:	04f90124 	add	z4.d, z9.d, z25.d
    7d68:	91020000 	add	x0, x0, #0x80
    7d6c:	1c4b0277 	ldr	s23, 9ddb8 <GPR_FRAME_SIZE+0x9dcb8>
    7d70:	24030000 	cmphs	p0.b, p0/z, z0.b, z3.b
    7d74:	00008d01 	udf	#36097
    7d78:	01040000 	.inst	0x01040000 ; undefined
    7d7c:	03000025 	.inst	0x03000025 ; undefined
    7d80:	0067e817 	.inst	0x0067e817 ; undefined
    7d84:	00000040 	udf	#64
    7d88:	00002800 	udf	#10240
    7d8c:	00000000 	udf	#0
    7d90:	909c0100 	adrp	x0, ffffffff38027000 <__stack_el0_top+0xfffffffef651b000>
    7d94:	07000015 	.inst	0x07000015 ; undefined
    7d98:	000025d5 	udf	#9685
    7d9c:	ac011703 	stnp	q3, q5, [x24, #32]
    7da0:	02000000 	.inst	0x02000000 ; undefined
    7da4:	76017891 	.inst	0x76017891 ; undefined
    7da8:	01170300 	.inst	0x01170300 ; undefined
    7dac:	000001d3 	udf	#467
    7db0:	00709102 	.inst	0x00709102 ; undefined
    7db4:	00222a03 	.inst	0x00222a03 ; NYI
    7db8:	d3140300 	.inst	0xd3140300 ; undefined
    7dbc:	cc000001 	.inst	0xcc000001 ; undefined
    7dc0:	00400067 	.inst	0x00400067 ; undefined
    7dc4:	1c000000 	ldr	s0, 7dc4 <GPR_FRAME_SIZE+0x7cc4>
    7dc8:	00000000 	udf	#0
    7dcc:	01000000 	.inst	0x01000000 ; undefined
    7dd0:	0015c19c 	.inst	0x0015c19c ; undefined
    7dd4:	25d50700 	cmpge	p0.d, p1/z, z24.d, #-11
    7dd8:	14030000 	b	c7dd8 <GPR_FRAME_SIZE+0xc7cd8>
    7ddc:	0000ac01 	udf	#44033
    7de0:	78910200 	ldursh	x0, [x16, #-240]
    7de4:	28070400 	stnp	w0, w1, [x0, #56]
    7de8:	23020000 	.inst	0x23020000 ; undefined
    7dec:	4000679c 	.inst	0x4000679c ; undefined
    7df0:	00000000 	udf	#0
    7df4:	00000030 	udf	#48
    7df8:	00000000 	udf	#0
    7dfc:	16059c01 	b	fffffffff816ee00 <__stack_el0_top+0xffffffffb6662e00>
    7e00:	72010000 	ands	w0, w0, #0x80000000
    7e04:	01230200 	.inst	0x01230200 ; undefined
    7e08:	00001605 	udf	#5637
    7e0c:	01789102 	.inst	0x01789102 ; undefined
    7e10:	23020076 	.inst	0x23020076 ; undefined
    7e14:	00007a01 	udf	#31233
    7e18:	76910200 	.inst	0x76910200 ; undefined
    7e1c:	001c4b02 	.inst	0x001c4b02 ; undefined
    7e20:	01230200 	.inst	0x01230200 ; undefined
    7e24:	0000008d 	udf	#141
    7e28:	01b40c00 	.inst	0x01b40c00 ; undefined
    7e2c:	28040000 	stnp	w0, w0, [x0, #32]
    7e30:	02000024 	.inst	0x02000024 ; undefined
    7e34:	00677417 	.inst	0x00677417 ; undefined
    7e38:	00000040 	udf	#64
    7e3c:	00002800 	udf	#10240
    7e40:	00000000 	udf	#0
    7e44:	449c0100 	sdot	z0.s, z8.b, z28.b
    7e48:	07000016 	.inst	0x07000016 ; undefined
    7e4c:	000025d5 	udf	#9685
    7e50:	ac011702 	stnp	q2, q5, [x24, #32]
    7e54:	02000000 	.inst	0x02000000 ; undefined
    7e58:	76017891 	.inst	0x76017891 ; undefined
    7e5c:	01170200 	.inst	0x01170200 ; undefined
    7e60:	000001b4 	udf	#436
    7e64:	00709102 	.inst	0x00709102 ; undefined
    7e68:	0027f204 	.inst	0x0027f204 ; NYI
    7e6c:	44240100 	.inst	0x44240100 ; undefined
    7e70:	00400067 	.inst	0x00400067 ; undefined
    7e74:	30000000 	adr	x0, 7e75 <GPR_FRAME_SIZE+0x7d75>
    7e78:	00000000 	udf	#0
    7e7c:	01000000 	.inst	0x01000000 ; undefined
    7e80:	0016889c 	.inst	0x0016889c ; undefined
    7e84:	00720100 	.inst	0x00720100 ; undefined
    7e88:	88012401 	stxr	w1, w1, [x0]
    7e8c:	02000016 	.inst	0x02000016 ; undefined
    7e90:	76017891 	.inst	0x76017891 ; undefined
    7e94:	01240100 	.inst	0x01240100 ; undefined
    7e98:	0000007a 	udf	#122
    7e9c:	02769102 	.inst	0x02769102 ; undefined
    7ea0:	00001c4b 	udf	#7243
    7ea4:	8d012401 	.inst	0x8d012401 ; undefined
    7ea8:	00000000 	udf	#0
    7eac:	0001950c 	.inst	0x0001950c ; undefined
    7eb0:	23a91900 	.inst	0x23a91900 ; undefined
    7eb4:	18010000 	ldr	w0, 9eb4 <GPR_FRAME_SIZE+0x9db4>
    7eb8:	00671c01 	.inst	0x00671c01 ; undefined
    7ebc:	00000040 	udf	#64
    7ec0:	00002800 	udf	#10240
    7ec4:	00000000 	udf	#0
    7ec8:	079c0100 	.inst	0x079c0100 ; undefined
    7ecc:	000025d5 	udf	#9685
    7ed0:	ac011801 	stnp	q1, q6, [x0, #32]
    7ed4:	02000000 	.inst	0x02000000 ; undefined
    7ed8:	76017891 	.inst	0x76017891 ; undefined
    7edc:	01180100 	.inst	0x01180100 ; undefined
    7ee0:	00000195 	udf	#405
    7ee4:	00709102 	.inst	0x00709102 ; undefined
	...

Disassembly of section .debug_abbrev:

0000000000000000 <.debug_abbrev>:
       0:	10001101 	adr	x1, 220 <GPR_FRAME_SIZE+0x120>
       4:	12011117 	and	w23, w8, #0x8000000f
       8:	1b0e030f 	madd	w15, w24, w14, w0
       c:	130e250e 	sbfiz	w14, w8, #18, #10
      10:	00000005 	udf	#5
      14:	10001101 	adr	x1, 234 <GPR_FRAME_SIZE+0x134>
      18:	12011117 	and	w23, w8, #0x8000000f
      1c:	1b0e030f 	madd	w15, w24, w14, w0
      20:	130e250e 	sbfiz	w14, w8, #18, #10
      24:	00000005 	udf	#5
      28:	10001101 	adr	x1, 248 <GPR_FRAME_SIZE+0x148>
      2c:	12011117 	and	w23, w8, #0x8000000f
      30:	1b0e030f 	madd	w15, w24, w14, w0
      34:	130e250e 	sbfiz	w14, w8, #18, #10
      38:	00000005 	udf	#5
      3c:	10001101 	adr	x1, 25c <GPR_FRAME_SIZE+0x15c>
      40:	12011117 	and	w23, w8, #0x8000000f
      44:	1b0e030f 	madd	w15, w24, w14, w0
      48:	130e250e 	sbfiz	w14, w8, #18, #10
      4c:	00000005 	udf	#5
      50:	10001101 	adr	x1, 270 <GPR_FRAME_SIZE+0x170>
      54:	03175517 	.inst	0x03175517 ; undefined
      58:	250e1b0e 	cmpge	p14.b, p6/z, z24.b, #14
      5c:	0005130e 	.inst	0x0005130e ; undefined
      60:	11010000 	add	w0, w0, #0x40
      64:	11171000 	add	w0, w0, #0x5c4
      68:	030f1201 	.inst	0x030f1201 ; undefined
      6c:	250e1b0e 	cmpge	p14.b, p6/z, z24.b, #14
      70:	0005130e 	.inst	0x0005130e ; undefined
      74:	11010000 	add	w0, w0, #0x40
      78:	55171000 	.inst	0x55171000 ; undefined
      7c:	1b0e0317 	madd	w23, w24, w14, w0
      80:	130e250e 	sbfiz	w14, w8, #18, #10
      84:	00000005 	udf	#5
      88:	10001101 	adr	x1, 2a8 <GPR_FRAME_SIZE+0x1a8>
      8c:	12011117 	and	w23, w8, #0x8000000f
      90:	1b0e030f 	madd	w15, w24, w14, w0
      94:	130e250e 	sbfiz	w14, w8, #18, #10
      98:	00000005 	udf	#5
      9c:	10001101 	adr	x1, 2bc <GPR_FRAME_SIZE+0x1bc>
      a0:	12011117 	and	w23, w8, #0x8000000f
      a4:	1b0e030f 	madd	w15, w24, w14, w0
      a8:	130e250e 	sbfiz	w14, w8, #18, #10
      ac:	00000005 	udf	#5
      b0:	10001101 	adr	x1, 2d0 <GPR_FRAME_SIZE+0x1d0>
      b4:	12011117 	and	w23, w8, #0x8000000f
      b8:	1b0e030f 	madd	w15, w24, w14, w0
      bc:	130e250e 	sbfiz	w14, w8, #18, #10
      c0:	00000005 	udf	#5
      c4:	10001101 	adr	x1, 2e4 <GPR_FRAME_SIZE+0x1e4>
      c8:	12011117 	and	w23, w8, #0x8000000f
      cc:	1b0e030f 	madd	w15, w24, w14, w0
      d0:	130e250e 	sbfiz	w14, w8, #18, #10
      d4:	00000005 	udf	#5
      d8:	10001101 	adr	x1, 2f8 <GPR_FRAME_SIZE+0x1f8>
      dc:	12011117 	and	w23, w8, #0x8000000f
      e0:	1b0e030f 	madd	w15, w24, w14, w0
      e4:	130e250e 	sbfiz	w14, w8, #18, #10
      e8:	00000005 	udf	#5
      ec:	10001101 	adr	x1, 30c <GPR_FRAME_SIZE+0x20c>
      f0:	12011117 	and	w23, w8, #0x8000000f
      f4:	1b0e030f 	madd	w15, w24, w14, w0
      f8:	130e250e 	sbfiz	w14, w8, #18, #10
      fc:	00000005 	udf	#5
     100:	0b002401 	add	w1, w0, w0, lsl #9
     104:	030b3e0b 	.inst	0x030b3e0b ; undefined
     108:	0200000e 	.inst	0x0200000e ; undefined
     10c:	0e030016 	tbl	v22.8b, {v0.16b}, v3.8b
     110:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     114:	13490b39 	.inst	0x13490b39 ; undefined
     118:	0d030000 	.inst	0x0d030000 ; undefined
     11c:	3a0e0300 	adcs	w0, w24, w14
     120:	390b3b0b 	strb	w11, [x24, #718]
     124:	3813490b 	sttrb	w11, [x8, #-204]
     128:	0400000b 	add	z11.b, p0/m, z11.b, z0.b
     12c:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
     130:	00000b1c 	udf	#2844
     134:	0b011305 	add	w5, w24, w1, lsl #4
     138:	3b0b3a0b 	.inst	0x3b0b3a0b ; undefined
     13c:	0921390b 	.inst	0x0921390b ; undefined
     140:	00001301 	udf	#4865
     144:	03000d06 	.inst	0x03000d06 ; undefined
     148:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
     14c:	490b390b 	.inst	0x490b390b ; undefined
     150:	000b3813 	.inst	0x000b3813 ; undefined
     154:	000f0700 	.inst	0x000f0700 ; undefined
     158:	4908210b 	.inst	0x4908210b ; undefined
     15c:	08000013 	stxrb	w0, w19, [x0]
     160:	193f012e 	.inst	0x193f012e ; undefined
     164:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     168:	21390b3b 	.inst	0x21390b3b ; undefined
     16c:	3c192706 	str	b6, [x24], #-110
     170:	00130119 	.inst	0x00130119 ; undefined
     174:	00050900 	.inst	0x00050900 ; undefined
     178:	00001349 	udf	#4937
     17c:	3e01040a 	.inst	0x3e01040a ; undefined
     180:	210b0721 	.inst	0x210b0721 ; undefined
     184:	3a134904 	.inst	0x3a134904 ; undefined
     188:	390b3b0b 	strb	w11, [x24, #718]
     18c:	13010e21 	sbfx	w1, w17, #1, #3
     190:	340b0000 	cbz	w0, 16190 <GPR_FRAME_SIZE+0x16090>
     194:	3a0e0300 	adcs	w0, w24, w14
     198:	0b3b0121 	add	w1, w9, w27, uxtb
     19c:	491a2139 	.inst	0x491a2139 ; undefined
     1a0:	3c193f13 	str	b19, [x24, #-109]!
     1a4:	0c000019 	st4	{v25.8b-v28.8b}, [x0]
     1a8:	193f002e 	.inst	0x193f002e ; undefined
     1ac:	213a0e03 	.inst	0x213a0e03 ; undefined
     1b0:	390b3b08 	strb	w8, [x24, #718]
     1b4:	19270621 	.inst	0x19270621 ; undefined
     1b8:	0000193c 	udf	#6460
     1bc:	2501110d 	cmpge	p13.b, p4/z, z8.b, #1
     1c0:	030b130e 	.inst	0x030b130e ; undefined
     1c4:	111f1b1f 	add	wsp, w24, #0x7c6
     1c8:	10071201 	adr	x1, e408 <GPR_FRAME_SIZE+0xe308>
     1cc:	0e000017 	tbl	v23.8b, {v0.16b}, v0.8b
     1d0:	0b0b0024 	add	w4, w1, w11
     1d4:	08030b3e 	stxrb	w3, w30, [x25]
     1d8:	150f0000 	b	43c01d8 <GPR_FRAME_SIZE+0x43c00d8>
     1dc:	00192700 	.inst	0x00192700 ; undefined
     1e0:	01011000 	.inst	0x01011000 ; undefined
     1e4:	13011349 	sbfx	w9, w26, #1, #4
     1e8:	21110000 	.inst	0x21110000 ; undefined
     1ec:	12000000 	and	w0, w0, #0x1
     1f0:	193f002e 	.inst	0x193f002e ; undefined
     1f4:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     1f8:	0b390b3b 	add	w27, w25, w25, uxtb #2
     1fc:	13491927 	.inst	0x13491927 ; undefined
     200:	0000193c 	udf	#6460
     204:	3f012e13 	.inst	0x3f012e13 ; undefined
     208:	3a0e0319 	adcs	w25, w24, w14
     20c:	390b3b0b 	strb	w11, [x24, #718]
     210:	1119270b 	add	w11, w24, #0x649
     214:	40071201 	.inst	0x40071201 ; undefined
     218:	01197c18 	.inst	0x01197c18 ; undefined
     21c:	14000013 	b	268 <GPR_FRAME_SIZE+0x168>
     220:	0111010b 	.inst	0x0111010b ; undefined
     224:	00000712 	udf	#1810
     228:	03003415 	.inst	0x03003415 ; undefined
     22c:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
     230:	490b390b 	.inst	0x490b390b ; undefined
     234:	00180213 	.inst	0x00180213 ; undefined
     238:	28010000 	stnp	w0, w0, [x0, #8]
     23c:	1c0e0300 	ldr	s0, 1c29c <GPR_FRAME_SIZE+0x1c19c>
     240:	0200000b 	.inst	0x0200000b ; undefined
     244:	0b0b0024 	add	w4, w1, w11
     248:	0e030b3e 	.inst	0x0e030b3e ; undefined
     24c:	16030000 	b	fffffffff80c024c <__stack_el0_top+0xffffffffb65b424c>
     250:	3a0e0300 	adcs	w0, w24, w14
     254:	390b3b0b 	strb	w11, [x24, #718]
     258:	0013490b 	.inst	0x0013490b ; undefined
     25c:	00050400 	.inst	0x00050400 ; undefined
     260:	00001349 	udf	#4937
     264:	03000d05 	.inst	0x03000d05 ; undefined
     268:	03213a0e 	.inst	0x03213a0e ; undefined
     26c:	0b390b3b 	add	w27, w25, w25, uxtb #2
     270:	0b381349 	add	w9, w26, w24, uxtb #4
     274:	0f060000 	fdot	v0.2s, v0.8b, v6.4b[0]
     278:	08210b00 	.inst	0x08210b00 ; undefined
     27c:	00001349 	udf	#4937
     280:	49002607 	.inst	0x49002607 ; undefined
     284:	08000013 	stxrb	w0, w19, [x0]
     288:	213e0104 	.inst	0x213e0104 ; undefined
     28c:	04210b07 	.inst	0x04210b07 ; undefined
     290:	0b3a1349 	add	w9, w26, w26, uxtb #4
     294:	21390b3b 	.inst	0x21390b3b ; undefined
     298:	0013010e 	.inst	0x0013010e ; undefined
     29c:	002e0900 	.inst	0x002e0900 ; NYI
     2a0:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     2a4:	3b01213a 	.inst	0x3b01213a ; undefined
     2a8:	0621390b 	.inst	0x0621390b ; undefined
     2ac:	01111927 	.inst	0x01111927 ; undefined
     2b0:	18400712 	ldr	w18, 80390 <GPR_FRAME_SIZE+0x80290>
     2b4:	0000197c 	udf	#6524
     2b8:	0b01130a 	add	w10, w24, w1, lsl #4
     2bc:	03213a0b 	.inst	0x03213a0b ; undefined
     2c0:	21390b3b 	.inst	0x21390b3b ; undefined
     2c4:	00130109 	.inst	0x00130109 ; undefined
     2c8:	00340b00 	.inst	0x00340b00 ; NYI
     2cc:	213a0e03 	.inst	0x213a0e03 ; undefined
     2d0:	390b3b01 	strb	w1, [x24, #718]
     2d4:	0213490b 	.inst	0x0213490b ; undefined
     2d8:	0c000018 	st4	{v24.8b-v27.8b}, [x0]
     2dc:	193f012e 	.inst	0x193f012e ; undefined
     2e0:	213a0e03 	.inst	0x213a0e03 ; undefined
     2e4:	390b3b05 	strb	w5, [x24, #718]
     2e8:	4919270b 	.inst	0x4919270b ; undefined
     2ec:	01193c13 	.inst	0x01193c13 ; undefined
     2f0:	0d000013 	st1	{v19.b}[0], [x0]
     2f4:	193f012e 	.inst	0x193f012e ; undefined
     2f8:	213a0e03 	.inst	0x213a0e03 ; undefined
     2fc:	390b3b05 	strb	w5, [x24, #718]
     300:	19270621 	.inst	0x19270621 ; undefined
     304:	1301193c 	sbfx	w28, w9, #1, #6
     308:	340e0000 	cbz	w0, 1c308 <GPR_FRAME_SIZE+0x1c208>
     30c:	3a080300 	adcs	w0, w24, w8
     310:	0b3b0121 	add	w1, w9, w27, uxtb
     314:	13490b39 	.inst	0x13490b39 ; undefined
     318:	00001802 	udf	#6146
     31c:	2501110f 	cmpge	p15.b, p4/z, z8.b, #1
     320:	030b130e 	.inst	0x030b130e ; undefined
     324:	111f1b1f 	add	wsp, w24, #0x7c6
     328:	10071201 	adr	x1, e568 <GPR_FRAME_SIZE+0xe468>
     32c:	10000017 	adr	x23, 32c <GPR_FRAME_SIZE+0x22c>
     330:	0b0b0024 	add	w4, w1, w11
     334:	08030b3e 	stxrb	w3, w30, [x25]
     338:	0d110000 	.inst	0x0d110000 ; undefined
     33c:	3a080300 	adcs	w0, w24, w8
     340:	390b3b0b 	strb	w11, [x24, #718]
     344:	3813490b 	sttrb	w11, [x8, #-204]
     348:	1200000b 	and	w11, w0, #0x1
     34c:	19270115 	.inst	0x19270115 ; undefined
     350:	00001301 	udf	#4865
     354:	49010113 	.inst	0x49010113 ; undefined
     358:	00130113 	.inst	0x00130113 ; undefined
     35c:	00211400 	.inst	0x00211400 ; NYI
     360:	0b2f1349 	add	w9, w26, w15, uxtb #4
     364:	2e150000 	ext	v0.8b, v0.8b, v21.8b, #0
     368:	03193f01 	.inst	0x03193f01 ; undefined
     36c:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     370:	270b390b 	.inst	0x270b390b ; undefined
     374:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
     378:	1301193c 	sbfx	w28, w9, #1, #6
     37c:	2e160000 	ext	v0.8b, v0.8b, v22.8b, #0
     380:	03193f01 	.inst	0x03193f01 ; undefined
     384:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     388:	270b390b 	.inst	0x270b390b ; undefined
     38c:	12011119 	and	w25, w8, #0x8000000f
     390:	7c184007 	stur	h7, [x0, #-124]
     394:	00130119 	.inst	0x00130119 ; undefined
     398:	010b1700 	.inst	0x010b1700 ; undefined
     39c:	07120111 	.inst	0x07120111 ; undefined
     3a0:	2e180000 	ext	v0.8b, v0.8b, v24.8b, #0
     3a4:	3a0e0301 	adcs	w1, w24, w14
     3a8:	390b3b0b 	strb	w11, [x24, #718]
     3ac:	1119270b 	add	w11, w24, #0x649
     3b0:	40071201 	.inst	0x40071201 ; undefined
     3b4:	01197c18 	.inst	0x01197c18 ; undefined
     3b8:	19000013 	stlurb	w19, [x0]
     3bc:	13490005 	.inst	0x13490005 ; undefined
     3c0:	00001802 	udf	#6146
     3c4:	03012e1a 	.inst	0x03012e1a ; undefined
     3c8:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     3cc:	270b390b 	.inst	0x270b390b ; undefined
     3d0:	12011119 	and	w25, w8, #0x8000000f
     3d4:	7c184007 	stur	h7, [x0, #-124]
     3d8:	1b000019 	madd	w25, w0, w0, w0
     3dc:	08030005 	stxrb	w3, w5, [x0]
     3e0:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     3e4:	13490b39 	.inst	0x13490b39 ; undefined
     3e8:	00001802 	udf	#6146
     3ec:	00280100 	.inst	0x00280100 ; NYI
     3f0:	0b1c0e03 	add	w3, w16, w28, lsl #3
     3f4:	24020000 	cmphs	p0.b, p0/z, z0.b, z2.b
     3f8:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     3fc:	000e030b 	.inst	0x000e030b ; undefined
     400:	00160300 	.inst	0x00160300 ; undefined
     404:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     408:	0b390b3b 	add	w27, w25, w25, uxtb #2
     40c:	00001349 	udf	#4937
     410:	03000d04 	.inst	0x03000d04 ; undefined
     414:	03213a0e 	.inst	0x03213a0e ; undefined
     418:	0b390b3b 	add	w27, w25, w25, uxtb #2
     41c:	0b381349 	add	w9, w26, w24, uxtb #4
     420:	04050000 	.inst	0x04050000 ; undefined
     424:	07213e01 	.inst	0x07213e01 ; undefined
     428:	4904210b 	.inst	0x4904210b ; undefined
     42c:	3b0b3a13 	.inst	0x3b0b3a13 ; undefined
     430:	0e21390b 	.inst	0x0e21390b ; undefined
     434:	00001301 	udf	#4865
     438:	0b011306 	add	w6, w24, w1, lsl #4
     43c:	03213a0b 	.inst	0x03213a0b ; undefined
     440:	21390b3b 	.inst	0x21390b3b ; undefined
     444:	00130109 	.inst	0x00130109 ; undefined
     448:	000f0700 	.inst	0x000f0700 ; undefined
     44c:	4908210b 	.inst	0x4908210b ; undefined
     450:	08000013 	stxrb	w0, w19, [x0]
     454:	0e030034 	tbl	v20.8b, {v1.16b}, v3.8b
     458:	3b01213a 	.inst	0x3b01213a ; undefined
     45c:	490b390b 	.inst	0x490b390b ; undefined
     460:	00180213 	.inst	0x00180213 ; undefined
     464:	01110900 	.inst	0x01110900 ; undefined
     468:	0b130e25 	add	w5, w17, w19, lsl #3
     46c:	1f1b1f03 	fmadd	s3, s24, s27, s7
     470:	07120111 	.inst	0x07120111 ; undefined
     474:	00001710 	udf	#5904
     478:	0b00240a 	add	w10, w0, w0, lsl #9
     47c:	030b3e0b 	.inst	0x030b3e0b ; undefined
     480:	0b000008 	add	w8, w0, w0
     484:	0803000d 	stxrb	w3, w13, [x0]
     488:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     48c:	13490b39 	.inst	0x13490b39 ; undefined
     490:	00000b38 	udf	#2872
     494:	2700150c 	.inst	0x2700150c ; undefined
     498:	0d000019 	st1	{v25.b}[0], [x0]
     49c:	13490101 	.inst	0x13490101 ; undefined
     4a0:	00001301 	udf	#4865
     4a4:	4900210e 	.inst	0x4900210e ; undefined
     4a8:	000b2f13 	.inst	0x000b2f13 ; undefined
     4ac:	002e0f00 	.inst	0x002e0f00 ; NYI
     4b0:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     4b4:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     4b8:	19270b39 	rcwcas	x7, x25, [x25]
     4bc:	0000193c 	udf	#6460
     4c0:	3f012e10 	.inst	0x3f012e10 ; undefined
     4c4:	3a0e0319 	adcs	w25, w24, w14
     4c8:	390b3b0b 	strb	w11, [x24, #718]
     4cc:	8719270b 	.inst	0x8719270b ; undefined
     4d0:	193c1901 	.inst	0x193c1901 ; undefined
     4d4:	00001301 	udf	#4865
     4d8:	49000511 	.inst	0x49000511 ; undefined
     4dc:	12000013 	and	w19, w0, #0x1
     4e0:	193f012e 	.inst	0x193f012e ; undefined
     4e4:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     4e8:	0b390b3b 	add	w27, w25, w25, uxtb #2
     4ec:	01111927 	.inst	0x01111927 ; undefined
     4f0:	18400712 	ldr	w18, 805d0 <GPR_FRAME_SIZE+0x804d0>
     4f4:	1301197c 	sbfx	w28, w11, #1, #6
     4f8:	05130000 	mov	z0.b, p3/z, #0
     4fc:	3a0e0300 	adcs	w0, w24, w14
     500:	390b3b0b 	strb	w11, [x24, #718]
     504:	0213490b 	.inst	0x0213490b ; undefined
     508:	14000018 	b	568 <GPR_FRAME_SIZE+0x468>
     50c:	0e03012e 	tbl	v14.8b, {v9.16b}, v3.8b
     510:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     514:	19270b39 	rcwcas	x7, x25, [x25]
     518:	07120111 	.inst	0x07120111 ; undefined
     51c:	197a1840 	.inst	0x197a1840 ; undefined
     520:	00001301 	udf	#4865
     524:	11010b15 	add	w21, w24, #0x42
     528:	00071201 	.inst	0x00071201 ; undefined
     52c:	00341600 	.inst	0x00341600 ; NYI
     530:	0b3a0803 	add	w3, w0, w26, uxtb #2
     534:	0b390b3b 	add	w27, w25, w25, uxtb #2
     538:	18021349 	ldr	w9, 47a0 <GPR_FRAME_SIZE+0x46a0>
     53c:	2e170000 	ext	v0.8b, v0.8b, v23.8b, #0
     540:	3a0e0300 	adcs	w0, w24, w14
     544:	390b3b0b 	strb	w11, [x24, #718]
     548:	1119270b 	add	w11, w24, #0x649
     54c:	40071201 	.inst	0x40071201 ; undefined
     550:	00197c18 	.inst	0x00197c18 ; undefined
     554:	24010000 	cmphs	p0.b, p0/z, z0.b, z1.b
     558:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     55c:	000e030b 	.inst	0x000e030b ; undefined
     560:	00280200 	.inst	0x00280200 ; NYI
     564:	0b1c0e03 	add	w3, w16, w28, lsl #3
     568:	26030000 	.inst	0x26030000 ; undefined
     56c:	00134900 	.inst	0x00134900 ; undefined
     570:	00050400 	.inst	0x00050400 ; undefined
     574:	00001349 	udf	#4937
     578:	25011105 	cmpge	p5.b, p4/z, z8.b, #1
     57c:	030b130e 	.inst	0x030b130e ; undefined
     580:	111f1b1f 	add	wsp, w24, #0x7c6
     584:	10071201 	adr	x1, e7c4 <GPR_FRAME_SIZE+0xe6c4>
     588:	06000017 	.inst	0x06000017 ; undefined
     58c:	0b0b0024 	add	w4, w1, w11
     590:	08030b3e 	stxrb	w3, w30, [x25]
     594:	04070000 	.inst	0x04070000 ; undefined
     598:	0b0b3e01 	add	w1, w16, w11, lsl #15
     59c:	3a13490b 	.inst	0x3a13490b ; undefined
     5a0:	390b3b0b 	strb	w11, [x24, #718]
     5a4:	0013010b 	.inst	0x0013010b ; undefined
     5a8:	00160800 	.inst	0x00160800 ; undefined
     5ac:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     5b0:	0b390b3b 	add	w27, w25, w25, uxtb #2
     5b4:	00001349 	udf	#4937
     5b8:	3f012e09 	.inst	0x3f012e09 ; undefined
     5bc:	3a0e0319 	adcs	w25, w24, w14
     5c0:	390b3b0b 	strb	w11, [x24, #718]
     5c4:	3c19270b 	str	b11, [x24], #-110
     5c8:	00130119 	.inst	0x00130119 ; undefined
     5cc:	000f0a00 	.inst	0x000f0a00 ; undefined
     5d0:	13490b0b 	.inst	0x13490b0b ; undefined
     5d4:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
     5d8:	03193f00 	.inst	0x03193f00 ; undefined
     5dc:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     5e0:	270b390b 	.inst	0x270b390b ; undefined
     5e4:	00193c19 	.inst	0x00193c19 ; undefined
     5e8:	002e0c00 	.inst	0x002e0c00 ; NYI
     5ec:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     5f0:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     5f4:	19270b39 	rcwcas	x7, x25, [x25]
     5f8:	11190187 	add	w7, w12, #0x640
     5fc:	40071201 	.inst	0x40071201 ; undefined
     600:	00197c18 	.inst	0x00197c18 ; undefined
     604:	24010000 	cmphs	p0.b, p0/z, z0.b, z1.b
     608:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     60c:	000e030b 	.inst	0x000e030b ; undefined
     610:	000d0200 	.inst	0x000d0200 ; undefined
     614:	213a0e03 	.inst	0x213a0e03 ; undefined
     618:	390b3b03 	strb	w3, [x24, #718]
     61c:	13490821 	.inst	0x13490821 ; undefined
     620:	00000b38 	udf	#2872
     624:	03001603 	.inst	0x03001603 ; undefined
     628:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     62c:	490b390b 	.inst	0x490b390b ; undefined
     630:	04000013 	add	z19.b, p0/m, z19.b, z0.b
     634:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
     638:	1f030b13 	fmadd	s19, s24, s3, s2
     63c:	01111f1b 	.inst	0x01111f1b ; undefined
     640:	17100712 	b	fffffffffc402288 <__stack_el0_top+0xffffffffba8f6288>
     644:	24050000 	cmphs	p0.b, p0/z, z0.b, z5.b
     648:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     64c:	0008030b 	.inst	0x0008030b ; undefined
     650:	01130600 	.inst	0x01130600 ; undefined
     654:	0b3a0b0b 	add	w11, w24, w26, uxtb #2
     658:	0b390b3b 	add	w27, w25, w25, uxtb #2
     65c:	00001301 	udf	#4865
     660:	3f002e07 	.inst	0x3f002e07 ; undefined
     664:	3a0e0319 	adcs	w25, w24, w14
     668:	390b3b0b 	strb	w11, [x24, #718]
     66c:	4919270b 	.inst	0x4919270b ; undefined
     670:	00193c13 	.inst	0x00193c13 ; undefined
     674:	012e0800 	.inst	0x012e0800 ; undefined
     678:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     67c:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     680:	19270b39 	rcwcas	x7, x25, [x25]
     684:	01111349 	.inst	0x01111349 ; undefined
     688:	18400712 	ldr	w18, 80768 <GPR_FRAME_SIZE+0x80668>
     68c:	0000197c 	udf	#6524
     690:	03003409 	.inst	0x03003409 ; undefined
     694:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
     698:	490b390b 	.inst	0x490b390b ; undefined
     69c:	00180213 	.inst	0x00180213 ; undefined
     6a0:	00340a00 	.inst	0x00340a00 ; NYI
     6a4:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     6a8:	0b390b3b 	add	w27, w25, w25, uxtb #2
     6ac:	18021349 	ldr	w9, 4914 <GPR_FRAME_SIZE+0x4814>
     6b0:	01000000 	.inst	0x01000000 ; undefined
     6b4:	0b0b0024 	add	w4, w1, w11
     6b8:	0e030b3e 	.inst	0x0e030b3e ; undefined
     6bc:	0d020000 	.inst	0x0d020000 ; undefined
     6c0:	3a0e0300 	adcs	w0, w24, w14
     6c4:	0b3b0321 	add	w1, w25, w27, uxtb
     6c8:	13490b39 	.inst	0x13490b39 ; undefined
     6cc:	00000b38 	udf	#2872
     6d0:	03001603 	.inst	0x03001603 ; undefined
     6d4:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     6d8:	490b390b 	.inst	0x490b390b ; undefined
     6dc:	04000013 	add	z19.b, p0/m, z19.b, z0.b
     6e0:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
     6e4:	00000b1c 	udf	#2844
     6e8:	0b011305 	add	w5, w24, w1, lsl #4
     6ec:	03213a0b 	.inst	0x03213a0b ; undefined
     6f0:	21390b3b 	.inst	0x21390b3b ; undefined
     6f4:	00130109 	.inst	0x00130109 ; undefined
     6f8:	01110600 	.inst	0x01110600 ; undefined
     6fc:	0b130e25 	add	w5, w17, w19, lsl #3
     700:	1f1b1f03 	fmadd	s3, s24, s27, s7
     704:	07120111 	.inst	0x07120111 ; undefined
     708:	00001710 	udf	#5904
     70c:	0b002407 	add	w7, w0, w0, lsl #9
     710:	030b3e0b 	.inst	0x030b3e0b ; undefined
     714:	08000008 	stxrb	w0, w8, [x0]
     718:	0b3e0104 	add	w4, w8, w30, uxtb
     71c:	13490b0b 	.inst	0x13490b0b ; undefined
     720:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     724:	13010b39 	sbfx	w25, w25, #1, #2
     728:	0d090000 	.inst	0x0d090000 ; undefined
     72c:	3a080300 	adcs	w0, w24, w8
     730:	390b3b0b 	strb	w11, [x24, #718]
     734:	3813490b 	sttrb	w11, [x8, #-204]
     738:	0a00000b 	and	w11, w0, w0
     73c:	0b0b000f 	add	w15, w0, w11
     740:	00001349 	udf	#4937
     744:	3f012e0b 	.inst	0x3f012e0b ; undefined
     748:	3a0e0319 	adcs	w25, w24, w14
     74c:	390b3b0b 	strb	w11, [x24, #718]
     750:	8719270b 	.inst	0x8719270b ; undefined
     754:	193c1901 	.inst	0x193c1901 ; undefined
     758:	00001301 	udf	#4865
     75c:	4900050c 	.inst	0x4900050c ; undefined
     760:	0d000013 	st1	{v19.b}[0], [x0]
     764:	193f002e 	.inst	0x193f002e ; undefined
     768:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     76c:	0b390b3b 	add	w27, w25, w25, uxtb #2
     770:	01111927 	.inst	0x01111927 ; undefined
     774:	18400712 	ldr	w18, 80854 <GPR_FRAME_SIZE+0x80754>
     778:	0000197c 	udf	#6524
     77c:	00240100 	.inst	0x00240100 ; NYI
     780:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
     784:	00000e03 	udf	#3587
     788:	03000d02 	.inst	0x03000d02 ; undefined
     78c:	03213a0e 	.inst	0x03213a0e ; undefined
     790:	0b390b3b 	add	w27, w25, w25, uxtb #2
     794:	0b381349 	add	w9, w26, w24, uxtb #4
     798:	16030000 	b	fffffffff80c0798 <__stack_el0_top+0xffffffffb65b4798>
     79c:	3a0e0300 	adcs	w0, w24, w14
     7a0:	390b3b0b 	strb	w11, [x24, #718]
     7a4:	0013490b 	.inst	0x0013490b ; undefined
     7a8:	00280400 	.inst	0x00280400 ; NYI
     7ac:	0b1c0e03 	add	w3, w16, w28, lsl #3
     7b0:	13050000 	sbfiz	w0, w0, #27, #1
     7b4:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
     7b8:	0b3b0321 	add	w1, w25, w27, uxtb
     7bc:	01092139 	.inst	0x01092139 ; undefined
     7c0:	06000013 	.inst	0x06000013 ; undefined
     7c4:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
     7c8:	1f030b13 	fmadd	s19, s24, s3, s2
     7cc:	01111f1b 	.inst	0x01111f1b ; undefined
     7d0:	17100712 	b	fffffffffc402418 <__stack_el0_top+0xffffffffba8f6418>
     7d4:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
     7d8:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     7dc:	0008030b 	.inst	0x0008030b ; undefined
     7e0:	01040800 	.inst	0x01040800 ; undefined
     7e4:	0b0b0b3e 	add	w30, w25, w11, lsl #2
     7e8:	0b3a1349 	add	w9, w26, w26, uxtb #4
     7ec:	0b390b3b 	add	w27, w25, w25, uxtb #2
     7f0:	00001301 	udf	#4865
     7f4:	03000d09 	.inst	0x03000d09 ; undefined
     7f8:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
     7fc:	490b390b 	.inst	0x490b390b ; undefined
     800:	000b3813 	.inst	0x000b3813 ; undefined
     804:	000f0a00 	.inst	0x000f0a00 ; undefined
     808:	13490b0b 	.inst	0x13490b0b ; undefined
     80c:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
     810:	03193f01 	.inst	0x03193f01 ; undefined
     814:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     818:	270b390b 	.inst	0x270b390b ; undefined
     81c:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
     820:	1301193c 	sbfx	w28, w9, #1, #6
     824:	050c0000 	.inst	0x050c0000 ; undefined
     828:	00134900 	.inst	0x00134900 ; undefined
     82c:	002e0d00 	.inst	0x002e0d00 ; NYI
     830:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     834:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     838:	19270b39 	rcwcas	x7, x25, [x25]
     83c:	07120111 	.inst	0x07120111 ; undefined
     840:	197c1840 	.inst	0x197c1840 ; undefined
     844:	01000000 	.inst	0x01000000 ; undefined
     848:	0b0b0024 	add	w4, w1, w11
     84c:	0e030b3e 	.inst	0x0e030b3e ; undefined
     850:	0d020000 	.inst	0x0d020000 ; undefined
     854:	3a0e0300 	adcs	w0, w24, w14
     858:	0b3b0321 	add	w1, w25, w27, uxtb
     85c:	13490b39 	.inst	0x13490b39 ; undefined
     860:	00000b38 	udf	#2872
     864:	03001603 	.inst	0x03001603 ; undefined
     868:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     86c:	490b390b 	.inst	0x490b390b ; undefined
     870:	04000013 	add	z19.b, p0/m, z19.b, z0.b
     874:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
     878:	00000b1c 	udf	#2844
     87c:	0b011305 	add	w5, w24, w1, lsl #4
     880:	03213a0b 	.inst	0x03213a0b ; undefined
     884:	21390b3b 	.inst	0x21390b3b ; undefined
     888:	00130109 	.inst	0x00130109 ; undefined
     88c:	01110600 	.inst	0x01110600 ; undefined
     890:	0b130e25 	add	w5, w17, w19, lsl #3
     894:	1f1b1f03 	fmadd	s3, s24, s27, s7
     898:	07120111 	.inst	0x07120111 ; undefined
     89c:	00001710 	udf	#5904
     8a0:	0b002407 	add	w7, w0, w0, lsl #9
     8a4:	030b3e0b 	.inst	0x030b3e0b ; undefined
     8a8:	08000008 	stxrb	w0, w8, [x0]
     8ac:	0b3e0104 	add	w4, w8, w30, uxtb
     8b0:	13490b0b 	.inst	0x13490b0b ; undefined
     8b4:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     8b8:	13010b39 	sbfx	w25, w25, #1, #2
     8bc:	0d090000 	.inst	0x0d090000 ; undefined
     8c0:	3a080300 	adcs	w0, w24, w8
     8c4:	390b3b0b 	strb	w11, [x24, #718]
     8c8:	3813490b 	sttrb	w11, [x8, #-204]
     8cc:	0a00000b 	and	w11, w0, w0
     8d0:	0b0b000f 	add	w15, w0, w11
     8d4:	00001349 	udf	#4937
     8d8:	3f012e0b 	.inst	0x3f012e0b ; undefined
     8dc:	3a0e0319 	adcs	w25, w24, w14
     8e0:	390b3b0b 	strb	w11, [x24, #718]
     8e4:	8719270b 	.inst	0x8719270b ; undefined
     8e8:	193c1901 	.inst	0x193c1901 ; undefined
     8ec:	00001301 	udf	#4865
     8f0:	4900050c 	.inst	0x4900050c ; undefined
     8f4:	0d000013 	st1	{v19.b}[0], [x0]
     8f8:	193f002e 	.inst	0x193f002e ; undefined
     8fc:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     900:	0b390b3b 	add	w27, w25, w25, uxtb #2
     904:	01111927 	.inst	0x01111927 ; undefined
     908:	18400712 	ldr	w18, 809e8 <GPR_FRAME_SIZE+0x808e8>
     90c:	0000197c 	udf	#6524
     910:	00240100 	.inst	0x00240100 ; NYI
     914:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
     918:	00000e03 	udf	#3587
     91c:	03000d02 	.inst	0x03000d02 ; undefined
     920:	03213a0e 	.inst	0x03213a0e ; undefined
     924:	0b390b3b 	add	w27, w25, w25, uxtb #2
     928:	0b381349 	add	w9, w26, w24, uxtb #4
     92c:	16030000 	b	fffffffff80c092c <__stack_el0_top+0xffffffffb65b492c>
     930:	3a0e0300 	adcs	w0, w24, w14
     934:	390b3b0b 	strb	w11, [x24, #718]
     938:	0013490b 	.inst	0x0013490b ; undefined
     93c:	00280400 	.inst	0x00280400 ; NYI
     940:	0b1c0e03 	add	w3, w16, w28, lsl #3
     944:	13050000 	sbfiz	w0, w0, #27, #1
     948:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
     94c:	0b3b0321 	add	w1, w25, w27, uxtb
     950:	01092139 	.inst	0x01092139 ; undefined
     954:	06000013 	.inst	0x06000013 ; undefined
     958:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
     95c:	1f030b13 	fmadd	s19, s24, s3, s2
     960:	01111f1b 	.inst	0x01111f1b ; undefined
     964:	17100712 	b	fffffffffc4025ac <__stack_el0_top+0xffffffffba8f65ac>
     968:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
     96c:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     970:	0008030b 	.inst	0x0008030b ; undefined
     974:	01040800 	.inst	0x01040800 ; undefined
     978:	0b0b0b3e 	add	w30, w25, w11, lsl #2
     97c:	0b3a1349 	add	w9, w26, w26, uxtb #4
     980:	0b390b3b 	add	w27, w25, w25, uxtb #2
     984:	00001301 	udf	#4865
     988:	03000d09 	.inst	0x03000d09 ; undefined
     98c:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
     990:	490b390b 	.inst	0x490b390b ; undefined
     994:	000b3813 	.inst	0x000b3813 ; undefined
     998:	000f0a00 	.inst	0x000f0a00 ; undefined
     99c:	13490b0b 	.inst	0x13490b0b ; undefined
     9a0:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
     9a4:	03193f01 	.inst	0x03193f01 ; undefined
     9a8:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     9ac:	270b390b 	.inst	0x270b390b ; undefined
     9b0:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
     9b4:	1301193c 	sbfx	w28, w9, #1, #6
     9b8:	050c0000 	.inst	0x050c0000 ; undefined
     9bc:	00134900 	.inst	0x00134900 ; undefined
     9c0:	002e0d00 	.inst	0x002e0d00 ; NYI
     9c4:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     9c8:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     9cc:	19270b39 	rcwcas	x7, x25, [x25]
     9d0:	07120111 	.inst	0x07120111 ; undefined
     9d4:	197c1840 	.inst	0x197c1840 ; undefined
     9d8:	01000000 	.inst	0x01000000 ; undefined
     9dc:	0b0b0024 	add	w4, w1, w11
     9e0:	0e030b3e 	.inst	0x0e030b3e ; undefined
     9e4:	0d020000 	.inst	0x0d020000 ; undefined
     9e8:	3a0e0300 	adcs	w0, w24, w14
     9ec:	0b3b0321 	add	w1, w25, w27, uxtb
     9f0:	13490b39 	.inst	0x13490b39 ; undefined
     9f4:	00000b38 	udf	#2872
     9f8:	03001603 	.inst	0x03001603 ; undefined
     9fc:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     a00:	490b390b 	.inst	0x490b390b ; undefined
     a04:	04000013 	add	z19.b, p0/m, z19.b, z0.b
     a08:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
     a0c:	00000b1c 	udf	#2844
     a10:	0b011305 	add	w5, w24, w1, lsl #4
     a14:	03213a0b 	.inst	0x03213a0b ; undefined
     a18:	21390b3b 	.inst	0x21390b3b ; undefined
     a1c:	00130109 	.inst	0x00130109 ; undefined
     a20:	01110600 	.inst	0x01110600 ; undefined
     a24:	0b130e25 	add	w5, w17, w19, lsl #3
     a28:	1f1b1f03 	fmadd	s3, s24, s27, s7
     a2c:	07120111 	.inst	0x07120111 ; undefined
     a30:	00001710 	udf	#5904
     a34:	0b002407 	add	w7, w0, w0, lsl #9
     a38:	030b3e0b 	.inst	0x030b3e0b ; undefined
     a3c:	08000008 	stxrb	w0, w8, [x0]
     a40:	0b3e0104 	add	w4, w8, w30, uxtb
     a44:	13490b0b 	.inst	0x13490b0b ; undefined
     a48:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     a4c:	13010b39 	sbfx	w25, w25, #1, #2
     a50:	0d090000 	.inst	0x0d090000 ; undefined
     a54:	3a080300 	adcs	w0, w24, w8
     a58:	390b3b0b 	strb	w11, [x24, #718]
     a5c:	3813490b 	sttrb	w11, [x8, #-204]
     a60:	0a00000b 	and	w11, w0, w0
     a64:	0b0b000f 	add	w15, w0, w11
     a68:	00001349 	udf	#4937
     a6c:	3f012e0b 	.inst	0x3f012e0b ; undefined
     a70:	3a0e0319 	adcs	w25, w24, w14
     a74:	390b3b0b 	strb	w11, [x24, #718]
     a78:	8719270b 	.inst	0x8719270b ; undefined
     a7c:	193c1901 	.inst	0x193c1901 ; undefined
     a80:	00001301 	udf	#4865
     a84:	4900050c 	.inst	0x4900050c ; undefined
     a88:	0d000013 	st1	{v19.b}[0], [x0]
     a8c:	193f002e 	.inst	0x193f002e ; undefined
     a90:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     a94:	0b390b3b 	add	w27, w25, w25, uxtb #2
     a98:	01111927 	.inst	0x01111927 ; undefined
     a9c:	18400712 	ldr	w18, 80b7c <GPR_FRAME_SIZE+0x80a7c>
     aa0:	0000197c 	udf	#6524
     aa4:	00240100 	.inst	0x00240100 ; NYI
     aa8:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
     aac:	00000e03 	udf	#3587
     ab0:	03000d02 	.inst	0x03000d02 ; undefined
     ab4:	03213a0e 	.inst	0x03213a0e ; undefined
     ab8:	0b390b3b 	add	w27, w25, w25, uxtb #2
     abc:	0b381349 	add	w9, w26, w24, uxtb #4
     ac0:	16030000 	b	fffffffff80c0ac0 <__stack_el0_top+0xffffffffb65b4ac0>
     ac4:	3a0e0300 	adcs	w0, w24, w14
     ac8:	390b3b0b 	strb	w11, [x24, #718]
     acc:	0013490b 	.inst	0x0013490b ; undefined
     ad0:	00280400 	.inst	0x00280400 ; NYI
     ad4:	0b1c0e03 	add	w3, w16, w28, lsl #3
     ad8:	13050000 	sbfiz	w0, w0, #27, #1
     adc:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
     ae0:	0b3b0321 	add	w1, w25, w27, uxtb
     ae4:	01092139 	.inst	0x01092139 ; undefined
     ae8:	06000013 	.inst	0x06000013 ; undefined
     aec:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
     af0:	1f030b13 	fmadd	s19, s24, s3, s2
     af4:	01111f1b 	.inst	0x01111f1b ; undefined
     af8:	17100712 	b	fffffffffc402740 <__stack_el0_top+0xffffffffba8f6740>
     afc:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
     b00:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     b04:	0008030b 	.inst	0x0008030b ; undefined
     b08:	01040800 	.inst	0x01040800 ; undefined
     b0c:	0b0b0b3e 	add	w30, w25, w11, lsl #2
     b10:	0b3a1349 	add	w9, w26, w26, uxtb #4
     b14:	0b390b3b 	add	w27, w25, w25, uxtb #2
     b18:	00001301 	udf	#4865
     b1c:	03000d09 	.inst	0x03000d09 ; undefined
     b20:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
     b24:	490b390b 	.inst	0x490b390b ; undefined
     b28:	000b3813 	.inst	0x000b3813 ; undefined
     b2c:	000f0a00 	.inst	0x000f0a00 ; undefined
     b30:	13490b0b 	.inst	0x13490b0b ; undefined
     b34:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
     b38:	03193f01 	.inst	0x03193f01 ; undefined
     b3c:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     b40:	270b390b 	.inst	0x270b390b ; undefined
     b44:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
     b48:	1301193c 	sbfx	w28, w9, #1, #6
     b4c:	050c0000 	.inst	0x050c0000 ; undefined
     b50:	00134900 	.inst	0x00134900 ; undefined
     b54:	002e0d00 	.inst	0x002e0d00 ; NYI
     b58:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     b5c:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     b60:	19270b39 	rcwcas	x7, x25, [x25]
     b64:	07120111 	.inst	0x07120111 ; undefined
     b68:	197c1840 	.inst	0x197c1840 ; undefined
     b6c:	01000000 	.inst	0x01000000 ; undefined
     b70:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
     b74:	00000b1c 	udf	#2844
     b78:	0b002402 	add	w2, w0, w0, lsl #9
     b7c:	030b3e0b 	.inst	0x030b3e0b ; undefined
     b80:	0300000e 	.inst	0x0300000e ; undefined
     b84:	13490005 	.inst	0x13490005 ; undefined
     b88:	16040000 	b	fffffffff8100b88 <__stack_el0_top+0xffffffffb65f4b88>
     b8c:	3a0e0300 	adcs	w0, w24, w14
     b90:	390b3b0b 	strb	w11, [x24, #718]
     b94:	0013490b 	.inst	0x0013490b ; undefined
     b98:	012e0500 	.inst	0x012e0500 ; undefined
     b9c:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     ba0:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     ba4:	27062139 	.inst	0x27062139 ; undefined
     ba8:	01193c19 	.inst	0x01193c19 ; undefined
     bac:	06000013 	.inst	0x06000013 ; undefined
     bb0:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
     bb4:	1f030b13 	fmadd	s19, s24, s3, s2
     bb8:	01111f1b 	.inst	0x01111f1b ; undefined
     bbc:	17100712 	b	fffffffffc402804 <__stack_el0_top+0xffffffffba8f6804>
     bc0:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
     bc4:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     bc8:	0008030b 	.inst	0x0008030b ; undefined
     bcc:	01040800 	.inst	0x01040800 ; undefined
     bd0:	0b0b0b3e 	add	w30, w25, w11, lsl #2
     bd4:	0b3a1349 	add	w9, w26, w26, uxtb #4
     bd8:	0b390b3b 	add	w27, w25, w25, uxtb #2
     bdc:	00001301 	udf	#4865
     be0:	3f012e09 	.inst	0x3f012e09 ; undefined
     be4:	3a0e0319 	adcs	w25, w24, w14
     be8:	390b3b0b 	strb	w11, [x24, #718]
     bec:	4919270b 	.inst	0x4919270b ; undefined
     bf0:	01193c13 	.inst	0x01193c13 ; undefined
     bf4:	0a000013 	and	w19, w0, w0
     bf8:	193f002e 	.inst	0x193f002e ; undefined
     bfc:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     c00:	0b390b3b 	add	w27, w25, w25, uxtb #2
     c04:	13491927 	.inst	0x13491927 ; undefined
     c08:	0000193c 	udf	#6460
     c0c:	3f012e0b 	.inst	0x3f012e0b ; undefined
     c10:	3a0e0319 	adcs	w25, w24, w14
     c14:	390b3b0b 	strb	w11, [x24, #718]
     c18:	1119270b 	add	w11, w24, #0x649
     c1c:	40071201 	.inst	0x40071201 ; undefined
     c20:	00197c18 	.inst	0x00197c18 ; undefined
     c24:	00340c00 	.inst	0x00340c00 ; NYI
     c28:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     c2c:	0b390b3b 	add	w27, w25, w25, uxtb #2
     c30:	18021349 	ldr	w9, 4e98 <GPR_FRAME_SIZE+0x4d98>
     c34:	01000000 	.inst	0x01000000 ; undefined
     c38:	0b0b0024 	add	w4, w1, w11
     c3c:	0e030b3e 	.inst	0x0e030b3e ; undefined
     c40:	0d020000 	.inst	0x0d020000 ; undefined
     c44:	3a0e0300 	adcs	w0, w24, w14
     c48:	0b3b0321 	add	w1, w25, w27, uxtb
     c4c:	13490b39 	.inst	0x13490b39 ; undefined
     c50:	00000b38 	udf	#2872
     c54:	03001603 	.inst	0x03001603 ; undefined
     c58:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     c5c:	490b390b 	.inst	0x490b390b ; undefined
     c60:	04000013 	add	z19.b, p0/m, z19.b, z0.b
     c64:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
     c68:	00000b1c 	udf	#2844
     c6c:	0b011305 	add	w5, w24, w1, lsl #4
     c70:	03213a0b 	.inst	0x03213a0b ; undefined
     c74:	21390b3b 	.inst	0x21390b3b ; undefined
     c78:	00130109 	.inst	0x00130109 ; undefined
     c7c:	01110600 	.inst	0x01110600 ; undefined
     c80:	0b130e25 	add	w5, w17, w19, lsl #3
     c84:	1f1b1f03 	fmadd	s3, s24, s27, s7
     c88:	07120111 	.inst	0x07120111 ; undefined
     c8c:	00001710 	udf	#5904
     c90:	0b002407 	add	w7, w0, w0, lsl #9
     c94:	030b3e0b 	.inst	0x030b3e0b ; undefined
     c98:	08000008 	stxrb	w0, w8, [x0]
     c9c:	0b3e0104 	add	w4, w8, w30, uxtb
     ca0:	13490b0b 	.inst	0x13490b0b ; undefined
     ca4:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     ca8:	13010b39 	sbfx	w25, w25, #1, #2
     cac:	0d090000 	.inst	0x0d090000 ; undefined
     cb0:	3a080300 	adcs	w0, w24, w8
     cb4:	390b3b0b 	strb	w11, [x24, #718]
     cb8:	3813490b 	sttrb	w11, [x8, #-204]
     cbc:	0a00000b 	and	w11, w0, w0
     cc0:	0b0b000f 	add	w15, w0, w11
     cc4:	00001349 	udf	#4937
     cc8:	3f012e0b 	.inst	0x3f012e0b ; undefined
     ccc:	3a0e0319 	adcs	w25, w24, w14
     cd0:	390b3b0b 	strb	w11, [x24, #718]
     cd4:	8719270b 	.inst	0x8719270b ; undefined
     cd8:	193c1901 	.inst	0x193c1901 ; undefined
     cdc:	00001301 	udf	#4865
     ce0:	4900050c 	.inst	0x4900050c ; undefined
     ce4:	0d000013 	st1	{v19.b}[0], [x0]
     ce8:	193f002e 	.inst	0x193f002e ; undefined
     cec:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     cf0:	0b390b3b 	add	w27, w25, w25, uxtb #2
     cf4:	01111927 	.inst	0x01111927 ; undefined
     cf8:	18400712 	ldr	w18, 80dd8 <GPR_FRAME_SIZE+0x80cd8>
     cfc:	0000197c 	udf	#6524
     d00:	00240100 	.inst	0x00240100 ; NYI
     d04:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
     d08:	00000e03 	udf	#3587
     d0c:	03000d02 	.inst	0x03000d02 ; undefined
     d10:	03213a0e 	.inst	0x03213a0e ; undefined
     d14:	0b390b3b 	add	w27, w25, w25, uxtb #2
     d18:	0b381349 	add	w9, w26, w24, uxtb #4
     d1c:	16030000 	b	fffffffff80c0d1c <__stack_el0_top+0xffffffffb65b4d1c>
     d20:	3a0e0300 	adcs	w0, w24, w14
     d24:	390b3b0b 	strb	w11, [x24, #718]
     d28:	0013490b 	.inst	0x0013490b ; undefined
     d2c:	00280400 	.inst	0x00280400 ; NYI
     d30:	0b1c0e03 	add	w3, w16, w28, lsl #3
     d34:	13050000 	sbfiz	w0, w0, #27, #1
     d38:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
     d3c:	0b3b0321 	add	w1, w25, w27, uxtb
     d40:	01092139 	.inst	0x01092139 ; undefined
     d44:	06000013 	.inst	0x06000013 ; undefined
     d48:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
     d4c:	1f030b13 	fmadd	s19, s24, s3, s2
     d50:	01111f1b 	.inst	0x01111f1b ; undefined
     d54:	17100712 	b	fffffffffc40299c <__stack_el0_top+0xffffffffba8f699c>
     d58:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
     d5c:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     d60:	0008030b 	.inst	0x0008030b ; undefined
     d64:	01040800 	.inst	0x01040800 ; undefined
     d68:	0b0b0b3e 	add	w30, w25, w11, lsl #2
     d6c:	0b3a1349 	add	w9, w26, w26, uxtb #4
     d70:	0b390b3b 	add	w27, w25, w25, uxtb #2
     d74:	00001301 	udf	#4865
     d78:	03000d09 	.inst	0x03000d09 ; undefined
     d7c:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
     d80:	490b390b 	.inst	0x490b390b ; undefined
     d84:	000b3813 	.inst	0x000b3813 ; undefined
     d88:	000f0a00 	.inst	0x000f0a00 ; undefined
     d8c:	13490b0b 	.inst	0x13490b0b ; undefined
     d90:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
     d94:	03193f01 	.inst	0x03193f01 ; undefined
     d98:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     d9c:	270b390b 	.inst	0x270b390b ; undefined
     da0:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
     da4:	1301193c 	sbfx	w28, w9, #1, #6
     da8:	050c0000 	.inst	0x050c0000 ; undefined
     dac:	00134900 	.inst	0x00134900 ; undefined
     db0:	002e0d00 	.inst	0x002e0d00 ; NYI
     db4:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     db8:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     dbc:	19270b39 	rcwcas	x7, x25, [x25]
     dc0:	07120111 	.inst	0x07120111 ; undefined
     dc4:	197c1840 	.inst	0x197c1840 ; undefined
     dc8:	01000000 	.inst	0x01000000 ; undefined
     dcc:	0b0b0024 	add	w4, w1, w11
     dd0:	0e030b3e 	.inst	0x0e030b3e ; undefined
     dd4:	0d020000 	.inst	0x0d020000 ; undefined
     dd8:	3a0e0300 	adcs	w0, w24, w14
     ddc:	0b3b0321 	add	w1, w25, w27, uxtb
     de0:	13490b39 	.inst	0x13490b39 ; undefined
     de4:	00000b38 	udf	#2872
     de8:	03001603 	.inst	0x03001603 ; undefined
     dec:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     df0:	490b390b 	.inst	0x490b390b ; undefined
     df4:	04000013 	add	z19.b, p0/m, z19.b, z0.b
     df8:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
     dfc:	00000b1c 	udf	#2844
     e00:	0b011305 	add	w5, w24, w1, lsl #4
     e04:	03213a0b 	.inst	0x03213a0b ; undefined
     e08:	21390b3b 	.inst	0x21390b3b ; undefined
     e0c:	00130109 	.inst	0x00130109 ; undefined
     e10:	01110600 	.inst	0x01110600 ; undefined
     e14:	0b130e25 	add	w5, w17, w19, lsl #3
     e18:	1f1b1f03 	fmadd	s3, s24, s27, s7
     e1c:	07120111 	.inst	0x07120111 ; undefined
     e20:	00001710 	udf	#5904
     e24:	0b002407 	add	w7, w0, w0, lsl #9
     e28:	030b3e0b 	.inst	0x030b3e0b ; undefined
     e2c:	08000008 	stxrb	w0, w8, [x0]
     e30:	0b3e0104 	add	w4, w8, w30, uxtb
     e34:	13490b0b 	.inst	0x13490b0b ; undefined
     e38:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     e3c:	13010b39 	sbfx	w25, w25, #1, #2
     e40:	0d090000 	.inst	0x0d090000 ; undefined
     e44:	3a080300 	adcs	w0, w24, w8
     e48:	390b3b0b 	strb	w11, [x24, #718]
     e4c:	3813490b 	sttrb	w11, [x8, #-204]
     e50:	0a00000b 	and	w11, w0, w0
     e54:	0b0b000f 	add	w15, w0, w11
     e58:	00001349 	udf	#4937
     e5c:	3f012e0b 	.inst	0x3f012e0b ; undefined
     e60:	3a0e0319 	adcs	w25, w24, w14
     e64:	390b3b0b 	strb	w11, [x24, #718]
     e68:	8719270b 	.inst	0x8719270b ; undefined
     e6c:	193c1901 	.inst	0x193c1901 ; undefined
     e70:	00001301 	udf	#4865
     e74:	4900050c 	.inst	0x4900050c ; undefined
     e78:	0d000013 	st1	{v19.b}[0], [x0]
     e7c:	193f002e 	.inst	0x193f002e ; undefined
     e80:	0b3a0e03 	add	w3, w16, w26, uxtb #3
     e84:	0b390b3b 	add	w27, w25, w25, uxtb #2
     e88:	01111927 	.inst	0x01111927 ; undefined
     e8c:	18400712 	ldr	w18, 80f6c <GPR_FRAME_SIZE+0x80e6c>
     e90:	0000197c 	udf	#6524
     e94:	00240100 	.inst	0x00240100 ; NYI
     e98:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
     e9c:	00000e03 	udf	#3587
     ea0:	03000d02 	.inst	0x03000d02 ; undefined
     ea4:	03213a0e 	.inst	0x03213a0e ; undefined
     ea8:	0b390b3b 	add	w27, w25, w25, uxtb #2
     eac:	0b381349 	add	w9, w26, w24, uxtb #4
     eb0:	16030000 	b	fffffffff80c0eb0 <__stack_el0_top+0xffffffffb65b4eb0>
     eb4:	3a0e0300 	adcs	w0, w24, w14
     eb8:	390b3b0b 	strb	w11, [x24, #718]
     ebc:	0013490b 	.inst	0x0013490b ; undefined
     ec0:	00280400 	.inst	0x00280400 ; NYI
     ec4:	0b1c0e03 	add	w3, w16, w28, lsl #3
     ec8:	13050000 	sbfiz	w0, w0, #27, #1
     ecc:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
     ed0:	0b3b0321 	add	w1, w25, w27, uxtb
     ed4:	01092139 	.inst	0x01092139 ; undefined
     ed8:	06000013 	.inst	0x06000013 ; undefined
     edc:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
     ee0:	1f030b13 	fmadd	s19, s24, s3, s2
     ee4:	01111f1b 	.inst	0x01111f1b ; undefined
     ee8:	17100712 	b	fffffffffc402b30 <__stack_el0_top+0xffffffffba8f6b30>
     eec:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
     ef0:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
     ef4:	0008030b 	.inst	0x0008030b ; undefined
     ef8:	01040800 	.inst	0x01040800 ; undefined
     efc:	0b0b0b3e 	add	w30, w25, w11, lsl #2
     f00:	0b3a1349 	add	w9, w26, w26, uxtb #4
     f04:	0b390b3b 	add	w27, w25, w25, uxtb #2
     f08:	00001301 	udf	#4865
     f0c:	03000d09 	.inst	0x03000d09 ; undefined
     f10:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
     f14:	490b390b 	.inst	0x490b390b ; undefined
     f18:	000b3813 	.inst	0x000b3813 ; undefined
     f1c:	000f0a00 	.inst	0x000f0a00 ; undefined
     f20:	13490b0b 	.inst	0x13490b0b ; undefined
     f24:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
     f28:	03193f01 	.inst	0x03193f01 ; undefined
     f2c:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     f30:	270b390b 	.inst	0x270b390b ; undefined
     f34:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
     f38:	1301193c 	sbfx	w28, w9, #1, #6
     f3c:	050c0000 	.inst	0x050c0000 ; undefined
     f40:	00134900 	.inst	0x00134900 ; undefined
     f44:	002e0d00 	.inst	0x002e0d00 ; NYI
     f48:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
     f4c:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     f50:	19270b39 	rcwcas	x7, x25, [x25]
     f54:	07120111 	.inst	0x07120111 ; undefined
     f58:	197c1840 	.inst	0x197c1840 ; undefined
     f5c:	01000000 	.inst	0x01000000 ; undefined
     f60:	0b0b0024 	add	w4, w1, w11
     f64:	0e030b3e 	.inst	0x0e030b3e ; undefined
     f68:	0d020000 	.inst	0x0d020000 ; undefined
     f6c:	3a0e0300 	adcs	w0, w24, w14
     f70:	0b3b0321 	add	w1, w25, w27, uxtb
     f74:	13490b39 	.inst	0x13490b39 ; undefined
     f78:	00000b38 	udf	#2872
     f7c:	03001603 	.inst	0x03001603 ; undefined
     f80:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
     f84:	490b390b 	.inst	0x490b390b ; undefined
     f88:	04000013 	add	z19.b, p0/m, z19.b, z0.b
     f8c:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
     f90:	00000b1c 	udf	#2844
     f94:	0b011305 	add	w5, w24, w1, lsl #4
     f98:	03213a0b 	.inst	0x03213a0b ; undefined
     f9c:	21390b3b 	.inst	0x21390b3b ; undefined
     fa0:	00130109 	.inst	0x00130109 ; undefined
     fa4:	01110600 	.inst	0x01110600 ; undefined
     fa8:	0b130e25 	add	w5, w17, w19, lsl #3
     fac:	1f1b1f03 	fmadd	s3, s24, s27, s7
     fb0:	07120111 	.inst	0x07120111 ; undefined
     fb4:	00001710 	udf	#5904
     fb8:	0b002407 	add	w7, w0, w0, lsl #9
     fbc:	030b3e0b 	.inst	0x030b3e0b ; undefined
     fc0:	08000008 	stxrb	w0, w8, [x0]
     fc4:	0b3e0104 	add	w4, w8, w30, uxtb
     fc8:	13490b0b 	.inst	0x13490b0b ; undefined
     fcc:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
     fd0:	13010b39 	sbfx	w25, w25, #1, #2
     fd4:	0d090000 	.inst	0x0d090000 ; undefined
     fd8:	3a080300 	adcs	w0, w24, w8
     fdc:	390b3b0b 	strb	w11, [x24, #718]
     fe0:	3813490b 	sttrb	w11, [x8, #-204]
     fe4:	0a00000b 	and	w11, w0, w0
     fe8:	0b0b000f 	add	w15, w0, w11
     fec:	00001349 	udf	#4937
     ff0:	3f012e0b 	.inst	0x3f012e0b ; undefined
     ff4:	3a0e0319 	adcs	w25, w24, w14
     ff8:	390b3b0b 	strb	w11, [x24, #718]
     ffc:	8719270b 	.inst	0x8719270b ; undefined
    1000:	193c1901 	.inst	0x193c1901 ; undefined
    1004:	00001301 	udf	#4865
    1008:	4900050c 	.inst	0x4900050c ; undefined
    100c:	0d000013 	st1	{v19.b}[0], [x0]
    1010:	193f002e 	.inst	0x193f002e ; undefined
    1014:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    1018:	0b390b3b 	add	w27, w25, w25, uxtb #2
    101c:	01111927 	.inst	0x01111927 ; undefined
    1020:	18400712 	ldr	w18, 81100 <GPR_FRAME_SIZE+0x81000>
    1024:	0000197c 	udf	#6524
    1028:	00240100 	.inst	0x00240100 ; NYI
    102c:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    1030:	00000e03 	udf	#3587
    1034:	03000d02 	.inst	0x03000d02 ; undefined
    1038:	03213a0e 	.inst	0x03213a0e ; undefined
    103c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1040:	0b381349 	add	w9, w26, w24, uxtb #4
    1044:	16030000 	b	fffffffff80c1044 <__stack_el0_top+0xffffffffb65b5044>
    1048:	3a0e0300 	adcs	w0, w24, w14
    104c:	390b3b0b 	strb	w11, [x24, #718]
    1050:	0013490b 	.inst	0x0013490b ; undefined
    1054:	00280400 	.inst	0x00280400 ; NYI
    1058:	0b1c0e03 	add	w3, w16, w28, lsl #3
    105c:	13050000 	sbfiz	w0, w0, #27, #1
    1060:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    1064:	0b3b0321 	add	w1, w25, w27, uxtb
    1068:	01092139 	.inst	0x01092139 ; undefined
    106c:	06000013 	.inst	0x06000013 ; undefined
    1070:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    1074:	1f030b13 	fmadd	s19, s24, s3, s2
    1078:	01111f1b 	.inst	0x01111f1b ; undefined
    107c:	17100712 	b	fffffffffc402cc4 <__stack_el0_top+0xffffffffba8f6cc4>
    1080:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    1084:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    1088:	0008030b 	.inst	0x0008030b ; undefined
    108c:	01040800 	.inst	0x01040800 ; undefined
    1090:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    1094:	0b3a1349 	add	w9, w26, w26, uxtb #4
    1098:	0b390b3b 	add	w27, w25, w25, uxtb #2
    109c:	00001301 	udf	#4865
    10a0:	03000d09 	.inst	0x03000d09 ; undefined
    10a4:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    10a8:	490b390b 	.inst	0x490b390b ; undefined
    10ac:	000b3813 	.inst	0x000b3813 ; undefined
    10b0:	000f0a00 	.inst	0x000f0a00 ; undefined
    10b4:	13490b0b 	.inst	0x13490b0b ; undefined
    10b8:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    10bc:	03193f01 	.inst	0x03193f01 ; undefined
    10c0:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    10c4:	270b390b 	.inst	0x270b390b ; undefined
    10c8:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    10cc:	1301193c 	sbfx	w28, w9, #1, #6
    10d0:	050c0000 	.inst	0x050c0000 ; undefined
    10d4:	00134900 	.inst	0x00134900 ; undefined
    10d8:	002e0d00 	.inst	0x002e0d00 ; NYI
    10dc:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    10e0:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    10e4:	19270b39 	rcwcas	x7, x25, [x25]
    10e8:	07120111 	.inst	0x07120111 ; undefined
    10ec:	197c1840 	.inst	0x197c1840 ; undefined
    10f0:	01000000 	.inst	0x01000000 ; undefined
    10f4:	0b0b0024 	add	w4, w1, w11
    10f8:	0e030b3e 	.inst	0x0e030b3e ; undefined
    10fc:	0d020000 	.inst	0x0d020000 ; undefined
    1100:	3a0e0300 	adcs	w0, w24, w14
    1104:	0b3b0321 	add	w1, w25, w27, uxtb
    1108:	13490b39 	.inst	0x13490b39 ; undefined
    110c:	00000b38 	udf	#2872
    1110:	03001603 	.inst	0x03001603 ; undefined
    1114:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1118:	490b390b 	.inst	0x490b390b ; undefined
    111c:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    1120:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    1124:	00000b1c 	udf	#2844
    1128:	0b011305 	add	w5, w24, w1, lsl #4
    112c:	03213a0b 	.inst	0x03213a0b ; undefined
    1130:	21390b3b 	.inst	0x21390b3b ; undefined
    1134:	00130109 	.inst	0x00130109 ; undefined
    1138:	01110600 	.inst	0x01110600 ; undefined
    113c:	0b130e25 	add	w5, w17, w19, lsl #3
    1140:	1f1b1f03 	fmadd	s3, s24, s27, s7
    1144:	07120111 	.inst	0x07120111 ; undefined
    1148:	00001710 	udf	#5904
    114c:	0b002407 	add	w7, w0, w0, lsl #9
    1150:	030b3e0b 	.inst	0x030b3e0b ; undefined
    1154:	08000008 	stxrb	w0, w8, [x0]
    1158:	0b3e0104 	add	w4, w8, w30, uxtb
    115c:	13490b0b 	.inst	0x13490b0b ; undefined
    1160:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1164:	13010b39 	sbfx	w25, w25, #1, #2
    1168:	0d090000 	.inst	0x0d090000 ; undefined
    116c:	3a080300 	adcs	w0, w24, w8
    1170:	390b3b0b 	strb	w11, [x24, #718]
    1174:	3813490b 	sttrb	w11, [x8, #-204]
    1178:	0a00000b 	and	w11, w0, w0
    117c:	0b0b000f 	add	w15, w0, w11
    1180:	00001349 	udf	#4937
    1184:	3f012e0b 	.inst	0x3f012e0b ; undefined
    1188:	3a0e0319 	adcs	w25, w24, w14
    118c:	390b3b0b 	strb	w11, [x24, #718]
    1190:	8719270b 	.inst	0x8719270b ; undefined
    1194:	193c1901 	.inst	0x193c1901 ; undefined
    1198:	00001301 	udf	#4865
    119c:	4900050c 	.inst	0x4900050c ; undefined
    11a0:	0d000013 	st1	{v19.b}[0], [x0]
    11a4:	193f002e 	.inst	0x193f002e ; undefined
    11a8:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    11ac:	0b390b3b 	add	w27, w25, w25, uxtb #2
    11b0:	01111927 	.inst	0x01111927 ; undefined
    11b4:	18400712 	ldr	w18, 81294 <GPR_FRAME_SIZE+0x81194>
    11b8:	0000197c 	udf	#6524
    11bc:	00240100 	.inst	0x00240100 ; NYI
    11c0:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    11c4:	00000e03 	udf	#3587
    11c8:	03000d02 	.inst	0x03000d02 ; undefined
    11cc:	03213a0e 	.inst	0x03213a0e ; undefined
    11d0:	0b390b3b 	add	w27, w25, w25, uxtb #2
    11d4:	0b381349 	add	w9, w26, w24, uxtb #4
    11d8:	16030000 	b	fffffffff80c11d8 <__stack_el0_top+0xffffffffb65b51d8>
    11dc:	3a0e0300 	adcs	w0, w24, w14
    11e0:	390b3b0b 	strb	w11, [x24, #718]
    11e4:	0013490b 	.inst	0x0013490b ; undefined
    11e8:	00280400 	.inst	0x00280400 ; NYI
    11ec:	0b1c0e03 	add	w3, w16, w28, lsl #3
    11f0:	13050000 	sbfiz	w0, w0, #27, #1
    11f4:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    11f8:	0b3b0321 	add	w1, w25, w27, uxtb
    11fc:	01092139 	.inst	0x01092139 ; undefined
    1200:	06000013 	.inst	0x06000013 ; undefined
    1204:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    1208:	1f030b13 	fmadd	s19, s24, s3, s2
    120c:	01111f1b 	.inst	0x01111f1b ; undefined
    1210:	17100712 	b	fffffffffc402e58 <__stack_el0_top+0xffffffffba8f6e58>
    1214:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    1218:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    121c:	0008030b 	.inst	0x0008030b ; undefined
    1220:	01040800 	.inst	0x01040800 ; undefined
    1224:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    1228:	0b3a1349 	add	w9, w26, w26, uxtb #4
    122c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1230:	00001301 	udf	#4865
    1234:	03000d09 	.inst	0x03000d09 ; undefined
    1238:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    123c:	490b390b 	.inst	0x490b390b ; undefined
    1240:	000b3813 	.inst	0x000b3813 ; undefined
    1244:	000f0a00 	.inst	0x000f0a00 ; undefined
    1248:	13490b0b 	.inst	0x13490b0b ; undefined
    124c:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    1250:	03193f01 	.inst	0x03193f01 ; undefined
    1254:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1258:	270b390b 	.inst	0x270b390b ; undefined
    125c:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    1260:	1301193c 	sbfx	w28, w9, #1, #6
    1264:	050c0000 	.inst	0x050c0000 ; undefined
    1268:	00134900 	.inst	0x00134900 ; undefined
    126c:	002e0d00 	.inst	0x002e0d00 ; NYI
    1270:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    1274:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1278:	19270b39 	rcwcas	x7, x25, [x25]
    127c:	07120111 	.inst	0x07120111 ; undefined
    1280:	197c1840 	.inst	0x197c1840 ; undefined
    1284:	01000000 	.inst	0x01000000 ; undefined
    1288:	0b0b0024 	add	w4, w1, w11
    128c:	0e030b3e 	.inst	0x0e030b3e ; undefined
    1290:	0d020000 	.inst	0x0d020000 ; undefined
    1294:	3a0e0300 	adcs	w0, w24, w14
    1298:	0b3b0321 	add	w1, w25, w27, uxtb
    129c:	13490b39 	.inst	0x13490b39 ; undefined
    12a0:	00000b38 	udf	#2872
    12a4:	03001603 	.inst	0x03001603 ; undefined
    12a8:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    12ac:	490b390b 	.inst	0x490b390b ; undefined
    12b0:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    12b4:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    12b8:	00000b1c 	udf	#2844
    12bc:	0b011305 	add	w5, w24, w1, lsl #4
    12c0:	03213a0b 	.inst	0x03213a0b ; undefined
    12c4:	21390b3b 	.inst	0x21390b3b ; undefined
    12c8:	00130109 	.inst	0x00130109 ; undefined
    12cc:	01110600 	.inst	0x01110600 ; undefined
    12d0:	0b130e25 	add	w5, w17, w19, lsl #3
    12d4:	1f1b1f03 	fmadd	s3, s24, s27, s7
    12d8:	07120111 	.inst	0x07120111 ; undefined
    12dc:	00001710 	udf	#5904
    12e0:	0b002407 	add	w7, w0, w0, lsl #9
    12e4:	030b3e0b 	.inst	0x030b3e0b ; undefined
    12e8:	08000008 	stxrb	w0, w8, [x0]
    12ec:	0b3e0104 	add	w4, w8, w30, uxtb
    12f0:	13490b0b 	.inst	0x13490b0b ; undefined
    12f4:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    12f8:	13010b39 	sbfx	w25, w25, #1, #2
    12fc:	0d090000 	.inst	0x0d090000 ; undefined
    1300:	3a080300 	adcs	w0, w24, w8
    1304:	390b3b0b 	strb	w11, [x24, #718]
    1308:	3813490b 	sttrb	w11, [x8, #-204]
    130c:	0a00000b 	and	w11, w0, w0
    1310:	0b0b000f 	add	w15, w0, w11
    1314:	00001349 	udf	#4937
    1318:	3f012e0b 	.inst	0x3f012e0b ; undefined
    131c:	3a0e0319 	adcs	w25, w24, w14
    1320:	390b3b0b 	strb	w11, [x24, #718]
    1324:	8719270b 	.inst	0x8719270b ; undefined
    1328:	193c1901 	.inst	0x193c1901 ; undefined
    132c:	00001301 	udf	#4865
    1330:	4900050c 	.inst	0x4900050c ; undefined
    1334:	0d000013 	st1	{v19.b}[0], [x0]
    1338:	193f002e 	.inst	0x193f002e ; undefined
    133c:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    1340:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1344:	01111927 	.inst	0x01111927 ; undefined
    1348:	18400712 	ldr	w18, 81428 <GPR_FRAME_SIZE+0x81328>
    134c:	0000197c 	udf	#6524
    1350:	00240100 	.inst	0x00240100 ; NYI
    1354:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    1358:	00000e03 	udf	#3587
    135c:	03000d02 	.inst	0x03000d02 ; undefined
    1360:	03213a0e 	.inst	0x03213a0e ; undefined
    1364:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1368:	0b381349 	add	w9, w26, w24, uxtb #4
    136c:	16030000 	b	fffffffff80c136c <__stack_el0_top+0xffffffffb65b536c>
    1370:	3a0e0300 	adcs	w0, w24, w14
    1374:	390b3b0b 	strb	w11, [x24, #718]
    1378:	0013490b 	.inst	0x0013490b ; undefined
    137c:	00280400 	.inst	0x00280400 ; NYI
    1380:	0b1c0e03 	add	w3, w16, w28, lsl #3
    1384:	13050000 	sbfiz	w0, w0, #27, #1
    1388:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    138c:	0b3b0321 	add	w1, w25, w27, uxtb
    1390:	01092139 	.inst	0x01092139 ; undefined
    1394:	06000013 	.inst	0x06000013 ; undefined
    1398:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    139c:	1f030b13 	fmadd	s19, s24, s3, s2
    13a0:	01111f1b 	.inst	0x01111f1b ; undefined
    13a4:	17100712 	b	fffffffffc402fec <__stack_el0_top+0xffffffffba8f6fec>
    13a8:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    13ac:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    13b0:	0008030b 	.inst	0x0008030b ; undefined
    13b4:	01040800 	.inst	0x01040800 ; undefined
    13b8:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    13bc:	0b3a1349 	add	w9, w26, w26, uxtb #4
    13c0:	0b390b3b 	add	w27, w25, w25, uxtb #2
    13c4:	00001301 	udf	#4865
    13c8:	03000d09 	.inst	0x03000d09 ; undefined
    13cc:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    13d0:	490b390b 	.inst	0x490b390b ; undefined
    13d4:	000b3813 	.inst	0x000b3813 ; undefined
    13d8:	000f0a00 	.inst	0x000f0a00 ; undefined
    13dc:	13490b0b 	.inst	0x13490b0b ; undefined
    13e0:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    13e4:	03193f01 	.inst	0x03193f01 ; undefined
    13e8:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    13ec:	270b390b 	.inst	0x270b390b ; undefined
    13f0:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    13f4:	1301193c 	sbfx	w28, w9, #1, #6
    13f8:	050c0000 	.inst	0x050c0000 ; undefined
    13fc:	00134900 	.inst	0x00134900 ; undefined
    1400:	002e0d00 	.inst	0x002e0d00 ; NYI
    1404:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    1408:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    140c:	19270b39 	rcwcas	x7, x25, [x25]
    1410:	07120111 	.inst	0x07120111 ; undefined
    1414:	197c1840 	.inst	0x197c1840 ; undefined
    1418:	01000000 	.inst	0x01000000 ; undefined
    141c:	0b0b0024 	add	w4, w1, w11
    1420:	0e030b3e 	.inst	0x0e030b3e ; undefined
    1424:	0d020000 	.inst	0x0d020000 ; undefined
    1428:	3a0e0300 	adcs	w0, w24, w14
    142c:	0b3b0321 	add	w1, w25, w27, uxtb
    1430:	13490b39 	.inst	0x13490b39 ; undefined
    1434:	00000b38 	udf	#2872
    1438:	03001603 	.inst	0x03001603 ; undefined
    143c:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1440:	490b390b 	.inst	0x490b390b ; undefined
    1444:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    1448:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    144c:	00000b1c 	udf	#2844
    1450:	0b011305 	add	w5, w24, w1, lsl #4
    1454:	03213a0b 	.inst	0x03213a0b ; undefined
    1458:	21390b3b 	.inst	0x21390b3b ; undefined
    145c:	00130109 	.inst	0x00130109 ; undefined
    1460:	01110600 	.inst	0x01110600 ; undefined
    1464:	0b130e25 	add	w5, w17, w19, lsl #3
    1468:	1f1b1f03 	fmadd	s3, s24, s27, s7
    146c:	07120111 	.inst	0x07120111 ; undefined
    1470:	00001710 	udf	#5904
    1474:	0b002407 	add	w7, w0, w0, lsl #9
    1478:	030b3e0b 	.inst	0x030b3e0b ; undefined
    147c:	08000008 	stxrb	w0, w8, [x0]
    1480:	0b3e0104 	add	w4, w8, w30, uxtb
    1484:	13490b0b 	.inst	0x13490b0b ; undefined
    1488:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    148c:	13010b39 	sbfx	w25, w25, #1, #2
    1490:	0d090000 	.inst	0x0d090000 ; undefined
    1494:	3a080300 	adcs	w0, w24, w8
    1498:	390b3b0b 	strb	w11, [x24, #718]
    149c:	3813490b 	sttrb	w11, [x8, #-204]
    14a0:	0a00000b 	and	w11, w0, w0
    14a4:	0b0b000f 	add	w15, w0, w11
    14a8:	00001349 	udf	#4937
    14ac:	3f012e0b 	.inst	0x3f012e0b ; undefined
    14b0:	3a0e0319 	adcs	w25, w24, w14
    14b4:	390b3b0b 	strb	w11, [x24, #718]
    14b8:	8719270b 	.inst	0x8719270b ; undefined
    14bc:	193c1901 	.inst	0x193c1901 ; undefined
    14c0:	00001301 	udf	#4865
    14c4:	4900050c 	.inst	0x4900050c ; undefined
    14c8:	0d000013 	st1	{v19.b}[0], [x0]
    14cc:	193f002e 	.inst	0x193f002e ; undefined
    14d0:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    14d4:	0b390b3b 	add	w27, w25, w25, uxtb #2
    14d8:	01111927 	.inst	0x01111927 ; undefined
    14dc:	18400712 	ldr	w18, 815bc <GPR_FRAME_SIZE+0x814bc>
    14e0:	0000197c 	udf	#6524
    14e4:	00240100 	.inst	0x00240100 ; NYI
    14e8:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    14ec:	00000e03 	udf	#3587
    14f0:	03000d02 	.inst	0x03000d02 ; undefined
    14f4:	03213a0e 	.inst	0x03213a0e ; undefined
    14f8:	0b390b3b 	add	w27, w25, w25, uxtb #2
    14fc:	0b381349 	add	w9, w26, w24, uxtb #4
    1500:	16030000 	b	fffffffff80c1500 <__stack_el0_top+0xffffffffb65b5500>
    1504:	3a0e0300 	adcs	w0, w24, w14
    1508:	390b3b0b 	strb	w11, [x24, #718]
    150c:	0013490b 	.inst	0x0013490b ; undefined
    1510:	00280400 	.inst	0x00280400 ; NYI
    1514:	0b1c0e03 	add	w3, w16, w28, lsl #3
    1518:	13050000 	sbfiz	w0, w0, #27, #1
    151c:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    1520:	0b3b0321 	add	w1, w25, w27, uxtb
    1524:	01092139 	.inst	0x01092139 ; undefined
    1528:	06000013 	.inst	0x06000013 ; undefined
    152c:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    1530:	1f030b13 	fmadd	s19, s24, s3, s2
    1534:	01111f1b 	.inst	0x01111f1b ; undefined
    1538:	17100712 	b	fffffffffc403180 <__stack_el0_top+0xffffffffba8f7180>
    153c:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    1540:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    1544:	0008030b 	.inst	0x0008030b ; undefined
    1548:	01040800 	.inst	0x01040800 ; undefined
    154c:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    1550:	0b3a1349 	add	w9, w26, w26, uxtb #4
    1554:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1558:	00001301 	udf	#4865
    155c:	03000d09 	.inst	0x03000d09 ; undefined
    1560:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    1564:	490b390b 	.inst	0x490b390b ; undefined
    1568:	000b3813 	.inst	0x000b3813 ; undefined
    156c:	000f0a00 	.inst	0x000f0a00 ; undefined
    1570:	13490b0b 	.inst	0x13490b0b ; undefined
    1574:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    1578:	03193f01 	.inst	0x03193f01 ; undefined
    157c:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1580:	270b390b 	.inst	0x270b390b ; undefined
    1584:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    1588:	1301193c 	sbfx	w28, w9, #1, #6
    158c:	050c0000 	.inst	0x050c0000 ; undefined
    1590:	00134900 	.inst	0x00134900 ; undefined
    1594:	002e0d00 	.inst	0x002e0d00 ; NYI
    1598:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    159c:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    15a0:	19270b39 	rcwcas	x7, x25, [x25]
    15a4:	07120111 	.inst	0x07120111 ; undefined
    15a8:	197c1840 	.inst	0x197c1840 ; undefined
    15ac:	01000000 	.inst	0x01000000 ; undefined
    15b0:	0b0b0024 	add	w4, w1, w11
    15b4:	0e030b3e 	.inst	0x0e030b3e ; undefined
    15b8:	0d020000 	.inst	0x0d020000 ; undefined
    15bc:	3a0e0300 	adcs	w0, w24, w14
    15c0:	0b3b0321 	add	w1, w25, w27, uxtb
    15c4:	13490b39 	.inst	0x13490b39 ; undefined
    15c8:	00000b38 	udf	#2872
    15cc:	03001603 	.inst	0x03001603 ; undefined
    15d0:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    15d4:	490b390b 	.inst	0x490b390b ; undefined
    15d8:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    15dc:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    15e0:	00000b1c 	udf	#2844
    15e4:	0b011305 	add	w5, w24, w1, lsl #4
    15e8:	03213a0b 	.inst	0x03213a0b ; undefined
    15ec:	21390b3b 	.inst	0x21390b3b ; undefined
    15f0:	00130109 	.inst	0x00130109 ; undefined
    15f4:	01110600 	.inst	0x01110600 ; undefined
    15f8:	0b130e25 	add	w5, w17, w19, lsl #3
    15fc:	1f1b1f03 	fmadd	s3, s24, s27, s7
    1600:	07120111 	.inst	0x07120111 ; undefined
    1604:	00001710 	udf	#5904
    1608:	0b002407 	add	w7, w0, w0, lsl #9
    160c:	030b3e0b 	.inst	0x030b3e0b ; undefined
    1610:	08000008 	stxrb	w0, w8, [x0]
    1614:	0b3e0104 	add	w4, w8, w30, uxtb
    1618:	13490b0b 	.inst	0x13490b0b ; undefined
    161c:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1620:	13010b39 	sbfx	w25, w25, #1, #2
    1624:	0d090000 	.inst	0x0d090000 ; undefined
    1628:	3a080300 	adcs	w0, w24, w8
    162c:	390b3b0b 	strb	w11, [x24, #718]
    1630:	3813490b 	sttrb	w11, [x8, #-204]
    1634:	0a00000b 	and	w11, w0, w0
    1638:	0b0b000f 	add	w15, w0, w11
    163c:	00001349 	udf	#4937
    1640:	3f012e0b 	.inst	0x3f012e0b ; undefined
    1644:	3a0e0319 	adcs	w25, w24, w14
    1648:	390b3b0b 	strb	w11, [x24, #718]
    164c:	8719270b 	.inst	0x8719270b ; undefined
    1650:	193c1901 	.inst	0x193c1901 ; undefined
    1654:	00001301 	udf	#4865
    1658:	4900050c 	.inst	0x4900050c ; undefined
    165c:	0d000013 	st1	{v19.b}[0], [x0]
    1660:	193f002e 	.inst	0x193f002e ; undefined
    1664:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    1668:	0b390b3b 	add	w27, w25, w25, uxtb #2
    166c:	01111927 	.inst	0x01111927 ; undefined
    1670:	18400712 	ldr	w18, 81750 <GPR_FRAME_SIZE+0x81650>
    1674:	0000197c 	udf	#6524
    1678:	00240100 	.inst	0x00240100 ; NYI
    167c:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    1680:	00000e03 	udf	#3587
    1684:	03000d02 	.inst	0x03000d02 ; undefined
    1688:	03213a0e 	.inst	0x03213a0e ; undefined
    168c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1690:	0b381349 	add	w9, w26, w24, uxtb #4
    1694:	16030000 	b	fffffffff80c1694 <__stack_el0_top+0xffffffffb65b5694>
    1698:	3a0e0300 	adcs	w0, w24, w14
    169c:	390b3b0b 	strb	w11, [x24, #718]
    16a0:	0013490b 	.inst	0x0013490b ; undefined
    16a4:	00280400 	.inst	0x00280400 ; NYI
    16a8:	0b1c0e03 	add	w3, w16, w28, lsl #3
    16ac:	13050000 	sbfiz	w0, w0, #27, #1
    16b0:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    16b4:	0b3b0321 	add	w1, w25, w27, uxtb
    16b8:	01092139 	.inst	0x01092139 ; undefined
    16bc:	06000013 	.inst	0x06000013 ; undefined
    16c0:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    16c4:	1f030b13 	fmadd	s19, s24, s3, s2
    16c8:	01111f1b 	.inst	0x01111f1b ; undefined
    16cc:	17100712 	b	fffffffffc403314 <__stack_el0_top+0xffffffffba8f7314>
    16d0:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    16d4:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    16d8:	0008030b 	.inst	0x0008030b ; undefined
    16dc:	01040800 	.inst	0x01040800 ; undefined
    16e0:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    16e4:	0b3a1349 	add	w9, w26, w26, uxtb #4
    16e8:	0b390b3b 	add	w27, w25, w25, uxtb #2
    16ec:	00001301 	udf	#4865
    16f0:	03000d09 	.inst	0x03000d09 ; undefined
    16f4:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    16f8:	490b390b 	.inst	0x490b390b ; undefined
    16fc:	000b3813 	.inst	0x000b3813 ; undefined
    1700:	000f0a00 	.inst	0x000f0a00 ; undefined
    1704:	13490b0b 	.inst	0x13490b0b ; undefined
    1708:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    170c:	03193f01 	.inst	0x03193f01 ; undefined
    1710:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1714:	270b390b 	.inst	0x270b390b ; undefined
    1718:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    171c:	1301193c 	sbfx	w28, w9, #1, #6
    1720:	050c0000 	.inst	0x050c0000 ; undefined
    1724:	00134900 	.inst	0x00134900 ; undefined
    1728:	002e0d00 	.inst	0x002e0d00 ; NYI
    172c:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    1730:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1734:	19270b39 	rcwcas	x7, x25, [x25]
    1738:	07120111 	.inst	0x07120111 ; undefined
    173c:	197c1840 	.inst	0x197c1840 ; undefined
    1740:	01000000 	.inst	0x01000000 ; undefined
    1744:	0b0b0024 	add	w4, w1, w11
    1748:	0e030b3e 	.inst	0x0e030b3e ; undefined
    174c:	0d020000 	.inst	0x0d020000 ; undefined
    1750:	3a0e0300 	adcs	w0, w24, w14
    1754:	0b3b0321 	add	w1, w25, w27, uxtb
    1758:	13490b39 	.inst	0x13490b39 ; undefined
    175c:	00000b38 	udf	#2872
    1760:	03001603 	.inst	0x03001603 ; undefined
    1764:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1768:	490b390b 	.inst	0x490b390b ; undefined
    176c:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    1770:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    1774:	00000b1c 	udf	#2844
    1778:	0b011305 	add	w5, w24, w1, lsl #4
    177c:	03213a0b 	.inst	0x03213a0b ; undefined
    1780:	21390b3b 	.inst	0x21390b3b ; undefined
    1784:	00130109 	.inst	0x00130109 ; undefined
    1788:	01110600 	.inst	0x01110600 ; undefined
    178c:	0b130e25 	add	w5, w17, w19, lsl #3
    1790:	1f1b1f03 	fmadd	s3, s24, s27, s7
    1794:	07120111 	.inst	0x07120111 ; undefined
    1798:	00001710 	udf	#5904
    179c:	0b002407 	add	w7, w0, w0, lsl #9
    17a0:	030b3e0b 	.inst	0x030b3e0b ; undefined
    17a4:	08000008 	stxrb	w0, w8, [x0]
    17a8:	0b3e0104 	add	w4, w8, w30, uxtb
    17ac:	13490b0b 	.inst	0x13490b0b ; undefined
    17b0:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    17b4:	13010b39 	sbfx	w25, w25, #1, #2
    17b8:	0d090000 	.inst	0x0d090000 ; undefined
    17bc:	3a080300 	adcs	w0, w24, w8
    17c0:	390b3b0b 	strb	w11, [x24, #718]
    17c4:	3813490b 	sttrb	w11, [x8, #-204]
    17c8:	0a00000b 	and	w11, w0, w0
    17cc:	0b0b000f 	add	w15, w0, w11
    17d0:	00001349 	udf	#4937
    17d4:	3f012e0b 	.inst	0x3f012e0b ; undefined
    17d8:	3a0e0319 	adcs	w25, w24, w14
    17dc:	390b3b0b 	strb	w11, [x24, #718]
    17e0:	8719270b 	.inst	0x8719270b ; undefined
    17e4:	193c1901 	.inst	0x193c1901 ; undefined
    17e8:	00001301 	udf	#4865
    17ec:	4900050c 	.inst	0x4900050c ; undefined
    17f0:	0d000013 	st1	{v19.b}[0], [x0]
    17f4:	193f002e 	.inst	0x193f002e ; undefined
    17f8:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    17fc:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1800:	01111927 	.inst	0x01111927 ; undefined
    1804:	18400712 	ldr	w18, 818e4 <GPR_FRAME_SIZE+0x817e4>
    1808:	0000197c 	udf	#6524
    180c:	00240100 	.inst	0x00240100 ; NYI
    1810:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    1814:	00000e03 	udf	#3587
    1818:	03000d02 	.inst	0x03000d02 ; undefined
    181c:	03213a0e 	.inst	0x03213a0e ; undefined
    1820:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1824:	0b381349 	add	w9, w26, w24, uxtb #4
    1828:	16030000 	b	fffffffff80c1828 <__stack_el0_top+0xffffffffb65b5828>
    182c:	3a0e0300 	adcs	w0, w24, w14
    1830:	390b3b0b 	strb	w11, [x24, #718]
    1834:	0013490b 	.inst	0x0013490b ; undefined
    1838:	00280400 	.inst	0x00280400 ; NYI
    183c:	0b1c0e03 	add	w3, w16, w28, lsl #3
    1840:	13050000 	sbfiz	w0, w0, #27, #1
    1844:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    1848:	0b3b0321 	add	w1, w25, w27, uxtb
    184c:	01092139 	.inst	0x01092139 ; undefined
    1850:	06000013 	.inst	0x06000013 ; undefined
    1854:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    1858:	1f030b13 	fmadd	s19, s24, s3, s2
    185c:	01111f1b 	.inst	0x01111f1b ; undefined
    1860:	17100712 	b	fffffffffc4034a8 <__stack_el0_top+0xffffffffba8f74a8>
    1864:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    1868:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    186c:	0008030b 	.inst	0x0008030b ; undefined
    1870:	01040800 	.inst	0x01040800 ; undefined
    1874:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    1878:	0b3a1349 	add	w9, w26, w26, uxtb #4
    187c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1880:	00001301 	udf	#4865
    1884:	03000d09 	.inst	0x03000d09 ; undefined
    1888:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    188c:	490b390b 	.inst	0x490b390b ; undefined
    1890:	000b3813 	.inst	0x000b3813 ; undefined
    1894:	000f0a00 	.inst	0x000f0a00 ; undefined
    1898:	13490b0b 	.inst	0x13490b0b ; undefined
    189c:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    18a0:	03193f01 	.inst	0x03193f01 ; undefined
    18a4:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    18a8:	270b390b 	.inst	0x270b390b ; undefined
    18ac:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    18b0:	1301193c 	sbfx	w28, w9, #1, #6
    18b4:	050c0000 	.inst	0x050c0000 ; undefined
    18b8:	00134900 	.inst	0x00134900 ; undefined
    18bc:	002e0d00 	.inst	0x002e0d00 ; NYI
    18c0:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    18c4:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    18c8:	19270b39 	rcwcas	x7, x25, [x25]
    18cc:	07120111 	.inst	0x07120111 ; undefined
    18d0:	197c1840 	.inst	0x197c1840 ; undefined
    18d4:	01000000 	.inst	0x01000000 ; undefined
    18d8:	0b0b0024 	add	w4, w1, w11
    18dc:	0e030b3e 	.inst	0x0e030b3e ; undefined
    18e0:	0d020000 	.inst	0x0d020000 ; undefined
    18e4:	3a0e0300 	adcs	w0, w24, w14
    18e8:	0b3b0321 	add	w1, w25, w27, uxtb
    18ec:	13490b39 	.inst	0x13490b39 ; undefined
    18f0:	00000b38 	udf	#2872
    18f4:	03001603 	.inst	0x03001603 ; undefined
    18f8:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    18fc:	490b390b 	.inst	0x490b390b ; undefined
    1900:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    1904:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    1908:	00000b1c 	udf	#2844
    190c:	0b011305 	add	w5, w24, w1, lsl #4
    1910:	03213a0b 	.inst	0x03213a0b ; undefined
    1914:	21390b3b 	.inst	0x21390b3b ; undefined
    1918:	00130109 	.inst	0x00130109 ; undefined
    191c:	01110600 	.inst	0x01110600 ; undefined
    1920:	0b130e25 	add	w5, w17, w19, lsl #3
    1924:	1f1b1f03 	fmadd	s3, s24, s27, s7
    1928:	07120111 	.inst	0x07120111 ; undefined
    192c:	00001710 	udf	#5904
    1930:	0b002407 	add	w7, w0, w0, lsl #9
    1934:	030b3e0b 	.inst	0x030b3e0b ; undefined
    1938:	08000008 	stxrb	w0, w8, [x0]
    193c:	0b3e0104 	add	w4, w8, w30, uxtb
    1940:	13490b0b 	.inst	0x13490b0b ; undefined
    1944:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1948:	13010b39 	sbfx	w25, w25, #1, #2
    194c:	0d090000 	.inst	0x0d090000 ; undefined
    1950:	3a080300 	adcs	w0, w24, w8
    1954:	390b3b0b 	strb	w11, [x24, #718]
    1958:	3813490b 	sttrb	w11, [x8, #-204]
    195c:	0a00000b 	and	w11, w0, w0
    1960:	0b0b000f 	add	w15, w0, w11
    1964:	00001349 	udf	#4937
    1968:	3f012e0b 	.inst	0x3f012e0b ; undefined
    196c:	3a0e0319 	adcs	w25, w24, w14
    1970:	390b3b0b 	strb	w11, [x24, #718]
    1974:	8719270b 	.inst	0x8719270b ; undefined
    1978:	193c1901 	.inst	0x193c1901 ; undefined
    197c:	00001301 	udf	#4865
    1980:	4900050c 	.inst	0x4900050c ; undefined
    1984:	0d000013 	st1	{v19.b}[0], [x0]
    1988:	193f002e 	.inst	0x193f002e ; undefined
    198c:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    1990:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1994:	01111927 	.inst	0x01111927 ; undefined
    1998:	18400712 	ldr	w18, 81a78 <GPR_FRAME_SIZE+0x81978>
    199c:	0000197c 	udf	#6524
    19a0:	00240100 	.inst	0x00240100 ; NYI
    19a4:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    19a8:	00000e03 	udf	#3587
    19ac:	03000d02 	.inst	0x03000d02 ; undefined
    19b0:	03213a0e 	.inst	0x03213a0e ; undefined
    19b4:	0b390b3b 	add	w27, w25, w25, uxtb #2
    19b8:	0b381349 	add	w9, w26, w24, uxtb #4
    19bc:	16030000 	b	fffffffff80c19bc <__stack_el0_top+0xffffffffb65b59bc>
    19c0:	3a0e0300 	adcs	w0, w24, w14
    19c4:	390b3b0b 	strb	w11, [x24, #718]
    19c8:	0013490b 	.inst	0x0013490b ; undefined
    19cc:	00280400 	.inst	0x00280400 ; NYI
    19d0:	0b1c0e03 	add	w3, w16, w28, lsl #3
    19d4:	13050000 	sbfiz	w0, w0, #27, #1
    19d8:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    19dc:	0b3b0321 	add	w1, w25, w27, uxtb
    19e0:	01092139 	.inst	0x01092139 ; undefined
    19e4:	06000013 	.inst	0x06000013 ; undefined
    19e8:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    19ec:	1f030b13 	fmadd	s19, s24, s3, s2
    19f0:	01111f1b 	.inst	0x01111f1b ; undefined
    19f4:	17100712 	b	fffffffffc40363c <__stack_el0_top+0xffffffffba8f763c>
    19f8:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    19fc:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    1a00:	0008030b 	.inst	0x0008030b ; undefined
    1a04:	01040800 	.inst	0x01040800 ; undefined
    1a08:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    1a0c:	0b3a1349 	add	w9, w26, w26, uxtb #4
    1a10:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1a14:	00001301 	udf	#4865
    1a18:	03000d09 	.inst	0x03000d09 ; undefined
    1a1c:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    1a20:	490b390b 	.inst	0x490b390b ; undefined
    1a24:	000b3813 	.inst	0x000b3813 ; undefined
    1a28:	000f0a00 	.inst	0x000f0a00 ; undefined
    1a2c:	13490b0b 	.inst	0x13490b0b ; undefined
    1a30:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    1a34:	03193f01 	.inst	0x03193f01 ; undefined
    1a38:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1a3c:	270b390b 	.inst	0x270b390b ; undefined
    1a40:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    1a44:	1301193c 	sbfx	w28, w9, #1, #6
    1a48:	050c0000 	.inst	0x050c0000 ; undefined
    1a4c:	00134900 	.inst	0x00134900 ; undefined
    1a50:	002e0d00 	.inst	0x002e0d00 ; NYI
    1a54:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    1a58:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1a5c:	19270b39 	rcwcas	x7, x25, [x25]
    1a60:	07120111 	.inst	0x07120111 ; undefined
    1a64:	197c1840 	.inst	0x197c1840 ; undefined
    1a68:	01000000 	.inst	0x01000000 ; undefined
    1a6c:	0b0b0024 	add	w4, w1, w11
    1a70:	0e030b3e 	.inst	0x0e030b3e ; undefined
    1a74:	0d020000 	.inst	0x0d020000 ; undefined
    1a78:	3a0e0300 	adcs	w0, w24, w14
    1a7c:	0b3b0321 	add	w1, w25, w27, uxtb
    1a80:	13490b39 	.inst	0x13490b39 ; undefined
    1a84:	00000b38 	udf	#2872
    1a88:	03001603 	.inst	0x03001603 ; undefined
    1a8c:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1a90:	490b390b 	.inst	0x490b390b ; undefined
    1a94:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    1a98:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    1a9c:	00000b1c 	udf	#2844
    1aa0:	0b011305 	add	w5, w24, w1, lsl #4
    1aa4:	03213a0b 	.inst	0x03213a0b ; undefined
    1aa8:	21390b3b 	.inst	0x21390b3b ; undefined
    1aac:	00130109 	.inst	0x00130109 ; undefined
    1ab0:	01110600 	.inst	0x01110600 ; undefined
    1ab4:	0b130e25 	add	w5, w17, w19, lsl #3
    1ab8:	1f1b1f03 	fmadd	s3, s24, s27, s7
    1abc:	07120111 	.inst	0x07120111 ; undefined
    1ac0:	00001710 	udf	#5904
    1ac4:	0b002407 	add	w7, w0, w0, lsl #9
    1ac8:	030b3e0b 	.inst	0x030b3e0b ; undefined
    1acc:	08000008 	stxrb	w0, w8, [x0]
    1ad0:	0b3e0104 	add	w4, w8, w30, uxtb
    1ad4:	13490b0b 	.inst	0x13490b0b ; undefined
    1ad8:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1adc:	13010b39 	sbfx	w25, w25, #1, #2
    1ae0:	0d090000 	.inst	0x0d090000 ; undefined
    1ae4:	3a080300 	adcs	w0, w24, w8
    1ae8:	390b3b0b 	strb	w11, [x24, #718]
    1aec:	3813490b 	sttrb	w11, [x8, #-204]
    1af0:	0a00000b 	and	w11, w0, w0
    1af4:	0b0b000f 	add	w15, w0, w11
    1af8:	00001349 	udf	#4937
    1afc:	3f012e0b 	.inst	0x3f012e0b ; undefined
    1b00:	3a0e0319 	adcs	w25, w24, w14
    1b04:	390b3b0b 	strb	w11, [x24, #718]
    1b08:	8719270b 	.inst	0x8719270b ; undefined
    1b0c:	193c1901 	.inst	0x193c1901 ; undefined
    1b10:	00001301 	udf	#4865
    1b14:	4900050c 	.inst	0x4900050c ; undefined
    1b18:	0d000013 	st1	{v19.b}[0], [x0]
    1b1c:	193f002e 	.inst	0x193f002e ; undefined
    1b20:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    1b24:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1b28:	01111927 	.inst	0x01111927 ; undefined
    1b2c:	18400712 	ldr	w18, 81c0c <GPR_FRAME_SIZE+0x81b0c>
    1b30:	0000197c 	udf	#6524
    1b34:	00240100 	.inst	0x00240100 ; NYI
    1b38:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    1b3c:	00000e03 	udf	#3587
    1b40:	03000d02 	.inst	0x03000d02 ; undefined
    1b44:	03213a0e 	.inst	0x03213a0e ; undefined
    1b48:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1b4c:	0b381349 	add	w9, w26, w24, uxtb #4
    1b50:	16030000 	b	fffffffff80c1b50 <__stack_el0_top+0xffffffffb65b5b50>
    1b54:	3a0e0300 	adcs	w0, w24, w14
    1b58:	390b3b0b 	strb	w11, [x24, #718]
    1b5c:	0013490b 	.inst	0x0013490b ; undefined
    1b60:	00280400 	.inst	0x00280400 ; NYI
    1b64:	0b1c0e03 	add	w3, w16, w28, lsl #3
    1b68:	13050000 	sbfiz	w0, w0, #27, #1
    1b6c:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    1b70:	0b3b0321 	add	w1, w25, w27, uxtb
    1b74:	01092139 	.inst	0x01092139 ; undefined
    1b78:	06000013 	.inst	0x06000013 ; undefined
    1b7c:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    1b80:	1f030b13 	fmadd	s19, s24, s3, s2
    1b84:	01111f1b 	.inst	0x01111f1b ; undefined
    1b88:	17100712 	b	fffffffffc4037d0 <__stack_el0_top+0xffffffffba8f77d0>
    1b8c:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    1b90:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    1b94:	0008030b 	.inst	0x0008030b ; undefined
    1b98:	01040800 	.inst	0x01040800 ; undefined
    1b9c:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    1ba0:	0b3a1349 	add	w9, w26, w26, uxtb #4
    1ba4:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1ba8:	00001301 	udf	#4865
    1bac:	03000d09 	.inst	0x03000d09 ; undefined
    1bb0:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    1bb4:	490b390b 	.inst	0x490b390b ; undefined
    1bb8:	000b3813 	.inst	0x000b3813 ; undefined
    1bbc:	000f0a00 	.inst	0x000f0a00 ; undefined
    1bc0:	13490b0b 	.inst	0x13490b0b ; undefined
    1bc4:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    1bc8:	03193f01 	.inst	0x03193f01 ; undefined
    1bcc:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1bd0:	270b390b 	.inst	0x270b390b ; undefined
    1bd4:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    1bd8:	1301193c 	sbfx	w28, w9, #1, #6
    1bdc:	050c0000 	.inst	0x050c0000 ; undefined
    1be0:	00134900 	.inst	0x00134900 ; undefined
    1be4:	002e0d00 	.inst	0x002e0d00 ; NYI
    1be8:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    1bec:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1bf0:	19270b39 	rcwcas	x7, x25, [x25]
    1bf4:	07120111 	.inst	0x07120111 ; undefined
    1bf8:	197c1840 	.inst	0x197c1840 ; undefined
    1bfc:	01000000 	.inst	0x01000000 ; undefined
    1c00:	0b0b0024 	add	w4, w1, w11
    1c04:	0e030b3e 	.inst	0x0e030b3e ; undefined
    1c08:	0d020000 	.inst	0x0d020000 ; undefined
    1c0c:	3a0e0300 	adcs	w0, w24, w14
    1c10:	0b3b0321 	add	w1, w25, w27, uxtb
    1c14:	13490b39 	.inst	0x13490b39 ; undefined
    1c18:	00000b38 	udf	#2872
    1c1c:	03001603 	.inst	0x03001603 ; undefined
    1c20:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1c24:	490b390b 	.inst	0x490b390b ; undefined
    1c28:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    1c2c:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    1c30:	00000b1c 	udf	#2844
    1c34:	0b011305 	add	w5, w24, w1, lsl #4
    1c38:	03213a0b 	.inst	0x03213a0b ; undefined
    1c3c:	21390b3b 	.inst	0x21390b3b ; undefined
    1c40:	00130109 	.inst	0x00130109 ; undefined
    1c44:	01110600 	.inst	0x01110600 ; undefined
    1c48:	0b130e25 	add	w5, w17, w19, lsl #3
    1c4c:	1f1b1f03 	fmadd	s3, s24, s27, s7
    1c50:	07120111 	.inst	0x07120111 ; undefined
    1c54:	00001710 	udf	#5904
    1c58:	0b002407 	add	w7, w0, w0, lsl #9
    1c5c:	030b3e0b 	.inst	0x030b3e0b ; undefined
    1c60:	08000008 	stxrb	w0, w8, [x0]
    1c64:	0b3e0104 	add	w4, w8, w30, uxtb
    1c68:	13490b0b 	.inst	0x13490b0b ; undefined
    1c6c:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1c70:	13010b39 	sbfx	w25, w25, #1, #2
    1c74:	0d090000 	.inst	0x0d090000 ; undefined
    1c78:	3a080300 	adcs	w0, w24, w8
    1c7c:	390b3b0b 	strb	w11, [x24, #718]
    1c80:	3813490b 	sttrb	w11, [x8, #-204]
    1c84:	0a00000b 	and	w11, w0, w0
    1c88:	0b0b000f 	add	w15, w0, w11
    1c8c:	00001349 	udf	#4937
    1c90:	3f012e0b 	.inst	0x3f012e0b ; undefined
    1c94:	3a0e0319 	adcs	w25, w24, w14
    1c98:	390b3b0b 	strb	w11, [x24, #718]
    1c9c:	8719270b 	.inst	0x8719270b ; undefined
    1ca0:	193c1901 	.inst	0x193c1901 ; undefined
    1ca4:	00001301 	udf	#4865
    1ca8:	4900050c 	.inst	0x4900050c ; undefined
    1cac:	0d000013 	st1	{v19.b}[0], [x0]
    1cb0:	193f002e 	.inst	0x193f002e ; undefined
    1cb4:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    1cb8:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1cbc:	01111927 	.inst	0x01111927 ; undefined
    1cc0:	18400712 	ldr	w18, 81da0 <GPR_FRAME_SIZE+0x81ca0>
    1cc4:	0000197c 	udf	#6524
    1cc8:	00240100 	.inst	0x00240100 ; NYI
    1ccc:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    1cd0:	00000e03 	udf	#3587
    1cd4:	03000d02 	.inst	0x03000d02 ; undefined
    1cd8:	03213a0e 	.inst	0x03213a0e ; undefined
    1cdc:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1ce0:	0b381349 	add	w9, w26, w24, uxtb #4
    1ce4:	16030000 	b	fffffffff80c1ce4 <__stack_el0_top+0xffffffffb65b5ce4>
    1ce8:	3a0e0300 	adcs	w0, w24, w14
    1cec:	390b3b0b 	strb	w11, [x24, #718]
    1cf0:	0013490b 	.inst	0x0013490b ; undefined
    1cf4:	00280400 	.inst	0x00280400 ; NYI
    1cf8:	0b1c0e03 	add	w3, w16, w28, lsl #3
    1cfc:	13050000 	sbfiz	w0, w0, #27, #1
    1d00:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    1d04:	0b3b0321 	add	w1, w25, w27, uxtb
    1d08:	01092139 	.inst	0x01092139 ; undefined
    1d0c:	06000013 	.inst	0x06000013 ; undefined
    1d10:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    1d14:	1f030b13 	fmadd	s19, s24, s3, s2
    1d18:	01111f1b 	.inst	0x01111f1b ; undefined
    1d1c:	17100712 	b	fffffffffc403964 <__stack_el0_top+0xffffffffba8f7964>
    1d20:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    1d24:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    1d28:	0008030b 	.inst	0x0008030b ; undefined
    1d2c:	01040800 	.inst	0x01040800 ; undefined
    1d30:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    1d34:	0b3a1349 	add	w9, w26, w26, uxtb #4
    1d38:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1d3c:	00001301 	udf	#4865
    1d40:	03000d09 	.inst	0x03000d09 ; undefined
    1d44:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    1d48:	490b390b 	.inst	0x490b390b ; undefined
    1d4c:	000b3813 	.inst	0x000b3813 ; undefined
    1d50:	000f0a00 	.inst	0x000f0a00 ; undefined
    1d54:	13490b0b 	.inst	0x13490b0b ; undefined
    1d58:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    1d5c:	03193f01 	.inst	0x03193f01 ; undefined
    1d60:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1d64:	270b390b 	.inst	0x270b390b ; undefined
    1d68:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    1d6c:	1301193c 	sbfx	w28, w9, #1, #6
    1d70:	050c0000 	.inst	0x050c0000 ; undefined
    1d74:	00134900 	.inst	0x00134900 ; undefined
    1d78:	002e0d00 	.inst	0x002e0d00 ; NYI
    1d7c:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    1d80:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1d84:	19270b39 	rcwcas	x7, x25, [x25]
    1d88:	07120111 	.inst	0x07120111 ; undefined
    1d8c:	197c1840 	.inst	0x197c1840 ; undefined
    1d90:	01000000 	.inst	0x01000000 ; undefined
    1d94:	0b0b0024 	add	w4, w1, w11
    1d98:	0e030b3e 	.inst	0x0e030b3e ; undefined
    1d9c:	0d020000 	.inst	0x0d020000 ; undefined
    1da0:	3a0e0300 	adcs	w0, w24, w14
    1da4:	0b3b0321 	add	w1, w25, w27, uxtb
    1da8:	13490b39 	.inst	0x13490b39 ; undefined
    1dac:	00000b38 	udf	#2872
    1db0:	03001603 	.inst	0x03001603 ; undefined
    1db4:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1db8:	490b390b 	.inst	0x490b390b ; undefined
    1dbc:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    1dc0:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    1dc4:	00000b1c 	udf	#2844
    1dc8:	0b011305 	add	w5, w24, w1, lsl #4
    1dcc:	03213a0b 	.inst	0x03213a0b ; undefined
    1dd0:	21390b3b 	.inst	0x21390b3b ; undefined
    1dd4:	00130109 	.inst	0x00130109 ; undefined
    1dd8:	01110600 	.inst	0x01110600 ; undefined
    1ddc:	0b130e25 	add	w5, w17, w19, lsl #3
    1de0:	1f1b1f03 	fmadd	s3, s24, s27, s7
    1de4:	07120111 	.inst	0x07120111 ; undefined
    1de8:	00001710 	udf	#5904
    1dec:	0b002407 	add	w7, w0, w0, lsl #9
    1df0:	030b3e0b 	.inst	0x030b3e0b ; undefined
    1df4:	08000008 	stxrb	w0, w8, [x0]
    1df8:	0b3e0104 	add	w4, w8, w30, uxtb
    1dfc:	13490b0b 	.inst	0x13490b0b ; undefined
    1e00:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1e04:	13010b39 	sbfx	w25, w25, #1, #2
    1e08:	0d090000 	.inst	0x0d090000 ; undefined
    1e0c:	3a080300 	adcs	w0, w24, w8
    1e10:	390b3b0b 	strb	w11, [x24, #718]
    1e14:	3813490b 	sttrb	w11, [x8, #-204]
    1e18:	0a00000b 	and	w11, w0, w0
    1e1c:	0b0b000f 	add	w15, w0, w11
    1e20:	00001349 	udf	#4937
    1e24:	3f012e0b 	.inst	0x3f012e0b ; undefined
    1e28:	3a0e0319 	adcs	w25, w24, w14
    1e2c:	390b3b0b 	strb	w11, [x24, #718]
    1e30:	8719270b 	.inst	0x8719270b ; undefined
    1e34:	193c1901 	.inst	0x193c1901 ; undefined
    1e38:	00001301 	udf	#4865
    1e3c:	4900050c 	.inst	0x4900050c ; undefined
    1e40:	0d000013 	st1	{v19.b}[0], [x0]
    1e44:	193f002e 	.inst	0x193f002e ; undefined
    1e48:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    1e4c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1e50:	01111927 	.inst	0x01111927 ; undefined
    1e54:	18400712 	ldr	w18, 81f34 <GPR_FRAME_SIZE+0x81e34>
    1e58:	0000197c 	udf	#6524
    1e5c:	00240100 	.inst	0x00240100 ; NYI
    1e60:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    1e64:	00000e03 	udf	#3587
    1e68:	03000d02 	.inst	0x03000d02 ; undefined
    1e6c:	03213a0e 	.inst	0x03213a0e ; undefined
    1e70:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1e74:	0b381349 	add	w9, w26, w24, uxtb #4
    1e78:	16030000 	b	fffffffff80c1e78 <__stack_el0_top+0xffffffffb65b5e78>
    1e7c:	3a0e0300 	adcs	w0, w24, w14
    1e80:	390b3b0b 	strb	w11, [x24, #718]
    1e84:	0013490b 	.inst	0x0013490b ; undefined
    1e88:	00280400 	.inst	0x00280400 ; NYI
    1e8c:	0b1c0e03 	add	w3, w16, w28, lsl #3
    1e90:	13050000 	sbfiz	w0, w0, #27, #1
    1e94:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    1e98:	0b3b0321 	add	w1, w25, w27, uxtb
    1e9c:	01092139 	.inst	0x01092139 ; undefined
    1ea0:	06000013 	.inst	0x06000013 ; undefined
    1ea4:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    1ea8:	1f030b13 	fmadd	s19, s24, s3, s2
    1eac:	01111f1b 	.inst	0x01111f1b ; undefined
    1eb0:	17100712 	b	fffffffffc403af8 <__stack_el0_top+0xffffffffba8f7af8>
    1eb4:	24070000 	cmphs	p0.b, p0/z, z0.b, z7.b
    1eb8:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    1ebc:	0008030b 	.inst	0x0008030b ; undefined
    1ec0:	01040800 	.inst	0x01040800 ; undefined
    1ec4:	0b0b0b3e 	add	w30, w25, w11, lsl #2
    1ec8:	0b3a1349 	add	w9, w26, w26, uxtb #4
    1ecc:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1ed0:	00001301 	udf	#4865
    1ed4:	03000d09 	.inst	0x03000d09 ; undefined
    1ed8:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    1edc:	490b390b 	.inst	0x490b390b ; undefined
    1ee0:	000b3813 	.inst	0x000b3813 ; undefined
    1ee4:	000f0a00 	.inst	0x000f0a00 ; undefined
    1ee8:	13490b0b 	.inst	0x13490b0b ; undefined
    1eec:	2e0b0000 	ext	v0.8b, v0.8b, v11.8b, #0
    1ef0:	03193f01 	.inst	0x03193f01 ; undefined
    1ef4:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1ef8:	270b390b 	.inst	0x270b390b ; undefined
    1efc:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    1f00:	1301193c 	sbfx	w28, w9, #1, #6
    1f04:	050c0000 	.inst	0x050c0000 ; undefined
    1f08:	00134900 	.inst	0x00134900 ; undefined
    1f0c:	002e0d00 	.inst	0x002e0d00 ; NYI
    1f10:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    1f14:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1f18:	19270b39 	rcwcas	x7, x25, [x25]
    1f1c:	07120111 	.inst	0x07120111 ; undefined
    1f20:	197c1840 	.inst	0x197c1840 ; undefined
    1f24:	01000000 	.inst	0x01000000 ; undefined
    1f28:	0b0b0024 	add	w4, w1, w11
    1f2c:	0e030b3e 	.inst	0x0e030b3e ; undefined
    1f30:	0d020000 	.inst	0x0d020000 ; undefined
    1f34:	3a0e0300 	adcs	w0, w24, w14
    1f38:	0b3b0321 	add	w1, w25, w27, uxtb
    1f3c:	13490b39 	.inst	0x13490b39 ; undefined
    1f40:	00000b38 	udf	#2872
    1f44:	03001603 	.inst	0x03001603 ; undefined
    1f48:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    1f4c:	490b390b 	.inst	0x490b390b ; undefined
    1f50:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    1f54:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    1f58:	00000b1c 	udf	#2844
    1f5c:	0b011305 	add	w5, w24, w1, lsl #4
    1f60:	03213a0b 	.inst	0x03213a0b ; undefined
    1f64:	21390b3b 	.inst	0x21390b3b ; undefined
    1f68:	00130109 	.inst	0x00130109 ; undefined
    1f6c:	01110600 	.inst	0x01110600 ; undefined
    1f70:	0b130e25 	add	w5, w17, w19, lsl #3
    1f74:	1f1b1f03 	fmadd	s3, s24, s27, s7
    1f78:	07120111 	.inst	0x07120111 ; undefined
    1f7c:	00001710 	udf	#5904
    1f80:	0b002407 	add	w7, w0, w0, lsl #9
    1f84:	030b3e0b 	.inst	0x030b3e0b ; undefined
    1f88:	08000008 	stxrb	w0, w8, [x0]
    1f8c:	0b3e0104 	add	w4, w8, w30, uxtb
    1f90:	13490b0b 	.inst	0x13490b0b ; undefined
    1f94:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    1f98:	13010b39 	sbfx	w25, w25, #1, #2
    1f9c:	0d090000 	.inst	0x0d090000 ; undefined
    1fa0:	3a080300 	adcs	w0, w24, w8
    1fa4:	390b3b0b 	strb	w11, [x24, #718]
    1fa8:	3813490b 	sttrb	w11, [x8, #-204]
    1fac:	0a00000b 	and	w11, w0, w0
    1fb0:	0b0b000f 	add	w15, w0, w11
    1fb4:	00001349 	udf	#4937
    1fb8:	3f012e0b 	.inst	0x3f012e0b ; undefined
    1fbc:	3a0e0319 	adcs	w25, w24, w14
    1fc0:	390b3b0b 	strb	w11, [x24, #718]
    1fc4:	8719270b 	.inst	0x8719270b ; undefined
    1fc8:	193c1901 	.inst	0x193c1901 ; undefined
    1fcc:	00001301 	udf	#4865
    1fd0:	4900050c 	.inst	0x4900050c ; undefined
    1fd4:	0d000013 	st1	{v19.b}[0], [x0]
    1fd8:	193f002e 	.inst	0x193f002e ; undefined
    1fdc:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    1fe0:	0b390b3b 	add	w27, w25, w25, uxtb #2
    1fe4:	01111927 	.inst	0x01111927 ; undefined
    1fe8:	18400712 	ldr	w18, 820c8 <GPR_FRAME_SIZE+0x81fc8>
    1fec:	0000197c 	udf	#6524
    1ff0:	00240100 	.inst	0x00240100 ; NYI
    1ff4:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    1ff8:	00000e03 	udf	#3587
    1ffc:	3f002e02 	.inst	0x3f002e02 ; undefined
    2000:	3a0e0319 	adcs	w25, w24, w14
    2004:	0b3b0121 	add	w1, w9, w27, uxtb
    2008:	270d2139 	.inst	0x270d2139 ; undefined
    200c:	00193c19 	.inst	0x00193c19 ; undefined
    2010:	00160300 	.inst	0x00160300 ; undefined
    2014:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2018:	0b390b3b 	add	w27, w25, w25, uxtb #2
    201c:	00001349 	udf	#4937
    2020:	03000d04 	.inst	0x03000d04 ; undefined
    2024:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    2028:	490b390b 	.inst	0x490b390b ; undefined
    202c:	000b3813 	.inst	0x000b3813 ; undefined
    2030:	00050500 	.inst	0x00050500 ; undefined
    2034:	213a0e03 	.inst	0x213a0e03 ; undefined
    2038:	390b3b01 	strb	w1, [x24, #718]
    203c:	0213490b 	.inst	0x0213490b ; undefined
    2040:	06000018 	.inst	0x06000018 ; undefined
    2044:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    2048:	00000b1c 	udf	#2844
    204c:	03000507 	.inst	0x03000507 ; undefined
    2050:	01213a08 	.inst	0x01213a08 ; undefined
    2054:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2058:	18021349 	ldr	w9, 62c0 <GPR_FRAME_SIZE+0x61c0>
    205c:	13080000 	sbfiz	w0, w0, #24, #1
    2060:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    2064:	390b3b0b 	strb	w11, [x24, #718]
    2068:	13010921 	sbfx	w1, w9, #1, #2
    206c:	0d090000 	.inst	0x0d090000 ; undefined
    2070:	3a080300 	adcs	w0, w24, w8
    2074:	390b3b0b 	strb	w11, [x24, #718]
    2078:	3813490b 	sttrb	w11, [x8, #-204]
    207c:	0a00000b 	and	w11, w0, w0
    2080:	193f012e 	.inst	0x193f012e ; undefined
    2084:	213a0e03 	.inst	0x213a0e03 ; undefined
    2088:	390b3b01 	strb	w1, [x24, #718]
    208c:	19270621 	.inst	0x19270621 ; undefined
    2090:	07120111 	.inst	0x07120111 ; undefined
    2094:	197c1840 	.inst	0x197c1840 ; undefined
    2098:	00001301 	udf	#4865
    209c:	3f002e0b 	.inst	0x3f002e0b ; undefined
    20a0:	3a0e0319 	adcs	w25, w24, w14
    20a4:	390b3b0b 	strb	w11, [x24, #718]
    20a8:	19270f21 	.inst	0x19270f21 ; undefined
    20ac:	193c1349 	ldclrp	x9, x28, [x26]
    20b0:	340c0000 	cbz	w0, 1a0b0 <GPR_FRAME_SIZE+0x19fb0>
    20b4:	3a0e0300 	adcs	w0, w24, w14
    20b8:	0b3b0121 	add	w1, w9, w27, uxtb
    20bc:	13490b39 	.inst	0x13490b39 ; undefined
    20c0:	00001802 	udf	#6146
    20c4:	2501110d 	cmpge	p13.b, p4/z, z8.b, #1
    20c8:	030b130e 	.inst	0x030b130e ; undefined
    20cc:	111f1b1f 	add	wsp, w24, #0x7c6
    20d0:	10071201 	adr	x1, 10310 <GPR_FRAME_SIZE+0x10210>
    20d4:	0e000017 	tbl	v23.8b, {v0.16b}, v0.8b
    20d8:	0b0b0024 	add	w4, w1, w11
    20dc:	08030b3e 	stxrb	w3, w30, [x25]
    20e0:	040f0000 	.inst	0x040f0000 ; undefined
    20e4:	0b0b3e01 	add	w1, w16, w11, lsl #15
    20e8:	3a13490b 	.inst	0x3a13490b ; undefined
    20ec:	390b3b0b 	strb	w11, [x24, #718]
    20f0:	0013010b 	.inst	0x0013010b ; undefined
    20f4:	000f1000 	.inst	0x000f1000 ; undefined
    20f8:	13490b0b 	.inst	0x13490b0b ; undefined
    20fc:	2e110000 	ext	v0.8b, v0.8b, v17.8b, #0
    2100:	03193f01 	.inst	0x03193f01 ; undefined
    2104:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    2108:	270b390b 	.inst	0x270b390b ; undefined
    210c:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    2110:	1301193c 	sbfx	w28, w9, #1, #6
    2114:	05120000 	mov	z0.b, p2/z, #0
    2118:	00134900 	.inst	0x00134900 ; undefined
    211c:	002e1300 	.inst	0x002e1300 ; NYI
    2120:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    2124:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    2128:	19270b39 	rcwcas	x7, x25, [x25]
    212c:	01111349 	.inst	0x01111349 ; undefined
    2130:	18400712 	ldr	w18, 82210 <GPR_FRAME_SIZE+0x82110>
    2134:	0000197c 	udf	#6524
    2138:	3f012e14 	.inst	0x3f012e14 ; undefined
    213c:	3a0e0319 	adcs	w25, w24, w14
    2140:	390b3b0b 	strb	w11, [x24, #718]
    2144:	4919270b 	.inst	0x4919270b ; undefined
    2148:	12011113 	and	w19, w8, #0x8000000f
    214c:	7c184007 	stur	h7, [x0, #-124]
    2150:	00000019 	udf	#25
    2154:	03002801 	.inst	0x03002801 ; undefined
    2158:	000b1c0e 	.inst	0x000b1c0e ; undefined
    215c:	00160200 	.inst	0x00160200 ; undefined
    2160:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2164:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2168:	00001349 	udf	#4937
    216c:	0b002403 	add	w3, w0, w0, lsl #9
    2170:	030b3e0b 	.inst	0x030b3e0b ; undefined
    2174:	0400000e 	add	z14.b, p0/m, z14.b, z0.b
    2178:	0e030034 	tbl	v20.8b, {v1.16b}, v3.8b
    217c:	3b01213a 	.inst	0x3b01213a ; undefined
    2180:	490b390b 	.inst	0x490b390b ; undefined
    2184:	00180213 	.inst	0x00180213 ; undefined
    2188:	000d0500 	.inst	0x000d0500 ; undefined
    218c:	213a0e03 	.inst	0x213a0e03 ; undefined
    2190:	390b3b02 	strb	w2, [x24, #718]
    2194:	0013490b 	.inst	0x0013490b ; undefined
    2198:	000d0600 	.inst	0x000d0600 ; undefined
    219c:	213a0e03 	.inst	0x213a0e03 ; undefined
    21a0:	390b3b03 	strb	w3, [x24, #718]
    21a4:	3813490b 	sttrb	w11, [x8, #-204]
    21a8:	0700000b 	.inst	0x0700000b ; undefined
    21ac:	08030005 	stxrb	w3, w5, [x0]
    21b0:	3b01213a 	.inst	0x3b01213a ; undefined
    21b4:	490b390b 	.inst	0x490b390b ; undefined
    21b8:	00180213 	.inst	0x00180213 ; undefined
    21bc:	00340800 	.inst	0x00340800 ; NYI
    21c0:	213a0803 	.inst	0x213a0803 ; undefined
    21c4:	390b3b01 	strb	w1, [x24, #718]
    21c8:	0213490b 	.inst	0x0213490b ; undefined
    21cc:	09000018 	.inst	0x09000018 ; undefined
    21d0:	0e030005 	tbl	v5.8b, {v0.16b}, v3.8b
    21d4:	3b01213a 	.inst	0x3b01213a ; undefined
    21d8:	490b390b 	.inst	0x490b390b ; undefined
    21dc:	00180213 	.inst	0x00180213 ; undefined
    21e0:	01040a00 	.inst	0x01040a00 ; undefined
    21e4:	0b07213e 	add	w30, w9, w7, lsl #8
    21e8:	13490421 	.inst	0x13490421 ; undefined
    21ec:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    21f0:	010e2139 	.inst	0x010e2139 ; undefined
    21f4:	0b000013 	add	w19, w0, w0
    21f8:	13490026 	.inst	0x13490026 ; undefined
    21fc:	130c0000 	sbfiz	w0, w0, #20, #1
    2200:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    2204:	0b3b0321 	add	w1, w25, w27, uxtb
    2208:	01092139 	.inst	0x01092139 ; undefined
    220c:	0d000013 	st1	{v19.b}[0], [x0]
    2210:	193f012e 	.inst	0x193f012e ; undefined
    2214:	213a0e03 	.inst	0x213a0e03 ; undefined
    2218:	390b3b01 	strb	w1, [x24, #718]
    221c:	4919270b 	.inst	0x4919270b ; undefined
    2220:	12011113 	and	w19, w8, #0x8000000f
    2224:	7c184007 	stur	h7, [x0, #-124]
    2228:	00130119 	.inst	0x00130119 ; undefined
    222c:	010b0e00 	.inst	0x010b0e00 ; undefined
    2230:	13011755 	sbfx	w21, w26, #1, #5
    2234:	110f0000 	add	w0, w0, #0x3c0
    2238:	130e2501 	sbfiz	w1, w8, #18, #10
    223c:	1b1f030b 	madd	w11, w24, wzr, w0
    2240:	1201111f 	and	wsp, w8, #0x8000000f
    2244:	00171007 	.inst	0x00171007 ; undefined
    2248:	00241000 	.inst	0x00241000 ; NYI
    224c:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    2250:	00000803 	udf	#2051
    2254:	0b011711 	add	w17, w24, w1, lsl #5
    2258:	3b0b3a0b 	.inst	0x3b0b3a0b ; undefined
    225c:	010b390b 	.inst	0x010b390b ; undefined
    2260:	12000013 	and	w19, w0, #0x1
    2264:	0803000d 	stxrb	w3, w13, [x0]
    2268:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    226c:	13490b39 	.inst	0x13490b39 ; undefined
    2270:	00000b38 	udf	#2872
    2274:	0b000f13 	add	w19, w24, w0, lsl #3
    2278:	0013490b 	.inst	0x0013490b ; undefined
    227c:	01011400 	.inst	0x01011400 ; undefined
    2280:	13011349 	sbfx	w9, w26, #1, #4
    2284:	21150000 	.inst	0x21150000 ; undefined
    2288:	2f134900 	.inst	0x2f134900 ; undefined
    228c:	1600000b 	b	fffffffff80022b8 <__stack_el0_top+0xffffffffb64f62b8>
    2290:	193f012e 	.inst	0x193f012e ; undefined
    2294:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2298:	0b390b3b 	add	w27, w25, w25, uxtb #2
    229c:	01871927 	.inst	0x01871927 ; undefined
    22a0:	01193c19 	.inst	0x01193c19 ; undefined
    22a4:	17000013 	b	fffffffffc0022f0 <__stack_el0_top+0xffffffffba4f62f0>
    22a8:	13490005 	.inst	0x13490005 ; undefined
    22ac:	0a180000 	and	w0, w0, w24
    22b0:	3a0e0300 	adcs	w0, w24, w14
    22b4:	390b3b0b 	strb	w11, [x24, #718]
    22b8:	0001110b 	.inst	0x0001110b ; undefined
    22bc:	010b1900 	.inst	0x010b1900 ; undefined
    22c0:	07120111 	.inst	0x07120111 ; undefined
    22c4:	2e1a0000 	ext	v0.8b, v0.8b, v26.8b, #0
    22c8:	03193f01 	.inst	0x03193f01 ; undefined
    22cc:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    22d0:	270b390b 	.inst	0x270b390b ; undefined
    22d4:	12011119 	and	w25, w8, #0x8000000f
    22d8:	7a184007 	.inst	0x7a184007 ; undefined
    22dc:	1b000019 	madd	w25, w0, w0, w0
    22e0:	1755010b 	b	fffffffffd54270c <__stack_el0_top+0xffffffffbba3670c>
    22e4:	01000000 	.inst	0x01000000 ; undefined
    22e8:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    22ec:	00000b1c 	udf	#2844
    22f0:	03001602 	.inst	0x03001602 ; undefined
    22f4:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    22f8:	490b390b 	.inst	0x490b390b ; undefined
    22fc:	03000013 	.inst	0x03000013 ; undefined
    2300:	13490005 	.inst	0x13490005 ; undefined
    2304:	24040000 	cmphs	p0.b, p0/z, z0.b, z4.b
    2308:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    230c:	000e030b 	.inst	0x000e030b ; undefined
    2310:	000d0500 	.inst	0x000d0500 ; undefined
    2314:	213a0e03 	.inst	0x213a0e03 ; undefined
    2318:	390b3b02 	strb	w2, [x24, #718]
    231c:	0013490b 	.inst	0x0013490b ; undefined
    2320:	000d0600 	.inst	0x000d0600 ; undefined
    2324:	213a0e03 	.inst	0x213a0e03 ; undefined
    2328:	390b3b03 	strb	w3, [x24, #718]
    232c:	3813490b 	sttrb	w11, [x8, #-204]
    2330:	0700000b 	.inst	0x0700000b ; undefined
    2334:	08030034 	stxrb	w3, w20, [x1]
    2338:	3b01213a 	.inst	0x3b01213a ; undefined
    233c:	490b390b 	.inst	0x490b390b ; undefined
    2340:	00180213 	.inst	0x00180213 ; undefined
    2344:	01040800 	.inst	0x01040800 ; undefined
    2348:	0b07213e 	add	w30, w9, w7, lsl #8
    234c:	13490421 	.inst	0x13490421 ; undefined
    2350:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    2354:	010e2139 	.inst	0x010e2139 ; undefined
    2358:	09000013 	.inst	0x09000013 ; undefined
    235c:	08030005 	stxrb	w3, w5, [x0]
    2360:	3b01213a 	.inst	0x3b01213a ; undefined
    2364:	490b390b 	.inst	0x490b390b ; undefined
    2368:	00180213 	.inst	0x00180213 ; undefined
    236c:	00340a00 	.inst	0x00340a00 ; NYI
    2370:	213a0803 	.inst	0x213a0803 ; undefined
    2374:	390b3b01 	strb	w1, [x24, #718]
    2378:	13491421 	.inst	0x13491421 ; undefined
    237c:	0188193f 	.inst	0x0188193f ; undefined
    2380:	0200c021 	.inst	0x0200c021 ; undefined
    2384:	0b000018 	add	w24, w0, w0
    2388:	193f012e 	.inst	0x193f012e ; undefined
    238c:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2390:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2394:	13491927 	.inst	0x13491927 ; undefined
    2398:	1301193c 	sbfx	w28, w9, #1, #6
    239c:	050c0000 	.inst	0x050c0000 ; undefined
    23a0:	3a0e0300 	adcs	w0, w24, w14
    23a4:	0b3b0121 	add	w1, w9, w27, uxtb
    23a8:	13490b39 	.inst	0x13490b39 ; undefined
    23ac:	00001802 	udf	#6146
    23b0:	0b01130d 	add	w13, w24, w1, lsl #4
    23b4:	03213a0b 	.inst	0x03213a0b ; undefined
    23b8:	21390b3b 	.inst	0x21390b3b ; undefined
    23bc:	00130109 	.inst	0x00130109 ; undefined
    23c0:	000f0e00 	.inst	0x000f0e00 ; undefined
    23c4:	4908210b 	.inst	0x4908210b ; undefined
    23c8:	0f000013 	fdot	v19.2s, v0.8b, v0.4b[0]
    23cc:	13490026 	.inst	0x13490026 ; undefined
    23d0:	01100000 	.inst	0x01100000 ; undefined
    23d4:	01134901 	.inst	0x01134901 ; undefined
    23d8:	11000013 	add	w19, w0, #0x0
    23dc:	0111010b 	.inst	0x0111010b ; undefined
    23e0:	13010712 	sbfx	w18, w24, #1, #1
    23e4:	0b120000 	add	w0, w0, w18
    23e8:	12011101 	and	w1, w8, #0x8000000f
    23ec:	13000007 	sbfx	w7, w0, #0, #1
    23f0:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    23f4:	1f030b13 	fmadd	s19, s24, s3, s2
    23f8:	01111f1b 	.inst	0x01111f1b ; undefined
    23fc:	17100712 	b	fffffffffc404044 <__stack_el0_top+0xffffffffba8f8044>
    2400:	24140000 	cmphs	p0.b, p0/z, z0.b, z20.b
    2404:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    2408:	0008030b 	.inst	0x0008030b ; undefined
    240c:	01171500 	.inst	0x01171500 ; undefined
    2410:	0b3a0b0b 	add	w11, w24, w26, uxtb #2
    2414:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2418:	00001301 	udf	#4865
    241c:	03000d16 	.inst	0x03000d16 ; undefined
    2420:	3b0b3a08 	.inst	0x3b0b3a08 ; undefined
    2424:	490b390b 	.inst	0x490b390b ; undefined
    2428:	000b3813 	.inst	0x000b3813 ; undefined
    242c:	00211700 	.inst	0x00211700 ; NYI
    2430:	062f1349 	.inst	0x062f1349 ; undefined
    2434:	2e180000 	ext	v0.8b, v0.8b, v24.8b, #0
    2438:	03193f01 	.inst	0x03193f01 ; undefined
    243c:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    2440:	270b390b 	.inst	0x270b390b ; undefined
    2444:	01193c19 	.inst	0x01193c19 ; undefined
    2448:	19000013 	stlurb	w19, [x0]
    244c:	0b0b000f 	add	w15, w0, w11
    2450:	2e1a0000 	ext	v0.8b, v0.8b, v26.8b, #0
    2454:	03193f01 	.inst	0x03193f01 ; undefined
    2458:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    245c:	270b390b 	.inst	0x270b390b ; undefined
    2460:	19018719 	cpyfprn	[x25]!, [x1]!, x24!
    2464:	1301193c 	sbfx	w28, w9, #1, #6
    2468:	2e1b0000 	ext	v0.8b, v0.8b, v27.8b, #0
    246c:	03193f01 	.inst	0x03193f01 ; undefined
    2470:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    2474:	270b390b 	.inst	0x270b390b ; undefined
    2478:	12011119 	and	w25, w8, #0x8000000f
    247c:	7c184007 	stur	h7, [x0, #-124]
    2480:	00130119 	.inst	0x00130119 ; undefined
    2484:	00211c00 	.inst	0x00211c00 ; NYI
    2488:	0b2f1349 	add	w9, w26, w15, uxtb #4
    248c:	2e1d0000 	ext	v0.8b, v0.8b, v29.8b, #0
    2490:	03193f01 	.inst	0x03193f01 ; undefined
    2494:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    2498:	270b390b 	.inst	0x270b390b ; undefined
    249c:	11134919 	add	w25, w8, #0x4d2
    24a0:	40071201 	.inst	0x40071201 ; undefined
    24a4:	01197c18 	.inst	0x01197c18 ; undefined
    24a8:	1e000013 	.inst	0x1e000013 ; undefined
    24ac:	193f012e 	.inst	0x193f012e ; undefined
    24b0:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    24b4:	0b390b3b 	add	w27, w25, w25, uxtb #2
    24b8:	13491927 	.inst	0x13491927 ; undefined
    24bc:	07120111 	.inst	0x07120111 ; undefined
    24c0:	197c1840 	.inst	0x197c1840 ; undefined
    24c4:	01000000 	.inst	0x01000000 ; undefined
    24c8:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
    24cc:	00000b1c 	udf	#2844
    24d0:	03001602 	.inst	0x03001602 ; undefined
    24d4:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    24d8:	490b390b 	.inst	0x490b390b ; undefined
    24dc:	03000013 	.inst	0x03000013 ; undefined
    24e0:	0e030034 	tbl	v20.8b, {v1.16b}, v3.8b
    24e4:	3b01213a 	.inst	0x3b01213a ; undefined
    24e8:	490b390b 	.inst	0x490b390b ; undefined
    24ec:	00180213 	.inst	0x00180213 ; undefined
    24f0:	00240400 	.inst	0x00240400 ; NYI
    24f4:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
    24f8:	00000e03 	udf	#3587
    24fc:	49000505 	.inst	0x49000505 ; undefined
    2500:	06000013 	.inst	0x06000013 ; undefined
    2504:	193f002e 	.inst	0x193f002e ; undefined
    2508:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    250c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2510:	13491927 	.inst	0x13491927 ; undefined
    2514:	0000193c 	udf	#6460
    2518:	49010107 	.inst	0x49010107 ; undefined
    251c:	00130113 	.inst	0x00130113 ; undefined
    2520:	000d0800 	.inst	0x000d0800 ; undefined
    2524:	213a0e03 	.inst	0x213a0e03 ; undefined
    2528:	390b3b02 	strb	w2, [x24, #718]
    252c:	0013490b 	.inst	0x0013490b ; undefined
    2530:	00340900 	.inst	0x00340900 ; NYI
    2534:	213a0e03 	.inst	0x213a0e03 ; undefined
    2538:	390b3b04 	strb	w4, [x24, #718]
    253c:	13490f21 	.inst	0x13490f21 ; undefined
    2540:	193c193f 	.inst	0x193c193f ; undefined
    2544:	340a0000 	cbz	w0, 16544 <GPR_FRAME_SIZE+0x16444>
    2548:	3a134700 	.inst	0x3a134700 ; undefined
    254c:	0b3b0121 	add	w1, w9, w27, uxtb
    2550:	02082139 	.inst	0x02082139 ; undefined
    2554:	0b000018 	add	w24, w0, w0
    2558:	08030034 	stxrb	w3, w20, [x1]
    255c:	3b01213a 	.inst	0x3b01213a ; undefined
    2560:	490b390b 	.inst	0x490b390b ; undefined
    2564:	00180213 	.inst	0x00180213 ; undefined
    2568:	000d0c00 	.inst	0x000d0c00 ; undefined
    256c:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2570:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2574:	0b381349 	add	w9, w26, w24, uxtb #4
    2578:	210d0000 	.inst	0x210d0000 ; undefined
    257c:	2f134900 	.inst	0x2f134900 ; undefined
    2580:	0e00000b 	tbl	v11.8b, {v0.16b}, v0.8b
    2584:	0111010b 	.inst	0x0111010b ; undefined
    2588:	00000712 	udf	#1810
    258c:	3e01040f 	.inst	0x3e01040f ; undefined
    2590:	210b0721 	.inst	0x210b0721 ; undefined
    2594:	3a134904 	.inst	0x3a134904 ; undefined
    2598:	390b3b0b 	strb	w11, [x24, #718]
    259c:	13010e21 	sbfx	w1, w17, #1, #3
    25a0:	13100000 	sbfiz	w0, w0, #16, #1
    25a4:	3a0b0b01 	.inst	0x3a0b0b01 ; undefined
    25a8:	390b3b0b 	strb	w11, [x24, #718]
    25ac:	13010921 	sbfx	w1, w9, #1, #2
    25b0:	0d110000 	.inst	0x0d110000 ; undefined
    25b4:	3a080300 	adcs	w0, w24, w8
    25b8:	390b3b0b 	strb	w11, [x24, #718]
    25bc:	3813490b 	sttrb	w11, [x8, #-204]
    25c0:	1200000b 	and	w11, w0, #0x1
    25c4:	210b000f 	.inst	0x210b000f ; undefined
    25c8:	00134908 	.inst	0x00134908 ; undefined
    25cc:	012e1300 	.inst	0x012e1300 ; undefined
    25d0:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    25d4:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    25d8:	27062139 	.inst	0x27062139 ; undefined
    25dc:	01193c19 	.inst	0x01193c19 ; undefined
    25e0:	14000013 	b	262c <GPR_FRAME_SIZE+0x252c>
    25e4:	0e03012e 	tbl	v14.8b, {v9.16b}, v3.8b
    25e8:	3b01213a 	.inst	0x3b01213a ; undefined
    25ec:	0d21390b 	.inst	0x0d21390b ; undefined
    25f0:	01111927 	.inst	0x01111927 ; undefined
    25f4:	18400712 	ldr	w18, 826d4 <GPR_FRAME_SIZE+0x825d4>
    25f8:	1301197c 	sbfx	w28, w11, #1, #6
    25fc:	26150000 	.inst	0x26150000 ; undefined
    2600:	00134900 	.inst	0x00134900 ; undefined
    2604:	00211600 	.inst	0x00211600 ; NYI
    2608:	052f1349 	ext	z9.b, z9.b, z26.b, #124
    260c:	34170000 	cbz	w0, 3060c <GPR_FRAME_SIZE+0x3050c>
    2610:	3a0e0300 	adcs	w0, w24, w14
    2614:	0b3b0121 	add	w1, w9, w27, uxtb
    2618:	491b2139 	.inst	0x491b2139 ; undefined
    261c:	21018813 	.inst	0x21018813 ; undefined
    2620:	00180210 	.inst	0x00180210 ; undefined
    2624:	012e1800 	.inst	0x012e1800 ; undefined
    2628:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    262c:	3b01213a 	.inst	0x3b01213a ; undefined
    2630:	1021390b 	adr	x11, 44d50 <GPR_FRAME_SIZE+0x44c50>
    2634:	01871927 	.inst	0x01871927 ; undefined
    2638:	12011119 	and	w25, w8, #0x8000000f
    263c:	7c184007 	stur	h7, [x0, #-124]
    2640:	00130119 	.inst	0x00130119 ; undefined
    2644:	00051900 	.inst	0x00051900 ; undefined
    2648:	213a0e03 	.inst	0x213a0e03 ; undefined
    264c:	390b3b01 	strb	w1, [x24, #718]
    2650:	0213490b 	.inst	0x0213490b ; undefined
    2654:	1a000018 	adc	w24, w0, w0
    2658:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    265c:	1f030b13 	fmadd	s19, s24, s3, s2
    2660:	01111f1b 	.inst	0x01111f1b ; undefined
    2664:	17100712 	b	fffffffffc4042ac <__stack_el0_top+0xffffffffba8f82ac>
    2668:	241b0000 	cmphs	p0.b, p0/z, z0.b, z27.b
    266c:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    2670:	0008030b 	.inst	0x0008030b ; undefined
    2674:	00351c00 	.inst	0x00351c00 ; NYI
    2678:	00001349 	udf	#4937
    267c:	0b01171d 	add	w29, w24, w1, lsl #5
    2680:	3b0b3a0b 	.inst	0x3b0b3a0b ; undefined
    2684:	010b390b 	.inst	0x010b390b ; undefined
    2688:	1e000013 	.inst	0x1e000013 ; undefined
    268c:	193f002e 	.inst	0x193f002e ; undefined
    2690:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2694:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2698:	193c1927 	.inst	0x193c1927 ; undefined
    269c:	2e1f0000 	ext	v0.8b, v0.8b, v31.8b, #0
    26a0:	03193f01 	.inst	0x03193f01 ; undefined
    26a4:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    26a8:	270b390b 	.inst	0x270b390b ; undefined
    26ac:	3c134919 	.inst	0x3c134919 ; undefined
    26b0:	00130119 	.inst	0x00130119 ; undefined
    26b4:	012e2000 	.inst	0x012e2000 ; undefined
    26b8:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    26bc:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    26c0:	19270b39 	rcwcas	x7, x25, [x25]
    26c4:	07120111 	.inst	0x07120111 ; undefined
    26c8:	197c1840 	.inst	0x197c1840 ; undefined
    26cc:	00001301 	udf	#4865
    26d0:	3f012e21 	.inst	0x3f012e21 ; undefined
    26d4:	3a0e0319 	adcs	w25, w24, w14
    26d8:	390b3b0b 	strb	w11, [x24, #718]
    26dc:	1119270b 	add	w11, w24, #0x649
    26e0:	40071201 	.inst	0x40071201 ; undefined
    26e4:	00197c18 	.inst	0x00197c18 ; undefined
    26e8:	28010000 	stnp	w0, w0, [x0, #8]
    26ec:	1c0e0300 	ldr	s0, 1e74c <GPR_FRAME_SIZE+0x1e64c>
    26f0:	0200000b 	.inst	0x0200000b ; undefined
    26f4:	08030005 	stxrb	w3, w5, [x0]
    26f8:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    26fc:	13490b39 	.inst	0x13490b39 ; undefined
    2700:	00001802 	udf	#6146
    2704:	03001603 	.inst	0x03001603 ; undefined
    2708:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    270c:	490b390b 	.inst	0x490b390b ; undefined
    2710:	04000013 	add	z19.b, p0/m, z19.b, z0.b
    2714:	0e030034 	tbl	v20.8b, {v1.16b}, v3.8b
    2718:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    271c:	13490b39 	.inst	0x13490b39 ; undefined
    2720:	00001802 	udf	#6146
    2724:	03003405 	.inst	0x03003405 ; undefined
    2728:	09213a08 	.inst	0x09213a08 ; undefined
    272c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2730:	18021349 	ldr	w9, 6998 <GPR_FRAME_SIZE+0x6898>
    2734:	05060000 	.inst	0x05060000 ; undefined
    2738:	00134900 	.inst	0x00134900 ; undefined
    273c:	012e0700 	.inst	0x012e0700 ; undefined
    2740:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
    2744:	3b09213a 	.inst	0x3b09213a ; undefined
    2748:	0621390b 	.inst	0x0621390b ; undefined
    274c:	01111927 	.inst	0x01111927 ; undefined
    2750:	18400712 	ldr	w18, 82830 <GPR_FRAME_SIZE+0x82730>
    2754:	1301197c 	sbfx	w28, w11, #1, #6
    2758:	2e080000 	ext	v0.8b, v0.8b, v8.8b, #0
    275c:	3a0e0301 	adcs	w1, w24, w14
    2760:	390b3b0b 	strb	w11, [x24, #718]
    2764:	19270121 	.inst	0x19270121 ; undefined
    2768:	07120111 	.inst	0x07120111 ; undefined
    276c:	197a1840 	.inst	0x197a1840 ; undefined
    2770:	00001301 	udf	#4865
    2774:	0b002409 	add	w9, w0, w0, lsl #9
    2778:	030b3e0b 	.inst	0x030b3e0b ; undefined
    277c:	0a00000e 	and	w14, w0, w0
    2780:	0b0b0113 	add	w19, w8, w11
    2784:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    2788:	13010b39 	sbfx	w25, w25, #1, #2
    278c:	0f0b0000 	fdot	v0.2s, v0.8b, v11.4b[0]
    2790:	08210b00 	.inst	0x08210b00 ; undefined
    2794:	00001349 	udf	#4937
    2798:	03000d0c 	.inst	0x03000d0c ; undefined
    279c:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    27a0:	490b390b 	.inst	0x490b390b ; undefined
    27a4:	000b3813 	.inst	0x000b3813 ; undefined
    27a8:	000d0d00 	.inst	0x000d0d00 ; undefined
    27ac:	213a0e03 	.inst	0x213a0e03 ; undefined
    27b0:	390b3b0a 	strb	w10, [x24, #718]
    27b4:	0013490b 	.inst	0x0013490b ; undefined
    27b8:	000d0e00 	.inst	0x000d0e00 ; undefined
    27bc:	0b3a0803 	add	w3, w0, w26, uxtb #2
    27c0:	0b390b3b 	add	w27, w25, w25, uxtb #2
    27c4:	0b381349 	add	w9, w26, w24, uxtb #4
    27c8:	050f0000 	.inst	0x050f0000 ; undefined
    27cc:	3a0e0300 	adcs	w0, w24, w14
    27d0:	390b3b0b 	strb	w11, [x24, #718]
    27d4:	0213490b 	.inst	0x0213490b ; undefined
    27d8:	10000018 	adr	x24, 27d8 <GPR_FRAME_SIZE+0x26d8>
    27dc:	0e03012e 	tbl	v14.8b, {v9.16b}, v3.8b
    27e0:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    27e4:	27012139 	.inst	0x27012139 ; undefined
    27e8:	11134919 	add	w25, w8, #0x4d2
    27ec:	40071201 	.inst	0x40071201 ; undefined
    27f0:	01197a18 	.inst	0x01197a18 ; undefined
    27f4:	11000013 	add	w19, w0, #0x0
    27f8:	213e0104 	.inst	0x213e0104 ; undefined
    27fc:	04210b07 	.inst	0x04210b07 ; undefined
    2800:	0b3a1349 	add	w9, w26, w26, uxtb #4
    2804:	21390b3b 	.inst	0x21390b3b ; undefined
    2808:	0013010e 	.inst	0x0013010e ; undefined
    280c:	00261200 	.inst	0x00261200 ; NYI
    2810:	00001349 	udf	#4937
    2814:	3f012e13 	.inst	0x3f012e13 ; undefined
    2818:	3a0e0319 	adcs	w25, w24, w14
    281c:	390b3b0b 	strb	w11, [x24, #718]
    2820:	3c19270b 	str	b11, [x24], #-110
    2824:	00130119 	.inst	0x00130119 ; undefined
    2828:	012e1400 	.inst	0x012e1400 ; undefined
    282c:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2830:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2834:	01111927 	.inst	0x01111927 ; undefined
    2838:	18400712 	ldr	w18, 82918 <GPR_FRAME_SIZE+0x82818>
    283c:	1301197c 	sbfx	w28, w11, #1, #6
    2840:	2e150000 	ext	v0.8b, v0.8b, v21.8b, #0
    2844:	03193f00 	.inst	0x03193f00 ; undefined
    2848:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    284c:	270b390b 	.inst	0x270b390b ; undefined
    2850:	3c134919 	.inst	0x3c134919 ; undefined
    2854:	16000019 	b	fffffffff80028b8 <__stack_el0_top+0xffffffffb64f68b8>
    2858:	0111010b 	.inst	0x0111010b ; undefined
    285c:	00000712 	udf	#1810
    2860:	49003517 	.inst	0x49003517 ; undefined
    2864:	18000013 	ldr	w19, 2864 <GPR_FRAME_SIZE+0x2764>
    2868:	0e250111 	saddl	v17.8h, v8.8b, v5.8b
    286c:	1f030b13 	fmadd	s19, s24, s3, s2
    2870:	01111f1b 	.inst	0x01111f1b ; undefined
    2874:	17100712 	b	fffffffffc4044bc <__stack_el0_top+0xffffffffba8f84bc>
    2878:	24190000 	cmphs	p0.b, p0/z, z0.b, z25.b
    287c:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    2880:	0008030b 	.inst	0x0008030b ; undefined
    2884:	01171a00 	.inst	0x01171a00 ; undefined
    2888:	0b3a0b0b 	add	w11, w24, w26, uxtb #2
    288c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2890:	00001301 	udf	#4865
    2894:	3f012e1b 	.inst	0x3f012e1b ; undefined
    2898:	3a0e0319 	adcs	w25, w24, w14
    289c:	390b3b0b 	strb	w11, [x24, #718]
    28a0:	4919270b 	.inst	0x4919270b ; undefined
    28a4:	01193c13 	.inst	0x01193c13 ; undefined
    28a8:	1c000013 	ldr	s19, 28a8 <GPR_FRAME_SIZE+0x27a8>
    28ac:	193f012e 	.inst	0x193f012e ; undefined
    28b0:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    28b4:	0b390b3b 	add	w27, w25, w25, uxtb #2
    28b8:	01871927 	.inst	0x01871927 ; undefined
    28bc:	01193c19 	.inst	0x01193c19 ; undefined
    28c0:	1d000013 	.inst	0x1d000013 ; undefined
    28c4:	193f012e 	.inst	0x193f012e ; undefined
    28c8:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    28cc:	0b390b3b 	add	w27, w25, w25, uxtb #2
    28d0:	13491927 	.inst	0x13491927 ; undefined
    28d4:	07120111 	.inst	0x07120111 ; undefined
    28d8:	197c1840 	.inst	0x197c1840 ; undefined
    28dc:	00001301 	udf	#4865
    28e0:	4901011e 	.inst	0x4901011e ; undefined
    28e4:	00130113 	.inst	0x00130113 ; undefined
    28e8:	00211f00 	.inst	0x00211f00 ; NYI
    28ec:	0b2f1349 	add	w9, w26, w15, uxtb #4
    28f0:	2e200000 	uaddl	v0.8h, v0.8b, v0.8b
    28f4:	03193f00 	.inst	0x03193f00 ; undefined
    28f8:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    28fc:	270b390b 	.inst	0x270b390b ; undefined
    2900:	11134919 	add	w25, w8, #0x4d2
    2904:	40071201 	.inst	0x40071201 ; undefined
    2908:	00197c18 	.inst	0x00197c18 ; undefined
    290c:	002e2100 	.inst	0x002e2100 ; NYI
    2910:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2914:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2918:	01111927 	.inst	0x01111927 ; undefined
    291c:	18400712 	ldr	w18, 829fc <GPR_FRAME_SIZE+0x828fc>
    2920:	0000197c 	udf	#6524
    2924:	03002e22 	.inst	0x03002e22 ; undefined
    2928:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    292c:	270b390b 	.inst	0x270b390b ; undefined
    2930:	11134919 	add	w25, w8, #0x4d2
    2934:	40071201 	.inst	0x40071201 ; undefined
    2938:	00197a18 	.inst	0x00197a18 ; undefined
    293c:	012e2300 	.inst	0x012e2300 ; undefined
    2940:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2944:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2948:	01111927 	.inst	0x01111927 ; undefined
    294c:	18400712 	ldr	w18, 82a2c <GPR_FRAME_SIZE+0x8292c>
    2950:	0000197a 	udf	#6522
    2954:	00050100 	.inst	0x00050100 ; undefined
    2958:	0b3a0803 	add	w3, w0, w26, uxtb #2
    295c:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2960:	18021349 	ldr	w9, 6bc8 <GPR_FRAME_SIZE+0x6ac8>
    2964:	16020000 	b	fffffffff8082964 <__stack_el0_top+0xffffffffb6576964>
    2968:	3a0e0300 	adcs	w0, w24, w14
    296c:	390b3b0b 	strb	w11, [x24, #718]
    2970:	0013490b 	.inst	0x0013490b ; undefined
    2974:	012e0300 	.inst	0x012e0300 ; undefined
    2978:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    297c:	21390b3b 	.inst	0x21390b3b ; undefined
    2980:	49192701 	.inst	0x49192701 ; undefined
    2984:	12011113 	and	w19, w8, #0x8000000f
    2988:	7a184007 	.inst	0x7a184007 ; undefined
    298c:	00130119 	.inst	0x00130119 ; undefined
    2990:	012e0400 	.inst	0x012e0400 ; undefined
    2994:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2998:	21390b3b 	.inst	0x21390b3b ; undefined
    299c:	11192701 	add	w1, w24, #0x649
    29a0:	40071201 	.inst	0x40071201 ; undefined
    29a4:	01197a18 	.inst	0x01197a18 ; undefined
    29a8:	05000013 	orr	z19.s, z19.s, #0x1
    29ac:	0e030034 	tbl	v20.8b, {v1.16b}, v3.8b
    29b0:	3b0e213a 	.inst	0x3b0e213a ; undefined
    29b4:	490b390b 	.inst	0x490b390b ; undefined
    29b8:	00180213 	.inst	0x00180213 ; undefined
    29bc:	00280600 	.inst	0x00280600 ; NYI
    29c0:	0b1c0e03 	add	w3, w16, w28, lsl #3
    29c4:	05070000 	.inst	0x05070000 ; undefined
    29c8:	3a0e0300 	adcs	w0, w24, w14
    29cc:	390b3b0b 	strb	w11, [x24, #718]
    29d0:	0213490b 	.inst	0x0213490b ; undefined
    29d4:	08000018 	stxrb	w0, w24, [x0]
    29d8:	13490026 	.inst	0x13490026 ; undefined
    29dc:	13090000 	sbfiz	w0, w0, #23, #1
    29e0:	04210b01 	.inst	0x04210b01 ; undefined
    29e4:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    29e8:	01012139 	.inst	0x01012139 ; undefined
    29ec:	0a000013 	and	w19, w0, w0
    29f0:	0803000d 	stxrb	w3, w13, [x0]
    29f4:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
    29f8:	49012139 	.inst	0x49012139 ; undefined
    29fc:	00213813 	.inst	0x00213813 ; NYI
    2a00:	240b0000 	cmphs	p0.b, p0/z, z0.b, z11.b
    2a04:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    2a08:	000e030b 	.inst	0x000e030b ; undefined
    2a0c:	000f0c00 	.inst	0x000f0c00 ; undefined
    2a10:	4908210b 	.inst	0x4908210b ; undefined
    2a14:	0d000013 	st1	{v19.b}[0], [x0]
    2a18:	193f012e 	.inst	0x193f012e ; undefined
    2a1c:	213a0e03 	.inst	0x213a0e03 ; undefined
    2a20:	390b3b0e 	strb	w14, [x24, #718]
    2a24:	19270621 	.inst	0x19270621 ; undefined
    2a28:	07120111 	.inst	0x07120111 ; undefined
    2a2c:	197c1840 	.inst	0x197c1840 ; undefined
    2a30:	00001301 	udf	#4865
    2a34:	3e01040e 	.inst	0x3e01040e ; undefined
    2a38:	210b0721 	.inst	0x210b0721 ; undefined
    2a3c:	3a134904 	.inst	0x3a134904 ; undefined
    2a40:	390b3b0b 	strb	w11, [x24, #718]
    2a44:	13010e21 	sbfx	w1, w17, #1, #3
    2a48:	010f0000 	.inst	0x010f0000 ; undefined
    2a4c:	01134901 	.inst	0x01134901 ; undefined
    2a50:	10000013 	adr	x19, 2a50 <GPR_FRAME_SIZE+0x2950>
    2a54:	13490021 	.inst	0x13490021 ; undefined
    2a58:	00000b2f 	udf	#2863
    2a5c:	03003411 	.inst	0x03003411 ; undefined
    2a60:	0e213a08 	.inst	0x0e213a08 ; undefined
    2a64:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2a68:	18021349 	ldr	w9, 6cd0 <GPR_FRAME_SIZE+0x6bd0>
    2a6c:	2e120000 	ext	v0.8b, v0.8b, v18.8b, #0
    2a70:	03193f01 	.inst	0x03193f01 ; undefined
    2a74:	0e213a0e 	.inst	0x0e213a0e ; undefined
    2a78:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2a7c:	13491927 	.inst	0x13491927 ; undefined
    2a80:	07120111 	.inst	0x07120111 ; undefined
    2a84:	197c1840 	.inst	0x197c1840 ; undefined
    2a88:	00001301 	udf	#4865
    2a8c:	25011113 	cmpgt	p3.b, p4/z, z8.b, #1
    2a90:	030b130e 	.inst	0x030b130e ; undefined
    2a94:	111f1b1f 	add	wsp, w24, #0x7c6
    2a98:	10071201 	adr	x1, 10cd8 <GPR_FRAME_SIZE+0x10bd8>
    2a9c:	14000017 	b	2af8 <GPR_FRAME_SIZE+0x29f8>
    2aa0:	13490035 	.inst	0x13490035 ; undefined
    2aa4:	24150000 	cmphs	p0.b, p0/z, z0.b, z21.b
    2aa8:	3e0b0b00 	.inst	0x3e0b0b00 ; undefined
    2aac:	0008030b 	.inst	0x0008030b ; undefined
    2ab0:	010b1600 	.inst	0x010b1600 ; undefined
    2ab4:	07120111 	.inst	0x07120111 ; undefined
    2ab8:	00001301 	udf	#4865
    2abc:	11010b17 	add	w23, w24, #0x42
    2ac0:	00071201 	.inst	0x00071201 ; undefined
    2ac4:	012e1800 	.inst	0x012e1800 ; undefined
    2ac8:	0b3a0e03 	add	w3, w16, w26, uxtb #3
    2acc:	0b390b3b 	add	w27, w25, w25, uxtb #2
    2ad0:	13491927 	.inst	0x13491927 ; undefined
    2ad4:	07120111 	.inst	0x07120111 ; undefined
    2ad8:	197c1840 	.inst	0x197c1840 ; undefined
    2adc:	00001301 	udf	#4865
    2ae0:	03012e19 	.inst	0x03012e19 ; undefined
    2ae4:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
    2ae8:	270b390b 	.inst	0x270b390b ; undefined
    2aec:	12011119 	and	w25, w8, #0x8000000f
    2af0:	7a184007 	.inst	0x7a184007 ; undefined
    2af4:	00000019 	udf	#25

Disassembly of section .debug_aranges:

0000000000000000 <.debug_aranges>:
   0:	0000002c 	udf	#44
   4:	00000002 	udf	#2
   8:	00080000 	.inst	0x00080000 ; undefined
   c:	00000000 	udf	#0
  10:	40000040 	.inst	0x40000040 ; undefined
  14:	00000000 	udf	#0
  18:	00000040 	udf	#64
	...
  30:	0000002c 	udf	#44
  34:	00280002 	.inst	0x00280002 ; NYI
  38:	00080000 	.inst	0x00080000 ; undefined
  3c:	00000000 	udf	#0
  40:	40000080 	.inst	0x40000080 ; undefined
  44:	00000000 	udf	#0
  48:	0000003c 	udf	#60
	...
  60:	0000002c 	udf	#44
  64:	00500002 	.inst	0x00500002 ; undefined
  68:	00080000 	.inst	0x00080000 ; undefined
  6c:	00000000 	udf	#0
  70:	400000bc 	.inst	0x400000bc ; undefined
  74:	00000000 	udf	#0
  78:	0000003c 	udf	#60
	...
  90:	0000002c 	udf	#44
  94:	00780002 	.inst	0x00780002 ; undefined
  98:	00080000 	.inst	0x00080000 ; undefined
  9c:	00000000 	udf	#0
  a0:	400000f8 	.inst	0x400000f8 ; undefined
  a4:	00000000 	udf	#0
  a8:	00000074 	udf	#116
	...
  c0:	0000003c 	udf	#60
  c4:	00a00002 	.inst	0x00a00002 ; undefined
  c8:	00080000 	.inst	0x00080000 ; undefined
  cc:	00000000 	udf	#0
  d0:	40000800 	.inst	0x40000800 ; undefined
  d4:	00000000 	udf	#0
  d8:	00001100 	udf	#4352
  dc:	00000000 	udf	#0
  e0:	40008000 	.inst	0x40008000 ; undefined
  e4:	00000000 	udf	#0
  e8:	00000784 	udf	#1924
	...
 100:	0000002c 	udf	#44
 104:	00c30002 	.inst	0x00c30002 ; undefined
 108:	00080000 	.inst	0x00080000 ; undefined
 10c:	00000000 	udf	#0
 110:	40001900 	.inst	0x40001900 ; undefined
 114:	00000000 	udf	#0
 118:	00000068 	udf	#104
	...
 130:	0000003c 	udf	#60
 134:	00eb0002 	.inst	0x00eb0002 ; undefined
 138:	00080000 	.inst	0x00080000 ; undefined
 13c:	00000000 	udf	#0
 140:	40002000 	.inst	0x40002000 ; undefined
 144:	00000000 	udf	#0
 148:	00001100 	udf	#4352
 14c:	00000000 	udf	#0
 150:	40008800 	.inst	0x40008800 ; undefined
 154:	00000000 	udf	#0
 158:	00000784 	udf	#1924
	...
 170:	0000002c 	udf	#44
 174:	010e0002 	.inst	0x010e0002 ; undefined
 178:	00080000 	.inst	0x00080000 ; undefined
 17c:	00000000 	udf	#0
 180:	40003100 	.inst	0x40003100 ; undefined
 184:	00000000 	udf	#0
 188:	00000250 	udf	#592
	...
 1a0:	0000002c 	udf	#44
 1a4:	01370002 	.inst	0x01370002 ; undefined
 1a8:	00080000 	.inst	0x00080000 ; undefined
 1ac:	00000000 	udf	#0
 1b0:	40003350 	.inst	0x40003350 ; undefined
 1b4:	00000000 	udf	#0
 1b8:	00000058 	udf	#88
	...
 1d0:	0000002c 	udf	#44
 1d4:	015f0002 	.inst	0x015f0002 ; undefined
 1d8:	00080000 	.inst	0x00080000 ; undefined
 1dc:	00000000 	udf	#0
 1e0:	40000000 	.inst	0x40000000 ; undefined
 1e4:	00000000 	udf	#0
 1e8:	00000040 	udf	#64
	...
 200:	0000002c 	udf	#44
 204:	01870002 	.inst	0x01870002 ; undefined
 208:	00080000 	.inst	0x00080000 ; undefined
 20c:	00000000 	udf	#0
 210:	400033b0 	.inst	0x400033b0 ; undefined
 214:	00000000 	udf	#0
 218:	000000c0 	udf	#192
	...
 230:	0000002c 	udf	#44
 234:	01b00002 	.inst	0x01b00002 ; undefined
 238:	00080000 	.inst	0x00080000 ; undefined
 23c:	00000000 	udf	#0
 240:	40003470 	.inst	0x40003470 ; undefined
 244:	00000000 	udf	#0
 248:	00000068 	udf	#104
	...
 260:	0000002c 	udf	#44
 264:	01d80002 	.inst	0x01d80002 ; undefined
 268:	00080000 	.inst	0x00080000 ; undefined
 26c:	00000000 	udf	#0
 270:	400034e0 	.inst	0x400034e0 ; undefined
 274:	00000000 	udf	#0
 278:	00000034 	udf	#52
	...
 290:	0000002c 	udf	#44
 294:	02000002 	.inst	0x02000002 ; undefined
 298:	00080000 	.inst	0x00080000 ; undefined
 29c:	00000000 	udf	#0
 2a0:	40003514 	.inst	0x40003514 ; undefined
 2a4:	00000000 	udf	#0
 2a8:	000000a8 	udf	#168
	...
 2c0:	0000002c 	udf	#44
 2c4:	04e20002 	add	z2.d, z0.d, z2.d
 2c8:	00080000 	.inst	0x00080000 ; undefined
 2cc:	00000000 	udf	#0
 2d0:	400035bc 	.inst	0x400035bc ; undefined
 2d4:	00000000 	udf	#0
 2d8:	00000228 	udf	#552
	...
 2f0:	0000002c 	udf	#44
 2f4:	08840002 	stllrb	w2, [x0]
 2f8:	00080000 	.inst	0x00080000 ; undefined
 2fc:	00000000 	udf	#0
 300:	400037e4 	.inst	0x400037e4 ; undefined
 304:	00000000 	udf	#0
 308:	000000dc 	udf	#220
	...
 320:	0000002c 	udf	#44
 324:	0e940002 	.inst	0x0e940002 ; undefined
 328:	00080000 	.inst	0x00080000 ; undefined
 32c:	00000000 	udf	#0
 330:	400038c0 	.inst	0x400038c0 ; undefined
 334:	00000000 	udf	#0
 338:	00000024 	udf	#36
	...
 350:	0000002c 	udf	#44
 354:	0f930002 	fmlal	v2.2s, v0.2h, v3.h[1]
 358:	00080000 	.inst	0x00080000 ; undefined
 35c:	00000000 	udf	#0
 360:	400038e4 	.inst	0x400038e4 ; undefined
 364:	00000000 	udf	#0
 368:	00000058 	udf	#88
	...
 380:	0000002c 	udf	#44
 384:	10a90002 	adr	x2, fffffffffff52384 <__stack_el0_top+0xffffffffbe446384>
 388:	00080000 	.inst	0x00080000 ; undefined
 38c:	00000000 	udf	#0
 390:	4000393c 	.inst	0x4000393c ; undefined
 394:	00000000 	udf	#0
 398:	00000054 	udf	#84
	...
 3b0:	0000002c 	udf	#44
 3b4:	12070002 	and	w2, w0, #0x2000000
 3b8:	00080000 	.inst	0x00080000 ; undefined
 3bc:	00000000 	udf	#0
 3c0:	40003990 	.inst	0x40003990 ; undefined
 3c4:	00000000 	udf	#0
 3c8:	00000054 	udf	#84
	...
 3e0:	0000002c 	udf	#44
 3e4:	13650002 	.inst	0x13650002 ; undefined
 3e8:	00080000 	.inst	0x00080000 ; undefined
 3ec:	00000000 	udf	#0
 3f0:	400039e4 	.inst	0x400039e4 ; undefined
 3f4:	00000000 	udf	#0
 3f8:	00000054 	udf	#84
	...
 410:	0000002c 	udf	#44
 414:	14c30002 	b	30c041c <GPR_FRAME_SIZE+0x30c031c>
 418:	00080000 	.inst	0x00080000 ; undefined
 41c:	00000000 	udf	#0
 420:	40003a38 	.inst	0x40003a38 ; undefined
 424:	00000000 	udf	#0
 428:	00000054 	udf	#84
	...
 440:	0000002c 	udf	#44
 444:	16210002 	b	fffffffff884044c <__stack_el0_top+0xffffffffb6d3444c>
 448:	00080000 	.inst	0x00080000 ; undefined
 44c:	00000000 	udf	#0
 450:	40003a8c 	.inst	0x40003a8c ; undefined
 454:	00000000 	udf	#0
 458:	00000054 	udf	#84
	...
 470:	0000002c 	udf	#44
 474:	177f0002 	b	fffffffffdfc047c <__stack_el0_top+0xffffffffbc4b447c>
 478:	00080000 	.inst	0x00080000 ; undefined
 47c:	00000000 	udf	#0
 480:	40003ae0 	.inst	0x40003ae0 ; undefined
 484:	00000000 	udf	#0
 488:	00000054 	udf	#84
	...
 4a0:	0000002c 	udf	#44
 4a4:	18dd0002 	ldr	w2, fffffffffffba4a4 <__stack_el0_top+0xffffffffbe4ae4a4>
 4a8:	00080000 	.inst	0x00080000 ; undefined
 4ac:	00000000 	udf	#0
 4b0:	40003b34 	.inst	0x40003b34 ; undefined
 4b4:	00000000 	udf	#0
 4b8:	00000030 	udf	#48
	...
 4d0:	0000002c 	udf	#44
 4d4:	1db40002 	.inst	0x1db40002 ; undefined
 4d8:	00080000 	.inst	0x00080000 ; undefined
 4dc:	00000000 	udf	#0
 4e0:	40003b64 	.inst	0x40003b64 ; undefined
 4e4:	00000000 	udf	#0
 4e8:	00000054 	udf	#84
	...
 500:	0000002c 	udf	#44
 504:	1f120002 	fmadd	s2, s0, s18, s0
 508:	00080000 	.inst	0x00080000 ; undefined
 50c:	00000000 	udf	#0
 510:	40003bb8 	.inst	0x40003bb8 ; undefined
 514:	00000000 	udf	#0
 518:	00000054 	udf	#84
	...
 530:	0000002c 	udf	#44
 534:	20700002 	.inst	0x20700002 ; undefined
 538:	00080000 	.inst	0x00080000 ; undefined
 53c:	00000000 	udf	#0
 540:	40003c0c 	.inst	0x40003c0c ; undefined
 544:	00000000 	udf	#0
 548:	00000054 	udf	#84
	...
 560:	0000002c 	udf	#44
 564:	21ce0002 	.inst	0x21ce0002 ; undefined
 568:	00080000 	.inst	0x00080000 ; undefined
 56c:	00000000 	udf	#0
 570:	40003c60 	.inst	0x40003c60 ; undefined
 574:	00000000 	udf	#0
 578:	00000054 	udf	#84
	...
 590:	0000002c 	udf	#44
 594:	232c0002 	.inst	0x232c0002 ; undefined
 598:	00080000 	.inst	0x00080000 ; undefined
 59c:	00000000 	udf	#0
 5a0:	40003cb4 	.inst	0x40003cb4 ; undefined
 5a4:	00000000 	udf	#0
 5a8:	00000054 	udf	#84
	...
 5c0:	0000002c 	udf	#44
 5c4:	248a0002 	cmphs	p2.s, p0/z, z0.s, z10.s
 5c8:	00080000 	.inst	0x00080000 ; undefined
 5cc:	00000000 	udf	#0
 5d0:	40003d08 	.inst	0x40003d08 ; undefined
 5d4:	00000000 	udf	#0
 5d8:	00000054 	udf	#84
	...
 5f0:	0000002c 	udf	#44
 5f4:	25e80002 	whilege	p2.d, w0, w8
 5f8:	00080000 	.inst	0x00080000 ; undefined
 5fc:	00000000 	udf	#0
 600:	40003d5c 	.inst	0x40003d5c ; undefined
 604:	00000000 	udf	#0
 608:	00000054 	udf	#84
	...
 620:	0000002c 	udf	#44
 624:	27460002 	.inst	0x27460002 ; undefined
 628:	00080000 	.inst	0x00080000 ; undefined
 62c:	00000000 	udf	#0
 630:	40003db0 	.inst	0x40003db0 ; undefined
 634:	00000000 	udf	#0
 638:	00000054 	udf	#84
	...
 650:	0000002c 	udf	#44
 654:	28a40002 	stp	w2, w0, [x0], #-224
 658:	00080000 	.inst	0x00080000 ; undefined
 65c:	00000000 	udf	#0
 660:	40003e04 	.inst	0x40003e04 ; undefined
 664:	00000000 	udf	#0
 668:	00000054 	udf	#84
	...
 680:	0000002c 	udf	#44
 684:	2a020002 	orr	w2, w0, w2
 688:	00080000 	.inst	0x00080000 ; undefined
 68c:	00000000 	udf	#0
 690:	40003e58 	.inst	0x40003e58 ; undefined
 694:	00000000 	udf	#0
 698:	00000054 	udf	#84
	...
 6b0:	0000002c 	udf	#44
 6b4:	2b600002 	.inst	0x2b600002 ; undefined
 6b8:	00080000 	.inst	0x00080000 ; undefined
 6bc:	00000000 	udf	#0
 6c0:	40003eac 	.inst	0x40003eac ; undefined
 6c4:	00000000 	udf	#0
 6c8:	00000054 	udf	#84
	...
 6e0:	0000002c 	udf	#44
 6e4:	2cbe0002 	stp	s2, s0, [x0], #-16
 6e8:	00080000 	.inst	0x00080000 ; undefined
 6ec:	00000000 	udf	#0
 6f0:	40003f00 	.inst	0x40003f00 ; undefined
 6f4:	00000000 	udf	#0
 6f8:	00000054 	udf	#84
	...
 710:	0000002c 	udf	#44
 714:	2e1c0002 	ext	v2.8b, v0.8b, v28.8b, #0
 718:	00080000 	.inst	0x00080000 ; undefined
 71c:	00000000 	udf	#0
 720:	40003f54 	.inst	0x40003f54 ; undefined
 724:	00000000 	udf	#0
 728:	00000054 	udf	#84
	...
 740:	0000002c 	udf	#44
 744:	2f7a0002 	mla	v2.4h, v0.4h, v10.h[3]
 748:	00080000 	.inst	0x00080000 ; undefined
 74c:	00000000 	udf	#0
 750:	40003fa8 	.inst	0x40003fa8 ; undefined
 754:	00000000 	udf	#0
 758:	00000054 	udf	#84
	...
 770:	0000002c 	udf	#44
 774:	30d80002 	adr	x2, fffffffffffb0775 <__stack_el0_top+0xffffffffbe4a4775>
 778:	00080000 	.inst	0x00080000 ; undefined
 77c:	00000000 	udf	#0
 780:	40003ffc 	.inst	0x40003ffc ; undefined
 784:	00000000 	udf	#0
 788:	00000054 	udf	#84
	...
 7a0:	0000002c 	udf	#44
 7a4:	32360002 	orr	w2, w0, #0x400
 7a8:	00080000 	.inst	0x00080000 ; undefined
 7ac:	00000000 	udf	#0
 7b0:	40004050 	.inst	0x40004050 ; undefined
 7b4:	00000000 	udf	#0
 7b8:	00000054 	udf	#84
	...
 7d0:	0000002c 	udf	#44
 7d4:	33940002 	.inst	0x33940002 ; undefined
 7d8:	00080000 	.inst	0x00080000 ; undefined
 7dc:	00000000 	udf	#0
 7e0:	400040a4 	.inst	0x400040a4 ; undefined
 7e4:	00000000 	udf	#0
 7e8:	00000054 	udf	#84
	...
 800:	0000002c 	udf	#44
 804:	34f20002 	cbz	w2, fffffffffffe4804 <__stack_el0_top+0xffffffffbe4d8804>
 808:	00080000 	.inst	0x00080000 ; undefined
 80c:	00000000 	udf	#0
 810:	400040f8 	.inst	0x400040f8 ; undefined
 814:	00000000 	udf	#0
 818:	00000054 	udf	#84
	...
 830:	0000002c 	udf	#44
 834:	36500002 	tbz	w2, #10, 834 <GPR_FRAME_SIZE+0x734>
 838:	00080000 	.inst	0x00080000 ; undefined
 83c:	00000000 	udf	#0
 840:	4000414c 	.inst	0x4000414c ; undefined
 844:	00000000 	udf	#0
 848:	00000054 	udf	#84
	...
 860:	0000002c 	udf	#44
 864:	37ae0002 	tbnz	w2, #21, ffffffffffffc864 <__stack_el0_top+0xffffffffbe4f0864>
 868:	00080000 	.inst	0x00080000 ; undefined
 86c:	00000000 	udf	#0
 870:	400041a0 	.inst	0x400041a0 ; undefined
 874:	00000000 	udf	#0
 878:	00000054 	udf	#84
	...
 890:	0000002c 	udf	#44
 894:	390c0002 	strb	w2, [x0, #768]
 898:	00080000 	.inst	0x00080000 ; undefined
 89c:	00000000 	udf	#0
 8a0:	400041f4 	.inst	0x400041f4 ; undefined
 8a4:	00000000 	udf	#0
 8a8:	00000054 	udf	#84
	...
 8c0:	0000002c 	udf	#44
 8c4:	3a6a0002 	.inst	0x3a6a0002 ; undefined
 8c8:	00080000 	.inst	0x00080000 ; undefined
 8cc:	00000000 	udf	#0
 8d0:	40004248 	.inst	0x40004248 ; undefined
 8d4:	00000000 	udf	#0
 8d8:	00000054 	udf	#84
	...
 8f0:	0000002c 	udf	#44
 8f4:	3bc80002 	.inst	0x3bc80002 ; undefined
 8f8:	00080000 	.inst	0x00080000 ; undefined
 8fc:	00000000 	udf	#0
 900:	4000429c 	.inst	0x4000429c ; undefined
 904:	00000000 	udf	#0
 908:	00000054 	udf	#84
	...
 920:	0000002c 	udf	#44
 924:	3d260002 	str	b2, [x0, #2432]
 928:	00080000 	.inst	0x00080000 ; undefined
 92c:	00000000 	udf	#0
 930:	400042f0 	.inst	0x400042f0 ; undefined
 934:	00000000 	udf	#0
 938:	00000054 	udf	#84
	...
 950:	0000002c 	udf	#44
 954:	3e840002 	.inst	0x3e840002 ; undefined
 958:	00080000 	.inst	0x00080000 ; undefined
 95c:	00000000 	udf	#0
 960:	40004344 	.inst	0x40004344 ; undefined
 964:	00000000 	udf	#0
 968:	00000054 	udf	#84
	...
 980:	0000002c 	udf	#44
 984:	3fe20002 	.inst	0x3fe20002 ; undefined
 988:	00080000 	.inst	0x00080000 ; undefined
 98c:	00000000 	udf	#0
 990:	40004398 	.inst	0x40004398 ; undefined
 994:	00000000 	udf	#0
 998:	000002ac 	udf	#684
	...
 9b0:	0000002c 	udf	#44
 9b4:	43090002 	.inst	0x43090002 ; undefined
 9b8:	00080000 	.inst	0x00080000 ; undefined
 9bc:	00000000 	udf	#0
 9c0:	40004644 	.inst	0x40004644 ; undefined
 9c4:	00000000 	udf	#0
 9c8:	000007ec 	udf	#2028
	...
 9e0:	0000002c 	udf	#44
 9e4:	47880002 	.inst	0x47880002 ; undefined
 9e8:	00080000 	.inst	0x00080000 ; undefined
 9ec:	00000000 	udf	#0
 9f0:	40004e30 	.inst	0x40004e30 ; undefined
 9f4:	00000000 	udf	#0
 9f8:	00000418 	udf	#1048
	...
 a10:	0000002c 	udf	#44
 a14:	4c8e0002 	st4	{v2.16b-v5.16b}, [x0], x14
 a18:	00080000 	.inst	0x00080000 ; undefined
 a1c:	00000000 	udf	#0
 a20:	40005248 	.inst	0x40005248 ; undefined
 a24:	00000000 	udf	#0
 a28:	0000080c 	udf	#2060
	...
 a40:	0000002c 	udf	#44
 a44:	54c20002 	b.cs	fffffffffff84a44 <__stack_el0_top+0xffffffffbe478a44>  // b.hs, b.nlast
 a48:	00080000 	.inst	0x00080000 ; undefined
 a4c:	00000000 	udf	#0
 a50:	40005a54 	.inst	0x40005a54 ; undefined
 a54:	00000000 	udf	#0
 a58:	00000cc8 	udf	#3272
	...
 a70:	0000002c 	udf	#44
 a74:	68240002 	.inst	0x68240002 ; undefined
 a78:	00080000 	.inst	0x00080000 ; undefined
 a7c:	00000000 	udf	#0
 a80:	4000671c 	.inst	0x4000671c ; undefined
 a84:	00000000 	udf	#0
 a88:	00001230 	udf	#4656
	...

Disassembly of section .debug_str:

0000000000000000 <.debug_str>:
       0:	6372735f 	.inst	0x6372735f ; undefined
       4:	6d72612f 	ldp	d15, d24, [x9, #-224]
       8:	6361632f 	.inst	0x6361632f ; undefined
       c:	632f6568 	.inst	0x632f6568 ; undefined
      10:	65686361 	fnmls	z1.h, p0/m, z27.h, z8.h
      14:	2f00532e 	.inst	0x2f00532e ; undefined
      18:	656d6f68 	fnmls	z8.h, p3/m, z27.h, z13.h
      1c:	616e752f 	.inst	0x616e752f ; undefined
      20:	69662f62 	ldpsw	x2, x11, [x27, #-208]
      24:	2f73656c 	.inst	0x2f73656c ; undefined
      28:	7473616d 	.inst	0x7473616d ; undefined
      2c:	742f7265 	.inst	0x742f7265 ; undefined
      30:	692f6d66 	stgp	x6, x27, [x11, #-544]
      34:	6d38786d 	stp	d13, d30, [x3, #-128]
      38:	72702f70 	.inst	0x72702f70 ; undefined
      3c:	63656a6f 	.inst	0x63656a6f ; undefined
      40:	4e470074 	.inst	0x4e470074 ; undefined
      44:	53412055 	.inst	0x53412055 ; undefined
      48:	342e3220 	cbz	w0, 5c68c <GPR_FRAME_SIZE+0x5c58c>
      4c:	00312e33 	.inst	0x00312e33 ; NYI
      50:	6372735f 	.inst	0x6372735f ; undefined
      54:	6d72612f 	ldp	d15, d24, [x9, #-224]
      58:	6361632f 	.inst	0x6361632f ; undefined
      5c:	692f6568 	stgp	x8, x25, [x11, #-544]
      60:	68636163 	.inst	0x68636163 ; undefined
      64:	00532e65 	.inst	0x00532e65 ; undefined
      68:	6372735f 	.inst	0x6372735f ; undefined
      6c:	6d72612f 	ldp	d15, d24, [x9, #-224]
      70:	6361632f 	.inst	0x6361632f ; undefined
      74:	642f6568 	.inst	0x642f6568 ; undefined
      78:	68636163 	.inst	0x68636163 ; undefined
      7c:	00532e65 	.inst	0x00532e65 ; undefined
      80:	6372735f 	.inst	0x6372735f ; undefined
      84:	6d72612f 	ldp	d15, d24, [x9, #-224]
      88:	7379732f 	.inst	0x7379732f ; undefined
      8c:	73676572 	.inst	0x73676572 ; undefined
      90:	5f00532e 	fmls	h14, h25, v0.h[0]
      94:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
      98:	2f6d7261 	fcmla	v1.4h, v19.4h, v13.h[1], #270
      9c:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
      a0:	6f697470 	uqshl	v16.2d, v3.2d, #41
      a4:	652f736e 	.inst	0x652f736e ; undefined
      a8:	765f326c 	.inst	0x765f326c ; undefined
      ac:	6f746365 	umlsl2	v5.4s, v27.8h, v4.h[3]
      b0:	532e7372 	.inst	0x532e7372 ; undefined
      b4:	72735f00 	.inst	0x72735f00 ; undefined
      b8:	72612f63 	.inst	0x72612f63 ; undefined
      bc:	78652f6d 	.inst	0x78652f6d ; undefined
      c0:	74706563 	.inst	0x74706563 ; undefined
      c4:	736e6f69 	.inst	0x736e6f69 ; undefined
      c8:	6378652f 	.inst	0x6378652f ; undefined
      cc:	69747065 	ldpsw	x5, x28, [x3, #-96]
      d0:	2e736e6f 	umin	v15.4h, v19.4h, v19.4h
      d4:	735f0053 	.inst	0x735f0053 ; undefined
      d8:	612f6372 	.inst	0x612f6372 ; undefined
      dc:	652f6d72 	.inst	0x652f6d72 ; undefined
      e0:	70656378 	adr	x24, cad4f <GPR_FRAME_SIZE+0xcac4f>
      e4:	6e6f6974 	.inst	0x6e6f6974 ; undefined
      e8:	6c652f73 	ldnp	d19, d11, [x27, #-432]
      ec:	65765f31 	fnmla	z17.h, p7/m, z25.h, z22.h
      f0:	726f7463 	.inst	0x726f7463 ; undefined
      f4:	00532e73 	.inst	0x00532e73 ; undefined
      f8:	6372735f 	.inst	0x6372735f ; undefined
      fc:	62696c2f 	.inst	0x62696c2f ; undefined
     100:	6d656d2f 	ldp	d15, d27, [x9, #-432]
     104:	2f797063 	fcmla	v3.4h, v3.4h, v25.h[1], #270
     108:	636d656d 	.inst	0x636d656d ; undefined
     10c:	532e7970 	.inst	0x532e7970 ; undefined
     110:	72735f00 	.inst	0x72735f00 ; undefined
     114:	6f622f63 	.inst	0x6f622f63 ; undefined
     118:	632f746f 	.inst	0x632f746f ; undefined
     11c:	6e61656c 	umax	v12.8h, v11.8h, v1.8h
     120:	7373625f 	.inst	0x7373625f ; undefined
     124:	5f00532e 	fmls	h14, h25, v0.h[0]
     128:	2f637273 	fcmla	v19.4h, v19.4h, v3.h[1], #270
     12c:	746f6f62 	.inst	0x746f6f62 ; undefined
     130:	6f6f622f 	umlsl2	v15.4s, v17.8h, v15.h[2]
     134:	00532e74 	.inst	0x00532e74 ; undefined
     138:	6372735f 	.inst	0x6372735f ; undefined
     13c:	6f6f622f 	umlsl2	v15.4s, v17.8h, v15.h[2]
     140:	6c652f74 	ldnp	d20, d11, [x27, #-432]
     144:	00532e31 	.inst	0x00532e31 ; undefined
     148:	6372735f 	.inst	0x6372735f ; undefined
     14c:	6f6f622f 	umlsl2	v15.4s, v17.8h, v15.h[2]
     150:	61702f74 	.inst	0x61702f74 ; undefined
     154:	2f63696e 	umlsl	v14.4s, v11.4h, v3.h[6]
     158:	696e6170 	ldpsw	x16, x24, [x11, #-144]
     15c:	00532e63 	.inst	0x00532e63 ; undefined
     160:	6372735f 	.inst	0x6372735f ; undefined
     164:	6972642f 	ldpsw	x15, x25, [x1, #-112]
     168:	73726576 	.inst	0x73726576 ; undefined
     16c:	746e692f 	.inst	0x746e692f ; undefined
     170:	75727265 	.inst	0x75727265 ; undefined
     174:	2f737470 	.inst	0x2f737470 ; undefined
     178:	76636967 	.inst	0x76636967 ; undefined
     17c:	69672f33 	ldpsw	x19, x11, [x25, #-200]
     180:	5f337663 	sqshl	s3, s19, #19
     184:	5f6d7261 	sqdmlsl	s1, h19, v13.h[2]
     188:	65746e69 	fnmls	z9.h, p3/m, z19.h, z20.h
     18c:	63616672 	.inst	0x63616672 ; undefined
     190:	00532e65 	.inst	0x00532e65 ; undefined
     194:	7373656d 	.inst	0x7373656d ; undefined
     198:	00656761 	.inst	0x00656761 ; undefined
     19c:	657a6973 	fnmls	z19.h, p2/m, z11.h, z26.h
     1a0:	7000745f 	adr	xzr, 102b <GPR_FRAME_SIZE+0xf2b>
     1a4:	63696e61 	.inst	0x63696e61 ; undefined
     1a8:	636f6c5f 	.inst	0x636f6c5f ; undefined
     1ac:	6f697461 	uqshl	v1.2d, v3.2d, #41
     1b0:	5f5f006e 	.inst	0x5f5f006e ; undefined
     1b4:	6e72656b 	umax	v11.8h, v11.8h, v18.8h
     1b8:	695f6c65 	ldpsw	x5, x27, [x3, #248]
     1bc:	5f74696e 	.inst	0x5f74696e ; undefined
     1c0:	00646e65 	.inst	0x00646e65 ; undefined
     1c4:	54524155 	bc.pl	a49ec <GPR_FRAME_SIZE+0xa48ec>  // bc.nfrst
     1c8:	0044495f 	.inst	0x0044495f ; undefined
     1cc:	746e6975 	.inst	0x746e6975 ; undefined
     1d0:	00727470 	.inst	0x00727470 ; undefined
     1d4:	54524155 	bc.pl	a49fc <GPR_FRAME_SIZE+0xa48fc>  // bc.nfrst
     1d8:	696e695f 	ldpsw	xzr, x26, [x10, #-144]
     1dc:	68730074 	.inst	0x68730074 ; undefined
     1e0:	2074726f 	.inst	0x2074726f ; undefined
     1e4:	69736e75 	ldpsw	x21, x27, [x19, #-104]
     1e8:	64656e67 	.inst	0x64656e67 ; undefined
     1ec:	746e6920 	.inst	0x746e6920 ; undefined
     1f0:	43494700 	.inst	0x43494700 ; undefined
     1f4:	695f3356 	ldpsw	x22, x12, [x26, #248]
     1f8:	5f74696e 	.inst	0x5f74696e ; undefined
     1fc:	00757063 	.inst	0x00757063 ; undefined
     200:	75626564 	.inst	0x75626564 ; undefined
     204:	61700067 	.inst	0x61700067 ; undefined
     208:	5f63696e 	.inst	0x5f63696e ; undefined
     20c:	73616572 	.inst	0x73616572 ; undefined
     210:	47006e6f 	.inst	0x47006e6f ; undefined
     214:	4320554e 	.inst	0x4320554e ; undefined
     218:	31203332 	adds	w18, w25, #0x80c
     21c:	2e322e34 	uqsub	v20.8b, v17.8b, v18.8b
     220:	30322031 	adr	x17, 64625 <GPR_FRAME_SIZE+0x64525>
     224:	31313432 	adds	w18, w1, #0xc4d
     228:	2d203931 	stp	s17, s14, [x9, #-256]
     22c:	6372616d 	.inst	0x6372616d ; undefined
     230:	72613d68 	.inst	0x72613d68 ; undefined
     234:	2d38766d 	stp	s13, s29, [x19, #-64]
     238:	6d2d2061 	stp	d1, d8, [x3, #-304]
     23c:	3d757063 	ldr	b3, [x3, #3420]
     240:	74726f63 	.inst	0x74726f63 ; undefined
     244:	612d7865 	.inst	0x612d7865 ; undefined
     248:	732b3335 	.inst	0x732b3335 ; undefined
     24c:	20646d69 	.inst	0x20646d69 ; undefined
     250:	696c6d2d 	ldpsw	x13, x27, [x9, #-160]
     254:	656c7474 	fnmls	z20.h, p5/m, z3.h, z12.h
     258:	646e652d 	.inst	0x646e652d ; undefined
     25c:	206e6169 	.inst	0x206e6169 ; undefined
     260:	62616d2d 	.inst	0x62616d2d ; undefined
     264:	706c3d69 	adr	x9, d8a13 <GPR_FRAME_SIZE+0xd8913>
     268:	2d203436 	stp	s22, s13, [x1, #-256]
     26c:	4f2d2067 	.inst	0x4f2d2067 ; undefined
     270:	732d2030 	.inst	0x732d2030 ; undefined
     274:	673d6474 	.inst	0x673d6474 ; undefined
     278:	3332756e 	.inst	0x3332756e ; undefined
     27c:	66662d20 	.inst	0x66662d20 ; undefined
     280:	73656572 	.inst	0x73656572 ; undefined
     284:	646e6174 	.inst	0x646e6174 ; undefined
     288:	00676e69 	.inst	0x00676e69 ; undefined
     28c:	656c6966 	fnmls	z6.h, p2/m, z11.h, z12.h
     290:	72657300 	.inst	0x72657300 ; undefined
     294:	00726f72 	.inst	0x00726f72 ; undefined
     298:	69736e75 	ldpsw	x21, x27, [x19, #-104]
     29c:	64656e67 	.inst	0x64656e67 ; undefined
     2a0:	61686320 	.inst	0x61686320 ; undefined
     2a4:	61750072 	.inst	0x61750072 ; undefined
     2a8:	695f7472 	ldpsw	x18, x29, [x3, #248]
     2ac:	695f7172 	ldpsw	x18, x28, [x11, #248]
     2b0:	0074696e 	.inst	0x0074696e ; undefined
     2b4:	746e6975 	.inst	0x746e6975 ; undefined
     2b8:	49470038 	.inst	0x49470038 ; undefined
     2bc:	5f335643 	.inst	0x5f335643 ; undefined
     2c0:	74696e69 	.inst	0x74696e69 ; undefined
     2c4:	7369645f 	.inst	0x7369645f ; undefined
     2c8:	62697274 	.inst	0x62697274 ; undefined
     2cc:	726f7475 	.inst	0x726f7475 ; undefined
     2d0:	4e415000 	luti4	v0.8h, {v0.8h-v1.8h}, v1[2]
     2d4:	525f4349 	.inst	0x525f4349 ; undefined
     2d8:	4f534145 	.inst	0x4f534145 ; undefined
     2dc:	4e555f4e 	.inst	0x4e555f4e ; undefined
     2e0:	49464544 	.inst	0x49464544 ; undefined
     2e4:	0044454e 	.inst	0x0044454e ; undefined
     2e8:	746e6975 	.inst	0x746e6975 ; undefined
     2ec:	6b003233 	subs	w19, w17, w0, lsl #12
     2f0:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
     2f4:	6e695f6c 	uqrshl	v12.8h, v27.8h, v9.8h
     2f8:	41007469 	.inst	0x41007469 ; undefined
     2fc:	655f4d52 	fcmgt	p2.h, p3/z, z10.h, z31.h
     300:	70656378 	adr	x24, caf6f <GPR_FRAME_SIZE+0xcae6f>
     304:	6e6f6974 	.inst	0x6e6f6974 ; undefined
     308:	6174735f 	.inst	0x6174735f ; undefined
     30c:	00737574 	.inst	0x00737574 ; undefined
     310:	676e6f6c 	.inst	0x676e6f6c ; undefined
     314:	6e6f6c20 	umin	v0.8h, v1.8h, v15.8h
     318:	6e752067 	usubl2	v7.4s, v3.8h, v21.8h
     31c:	6e676973 	.inst	0x6e676973 ; undefined
     320:	69206465 	stgp	x5, x25, [x3, #-1024]
     324:	6100746e 	.inst	0x6100746e ; undefined
     328:	00316666 	.inst	0x00316666 ; NYI
     32c:	656e696c 	fnmls	z12.h, p2/m, z11.h, z14.h
     330:	66666100 	.inst	0x66666100 ; undefined
     334:	52410033 	.inst	0x52410033 ; undefined
     338:	70635f4d 	adr	x13, c6f23 <GPR_FRAME_SIZE+0xc6e23>
     33c:	66615f75 	.inst	0x66615f75 ; undefined
     340:	696e6966 	ldpsw	x6, x26, [x11, #-144]
     344:	41007974 	.inst	0x41007974 ; undefined
     348:	655f4d52 	fcmgt	p2.h, p3/z, z10.h, z31.h
     34c:	70656378 	adr	x24, cafbb <GPR_FRAME_SIZE+0xcaebb>
     350:	6e6f6974 	.inst	0x6e6f6974 ; undefined
     354:	65735f73 	fnmla	z19.h, p7/m, z27.h, z19.h
     358:	74735f74 	.inst	0x74735f74 ; undefined
     35c:	73757461 	.inst	0x73757461 ; undefined
     360:	4e415000 	luti4	v0.8h, {v0.8h-v1.8h}, v1[2]
     364:	525f4349 	.inst	0x525f4349 ; undefined
     368:	4f534145 	.inst	0x4f534145 ; undefined
     36c:	55525f4e 	.inst	0x55525f4e ; undefined
     370:	505f5453 	adr	x19, bedfa <GPR_FRAME_SIZE+0xbecfa>
     374:	43494e41 	.inst	0x43494e41 ; undefined
     378:	6e6f6c00 	umin	v0.8h, v0.8h, v15.8h
     37c:	6f6c2067 	umlal2	v7.4s, v3.8h, v12.h[2]
     380:	6920676e 	stgp	x14, x25, [x27, #-1024]
     384:	6b00746e 	subs	w14, w3, w0, lsl #29
     388:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
     38c:	6e695f6c 	uqrshl	v12.8h, v27.8h, v9.8h
     390:	61637469 	.inst	0x61637469 ; undefined
     394:	745f6c6c 	.inst	0x745f6c6c ; undefined
     398:	6e617000 	uabdl2	v0.4s, v0.8h, v1.8h
     39c:	695f6369 	ldpsw	x9, x24, [x27, #248]
     3a0:	006f666e 	.inst	0x006f666e ; undefined
     3a4:	494e4150 	.inst	0x494e4150 ; undefined
     3a8:	45525f43 	usubwt	z3.h, z26.h, z18.b
     3ac:	4e4f5341 	luti4	v1.8h, {v26.8h-v27.8h}, v15[2]
     3b0:	4358455f 	.inst	0x4358455f ; undefined
     3b4:	49545045 	.inst	0x49545045 ; undefined
     3b8:	73004e4f 	.inst	0x73004e4f ; undefined
     3bc:	74726f68 	.inst	0x74726f68 ; undefined
     3c0:	746e6920 	.inst	0x746e6920 ; undefined
     3c4:	4d524100 	.inst	0x4d524100 ; undefined
     3c8:	7465675f 	.inst	0x7465675f ; undefined
     3cc:	7570635f 	.inst	0x7570635f ; undefined
     3d0:	6666615f 	.inst	0x6666615f ; undefined
     3d4:	74696e69 	.inst	0x74696e69 ; undefined
     3d8:	66610079 	.inst	0x66610079 ; undefined
     3dc:	61003066 	.inst	0x61003066 ; undefined
     3e0:	00326666 	.inst	0x00326666 ; NYI
     3e4:	656b5f5f 	fnmla	z31.h, p7/m, z26.h, z11.h
     3e8:	6c656e72 	ldnp	d18, d27, [x19, #-432]
     3ec:	696e695f 	ldpsw	xzr, x26, [x10, #-144]
     3f0:	74735f74 	.inst	0x74735f74 ; undefined
     3f4:	00747261 	.inst	0x00747261 ; undefined
     3f8:	494e4150 	.inst	0x494e4150 ; undefined
     3fc:	45525f43 	usubwt	z3.h, z26.h, z18.b
     400:	4e4f5341 	luti4	v1.8h, {v26.8h-v27.8h}, v15[2]
     404:	4e414d5f 	.inst	0x4e414d5f ; undefined
     408:	5f4c4155 	.inst	0x5f4c4155 ; undefined
     40c:	524f4241 	.inst	0x524f4241 ; undefined
     410:	425f0054 	.inst	0x425f0054 ; undefined
     414:	006c6f6f 	.inst	0x006c6f6f ; undefined
     418:	54524155 	bc.pl	a4c40 <GPR_FRAME_SIZE+0xa4b40>  // bc.nfrst
     41c:	5f44495f 	.inst	0x5f44495f ; undefined
     420:	41550031 	.inst	0x41550031 ; undefined
     424:	495f5452 	.inst	0x495f5452 ; undefined
     428:	00325f44 	.inst	0x00325f44 ; NYI
     42c:	54524155 	bc.pl	a4c54 <GPR_FRAME_SIZE+0xa4b54>  // bc.nfrst
     430:	5f44495f 	.inst	0x5f44495f ; undefined
     434:	41550033 	.inst	0x41550033 ; undefined
     438:	495f5452 	.inst	0x495f5452 ; undefined
     43c:	00345f44 	.inst	0x00345f44 ; NYI
     440:	54524155 	bc.pl	a4c68 <GPR_FRAME_SIZE+0xa4b68>  // bc.nfrst
     444:	7465675f 	.inst	0x7465675f ; undefined
     448:	7172695f 	cmp	w10, #0xc9a, lsl #12
     44c:	756f735f 	.inst	0x756f735f ; undefined
     450:	73656372 	.inst	0x73656372 ; undefined
     454:	72656b00 	.inst	0x72656b00 ; undefined
     458:	5f6c656e 	.inst	0x5f6c656e ; undefined
     45c:	74726175 	.inst	0x74726175 ; undefined
     460:	72695f31 	.inst	0x72695f31 ; undefined
     464:	61685f71 	.inst	0x61685f71 ; undefined
     468:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
     46c:	41550072 	.inst	0x41550072 ; undefined
     470:	495f5452 	.inst	0x495f5452 ; undefined
     474:	535f5152 	.inst	0x535f5152 ; undefined
     478:	545f4352 	bc.cs	bece0 <GPR_FRAME_SIZE+0xbebe0>  // bc.hs, bc.nlast
     47c:	00434458 	.inst	0x00434458 ; undefined
     480:	6e72656b 	umax	v11.8h, v11.8h, v18.8h
     484:	755f6c65 	.inst	0x755f6c65 ; undefined
     488:	33747261 	.inst	0x33747261 ; undefined
     48c:	7172695f 	cmp	w10, #0xc9a, lsl #12
     490:	6e61685f 	fcvtxn2	v31.4s, v2.2d
     494:	72656c64 	.inst	0x72656c64 ; undefined
     498:	52415500 	.inst	0x52415500 ; undefined
     49c:	52495f54 	.inst	0x52495f54 ; undefined
     4a0:	52535f51 	.inst	0x52535f51 ; undefined
     4a4:	524f5f43 	.inst	0x524f5f43 ; undefined
     4a8:	6e750045 	uaddl2	v5.4s, v2.8h, v21.8h
     4ac:	646e6168 	.inst	0x646e6168 ; undefined
     4b0:	0064656c 	.inst	0x0064656c ; undefined
     4b4:	646e6168 	.inst	0x646e6168 ; undefined
     4b8:	525f656c 	.inst	0x525f656c ; undefined
     4bc:	00594452 	.inst	0x00594452 ; undefined
     4c0:	54524155 	bc.pl	a4ce8 <GPR_FRAME_SIZE+0xa4be8>  // bc.nfrst
     4c4:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     4c8:	4352535f 	.inst	0x4352535f ; undefined
     4cc:	4452525f 	smlslb	z31.h, z18.b, z18.b
     4d0:	656b0059 	fmla	z25.h, p0/m, z2.h, z11.h
     4d4:	6c656e72 	ldnp	d18, d27, [x19, #-432]
     4d8:	7261755f 	.inst	0x7261755f ; undefined
     4dc:	695f3474 	ldpsw	x20, x13, [x3, #248]
     4e0:	685f7172 	.inst	0x685f7172 ; undefined
     4e4:	6c646e61 	ldnp	d1, d27, [x19, #-448]
     4e8:	55007265 	.inst	0x55007265 ; undefined
     4ec:	5f545241 	.inst	0x5f545241 ; undefined
     4f0:	5f515249 	.inst	0x5f515249 ; undefined
     4f4:	5f435253 	.inst	0x5f435253 ; undefined
     4f8:	454b4157 	saddwb	z23.h, z10.h, z11.b
     4fc:	52415500 	.inst	0x52415500 ; undefined
     500:	52495f54 	.inst	0x52495f54 ; undefined
     504:	52535f51 	.inst	0x52535f51 ; undefined
     508:	54525f43 	b.cc	a50f0 <GPR_FRAME_SIZE+0xa4ff0>  // b.lo, b.ul, b.last
     50c:	55004453 	.inst	0x55004453 ; undefined
     510:	5f545241 	.inst	0x5f545241 ; undefined
     514:	5f515249 	.inst	0x5f515249 ; undefined
     518:	5f435253 	.inst	0x5f435253 ; undefined
     51c:	00435345 	.inst	0x00435345 ; undefined
     520:	54524155 	bc.pl	a4d48 <GPR_FRAME_SIZE+0xa4c48>  // bc.nfrst
     524:	7475705f 	.inst	0x7475705f ; undefined
     528:	65730063 	fmla	z3.h, p0/m, z3.h, z19.h
     52c:	6e615f74 	uqrshl	v20.8h, v27.8h, v1.8h
     530:	68745f64 	.inst	0x68745f64 ; undefined
     534:	5f776f72 	.inst	0x5f776f72 ; undefined
     538:	696e6170 	ldpsw	x16, x24, [x11, #-144]
     53c:	41550063 	.inst	0x41550063 ; undefined
     540:	495f5452 	.inst	0x495f5452 ; undefined
     544:	535f5152 	.inst	0x535f5152 ; undefined
     548:	415f4352 	.inst	0x415f4352 ; undefined
     54c:	4d495447 	.inst	0x4d495447 ; undefined
     550:	52415500 	.inst	0x52415500 ; undefined
     554:	52495f54 	.inst	0x52495f54 ; undefined
     558:	52535f51 	.inst	0x52535f51 ; undefined
     55c:	52465f43 	.inst	0x52465f43 ; undefined
     560:	52454d41 	.inst	0x52454d41 ; undefined
     564:	41550052 	.inst	0x41550052 ; undefined
     568:	705f5452 	adr	x18, beff3 <GPR_FRAME_SIZE+0xbeef3>
     56c:	00737475 	.inst	0x00737475 ; undefined
     570:	66746962 	.inst	0x66746962 ; undefined
     574:	646c6569 	.inst	0x646c6569 ; undefined
     578:	55003631 	.inst	0x55003631 ; undefined
     57c:	5f545241 	.inst	0x5f545241 ; undefined
     580:	5f515249 	.inst	0x5f515249 ; undefined
     584:	5f435253 	.inst	0x5f435253 ; undefined
     588:	45465854 	usubwb	z20.h, z2.h, z6.b
     58c:	52415500 	.inst	0x52415500 ; undefined
     590:	52495f54 	.inst	0x52495f54 ; undefined
     594:	52535f51 	.inst	0x52535f51 ; undefined
     598:	4f435f43 	.inst	0x4f435f43 ; undefined
     59c:	00544e55 	.inst	0x00544e55 ; undefined
     5a0:	54524155 	bc.pl	a4dc8 <GPR_FRAME_SIZE+0xa4cc8>  // bc.nfrst
     5a4:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     5a8:	4352535f 	.inst	0x4352535f ; undefined
     5ac:	4c44495f 	.inst	0x4c44495f ; undefined
     5b0:	41550045 	.inst	0x41550045 ; undefined
     5b4:	495f5452 	.inst	0x495f5452 ; undefined
     5b8:	535f5152 	.inst	0x535f5152 ; undefined
     5bc:	505f4352 	adr	x18, bee26 <GPR_FRAME_SIZE+0xbed26>
     5c0:	54495241 	b.ne	93008 <GPR_FRAME_SIZE+0x92f08>  // b.any
     5c4:	52524559 	.inst	0x52524559 ; undefined
     5c8:	52415500 	.inst	0x52415500 ; undefined
     5cc:	65725f54 	fnmla	z20.h, p7/m, z26.h, z18.h
     5d0:	6b006461 	subs	w1, w3, w0, lsl #25
     5d4:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
     5d8:	61755f6c 	.inst	0x61755f6c ; undefined
     5dc:	5f327472 	sqshl	s18, s3, #18
     5e0:	5f717269 	sqdmlsl	s9, h19, v1.h[3]
     5e4:	646e6168 	.inst	0x646e6168 ; undefined
     5e8:	0072656c 	.inst	0x0072656c ; undefined
     5ec:	54524155 	bc.pl	a4e14 <GPR_FRAME_SIZE+0xa4d14>  // bc.nfrst
     5f0:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     5f4:	4352535f 	.inst	0x4352535f ; undefined
     5f8:	4352425f 	.inst	0x4352425f ; undefined
     5fc:	41550044 	.inst	0x41550044 ; undefined
     600:	495f5452 	.inst	0x495f5452 ; undefined
     604:	535f5152 	.inst	0x535f5152 ; undefined
     608:	545f4352 	bc.cs	bee70 <GPR_FRAME_SIZE+0xbed70>  // bc.hs, bc.nlast
     60c:	00594452 	.inst	0x00594452 ; undefined
     610:	54524155 	bc.pl	a4e38 <GPR_FRAME_SIZE+0xa4d38>  // bc.nfrst
     614:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     618:	4e41485f 	.inst	0x4e41485f ; undefined
     61c:	52454c44 	.inst	0x52454c44 ; undefined
     620:	61750053 	.inst	0x61750053 ; undefined
     624:	695f7472 	ldpsw	x18, x29, [x3, #248]
     628:	685f7172 	.inst	0x685f7172 ; undefined
     62c:	6c646e61 	ldnp	d1, d27, [x19, #-448]
     630:	49007265 	.inst	0x49007265 ; undefined
     634:	4d38584d 	.inst	0x4d38584d ; undefined
     638:	52495f50 	.inst	0x52495f50 ; undefined
     63c:	554d5f51 	.inst	0x554d5f51 ; undefined
     640:	374d5f31 	tbnz	w17, #9, ffffffffffffb224 <__stack_el0_top+0xffffffffbe4ef224>
     644:	584d4900 	ldr	x0, 9af64 <GPR_FRAME_SIZE+0x9ae64>
     648:	5f504d38 	.inst	0x5f504d38 ; undefined
     64c:	5f515249 	.inst	0x5f515249 ; undefined
     650:	4f495047 	.inst	0x4f495047 ; undefined
     654:	36315f33 	tbz	w19, #6, 3238 <GPR_FRAME_SIZE+0x3138>
     658:	0031335f 	.inst	0x0031335f ; NYI
     65c:	38584d49 	ldrb	w9, [x10, #-124]!
     660:	495f504d 	.inst	0x495f504d ; undefined
     664:	505f5152 	adr	x18, bf08e <GPR_FRAME_SIZE+0xbef8e>
     668:	5f454943 	.inst	0x5f454943 ; undefined
     66c:	0047534d 	.inst	0x0047534d ; undefined
     670:	38584d49 	ldrb	w9, [x10, #-124]!
     674:	495f504d 	.inst	0x495f504d ; undefined
     678:	475f5152 	.inst	0x475f5152 ; undefined
     67c:	324f4950 	.inst	0x324f4950 ; undefined
     680:	5f36315f 	.inst	0x5f36315f ; undefined
     684:	49003133 	.inst	0x49003133 ; undefined
     688:	4d38584d 	.inst	0x4d38584d ; undefined
     68c:	52495f50 	.inst	0x52495f50 ; undefined
     690:	53555f51 	.inst	0x53555f51 ; undefined
     694:	31434844 	adds	w4, w2, #0xd2, lsl #12
     698:	584d4900 	ldr	x0, 9afb8 <GPR_FRAME_SIZE+0x9aeb8>
     69c:	5f504d38 	.inst	0x5f504d38 ; undefined
     6a0:	5f515249 	.inst	0x5f515249 ; undefined
     6a4:	48445355 	ldxrh	w21, [x26]
     6a8:	49003243 	.inst	0x49003243 ; undefined
     6ac:	4d38584d 	.inst	0x4d38584d ; undefined
     6b0:	52495f50 	.inst	0x52495f50 ; undefined
     6b4:	53555f51 	.inst	0x53555f51 ; undefined
     6b8:	33434844 	.inst	0x33434844 ; undefined
     6bc:	584d4900 	ldr	x0, 9afdc <GPR_FRAME_SIZE+0x9aedc>
     6c0:	5f504d38 	.inst	0x5f504d38 ; undefined
     6c4:	5f515249 	.inst	0x5f515249 ; undefined
     6c8:	314d5750 	adds	w16, w26, #0x355, lsl #12
     6cc:	584d4900 	ldr	x0, 9afec <GPR_FRAME_SIZE+0x9aeec>
     6d0:	5f504d38 	.inst	0x5f504d38 ; undefined
     6d4:	5f515249 	.inst	0x5f515249 ; undefined
     6d8:	5f495349 	.inst	0x5f495349 ; undefined
     6dc:	00304843 	.inst	0x00304843 ; NYI
     6e0:	38584d49 	ldrb	w9, [x10, #-124]!
     6e4:	495f504d 	.inst	0x495f504d ; undefined
     6e8:	495f5152 	.inst	0x495f5152 ; undefined
     6ec:	435f4953 	.inst	0x435f4953 ; undefined
     6f0:	49003148 	.inst	0x49003148 ; undefined
     6f4:	4d38584d 	.inst	0x4d38584d ; undefined
     6f8:	52495f50 	.inst	0x52495f50 ; undefined
     6fc:	554d5f51 	.inst	0x554d5f51 ; undefined
     700:	35415f32 	cbnz	w18, 832e4 <GPR_FRAME_SIZE+0x831e4>
     704:	4d490033 	.inst	0x4d490033 ; undefined
     708:	504d3858 	adr	x24, 9ae12 <GPR_FRAME_SIZE+0x9ad12>
     70c:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     710:	4d44535f 	.inst	0x4d44535f ; undefined
     714:	49003141 	.inst	0x49003141 ; undefined
     718:	4d38584d 	.inst	0x4d38584d ; undefined
     71c:	52495f50 	.inst	0x52495f50 ; undefined
     720:	50565f51 	adr	x17, ad30a <GPR_FRAME_SIZE+0xad20a>
     724:	31475f55 	adds	w21, w26, #0x1d7, lsl #12
     728:	584d4900 	ldr	x0, 9b048 <GPR_FRAME_SIZE+0x9af48>
     72c:	5f504d38 	.inst	0x5f504d38 ; undefined
     730:	5f515249 	.inst	0x5f515249 ; undefined
     734:	5f555056 	.inst	0x5f555056 ; undefined
     738:	49003247 	.inst	0x49003247 ; undefined
     73c:	4d38584d 	.inst	0x4d38584d ; undefined
     740:	52495f50 	.inst	0x52495f50 ; undefined
     744:	53555f51 	.inst	0x53555f51 ; undefined
     748:	49003142 	.inst	0x49003142 ; undefined
     74c:	4d38584d 	.inst	0x4d38584d ; undefined
     750:	52495f50 	.inst	0x52495f50 ; undefined
     754:	53555f51 	.inst	0x53555f51 ; undefined
     758:	49003242 	.inst	0x49003242 ; undefined
     75c:	4d38584d 	.inst	0x4d38584d ; undefined
     760:	52495f50 	.inst	0x52495f50 ; undefined
     764:	4e455f51 	.inst	0x4e455f51 ; undefined
     768:	515f5445 	sub	w5, w2, #0x7d5, lsl #12
     76c:	4900534f 	.inst	0x4900534f ; undefined
     770:	4d38584d 	.inst	0x4d38584d ; undefined
     774:	52495f50 	.inst	0x52495f50 ; undefined
     778:	41535f51 	.inst	0x41535f51 ; undefined
     77c:	535f3549 	.inst	0x535f3549 ; undefined
     780:	00364941 	.inst	0x00364941 ; NYI
     784:	38584d49 	ldrb	w9, [x10, #-124]!
     788:	495f504d 	.inst	0x495f504d ; undefined
     78c:	435f5152 	.inst	0x435f5152 ; undefined
     790:	5f4d4141 	.inst	0x5f4d4141 ; undefined
     794:	43495452 	.inst	0x43495452 ; undefined
     798:	584d4900 	ldr	x0, 9b0b8 <GPR_FRAME_SIZE+0x9afb8>
     79c:	5f504d38 	.inst	0x5f504d38 ; undefined
     7a0:	5f515249 	.inst	0x5f515249 ; undefined
     7a4:	4643494d 	.inst	0x4643494d ; undefined
     7a8:	49004c49 	.inst	0x49004c49 ; undefined
     7ac:	4d38584d 	.inst	0x4d38584d ; undefined
     7b0:	52495f50 	.inst	0x52495f50 ; undefined
     7b4:	43535f51 	.inst	0x43535f51 ; undefined
     7b8:	00305254 	.inst	0x00305254 ; NYI
     7bc:	38584d49 	ldrb	w9, [x10, #-124]!
     7c0:	495f504d 	.inst	0x495f504d ; undefined
     7c4:	535f5152 	.inst	0x535f5152 ; undefined
     7c8:	31525443 	adds	w3, w2, #0x495, lsl #12
     7cc:	584d4900 	ldr	x0, 9b0ec <GPR_FRAME_SIZE+0x9afec>
     7d0:	5f504d38 	.inst	0x5f504d38 ; undefined
     7d4:	5f515249 	.inst	0x5f515249 ; undefined
     7d8:	414d4445 	.inst	0x414d4445 ; undefined
     7dc:	48435f31 	ldxrh	w17, [x25]
     7e0:	335f3631 	.inst	0x335f3631 ; undefined
     7e4:	4d490031 	.inst	0x4d490031 ; undefined
     7e8:	504d3858 	adr	x24, 9aef2 <GPR_FRAME_SIZE+0x9adf2>
     7ec:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     7f0:	564e535f 	.inst	0x564e535f ; undefined
     7f4:	4e4f5f53 	.inst	0x4e4f5f53 ; undefined
     7f8:	0046464f 	.inst	0x0046464f ; undefined
     7fc:	38786d69 	.inst	0x38786d69 ; undefined
     800:	695f706d 	ldpsw	x13, x28, [x3, #248]
     804:	49007172 	.inst	0x49007172 ; undefined
     808:	4d38584d 	.inst	0x4d38584d ; undefined
     80c:	52495f50 	.inst	0x52495f50 ; undefined
     810:	50475f51 	adr	x17, 8f3fa <GPR_FRAME_SIZE+0x8f2fa>
     814:	5f334f49 	.inst	0x5f334f49 ; undefined
     818:	35315f30 	cbnz	w16, 633fc <GPR_FRAME_SIZE+0x632fc>
     81c:	584d4900 	ldr	x0, 9b13c <GPR_FRAME_SIZE+0x9b03c>
     820:	5f504d38 	.inst	0x5f504d38 ; undefined
     824:	5f515249 	.inst	0x5f515249 ; undefined
     828:	4f495047 	.inst	0x4f495047 ; undefined
     82c:	5f305f34 	.inst	0x5f305f34 ; undefined
     830:	49003531 	.inst	0x49003531 ; undefined
     834:	4d38584d 	.inst	0x4d38584d ; undefined
     838:	52495f50 	.inst	0x52495f50 ; undefined
     83c:	50565f51 	adr	x17, ad426 <GPR_FRAME_SIZE+0xad326>
     840:	4e455f55 	.inst	0x4e455f55 ; undefined
     844:	45444f43 	uaddwt	z3.h, z26.h, z4.b
     848:	4d490052 	.inst	0x4d490052 ; undefined
     84c:	504d3858 	adr	x24, 9af56 <GPR_FRAME_SIZE+0x9ae56>
     850:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     854:	5343455f 	.inst	0x5343455f ; undefined
     858:	00314950 	.inst	0x00314950 ; NYI
     85c:	38584d49 	ldrb	w9, [x10, #-124]!
     860:	495f504d 	.inst	0x495f504d ; undefined
     864:	455f5152 	ssubwb	z18.h, z10.h, z31.b
     868:	49505343 	.inst	0x49505343 ; undefined
     86c:	4d490032 	.inst	0x4d490032 ; undefined
     870:	504d3858 	adr	x24, 9af7a <GPR_FRAME_SIZE+0x9ae7a>
     874:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     878:	5343455f 	.inst	0x5343455f ; undefined
     87c:	00334950 	.inst	0x00334950 ; NYI
     880:	38584d49 	ldrb	w9, [x10, #-124]!
     884:	495f504d 	.inst	0x495f504d ; undefined
     888:	525f5152 	.inst	0x525f5152 ; undefined
     88c:	49004344 	.inst	0x49004344 ; undefined
     890:	4d38584d 	.inst	0x4d38584d ; undefined
     894:	52495f50 	.inst	0x52495f50 ; undefined
     898:	4c465f51 	.inst	0x4c465f51 ; undefined
     89c:	50535845 	adr	x5, a73a6 <GPR_FRAME_SIZE+0xa72a6>
     8a0:	4d490049 	.inst	0x4d490049 ; undefined
     8a4:	504d3858 	adr	x24, 9afae <GPR_FRAME_SIZE+0x9aeae>
     8a8:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     8ac:	5550435f 	.inst	0x5550435f ; undefined
     8b0:	554d505f 	.inst	0x554d505f ; undefined
     8b4:	584d4900 	ldr	x0, 9b1d4 <GPR_FRAME_SIZE+0x9b0d4>
     8b8:	5f504d38 	.inst	0x5f504d38 ; undefined
     8bc:	5f515249 	.inst	0x5f515249 ; undefined
     8c0:	31505349 	adds	w9, w26, #0x414, lsl #12
     8c4:	584d4900 	ldr	x0, 9b1e4 <GPR_FRAME_SIZE+0x9b0e4>
     8c8:	5f504d38 	.inst	0x5f504d38 ; undefined
     8cc:	5f515249 	.inst	0x5f515249 ; undefined
     8d0:	32505349 	.inst	0x32505349 ; undefined
     8d4:	584d4900 	ldr	x0, 9b1f4 <GPR_FRAME_SIZE+0x9b0f4>
     8d8:	5f504d38 	.inst	0x5f504d38 ; undefined
     8dc:	5f515249 	.inst	0x5f515249 ; undefined
     8e0:	54524155 	bc.pl	a5108 <GPR_FRAME_SIZE+0xa5008>  // bc.nfrst
     8e4:	4d490031 	.inst	0x4d490031 ; undefined
     8e8:	504d3858 	adr	x24, 9aff2 <GPR_FRAME_SIZE+0x9aef2>
     8ec:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     8f0:	5241555f 	.inst	0x5241555f ; undefined
     8f4:	49003254 	.inst	0x49003254 ; undefined
     8f8:	4d38584d 	.inst	0x4d38584d ; undefined
     8fc:	52495f50 	.inst	0x52495f50 ; undefined
     900:	41555f51 	.inst	0x41555f51 ; undefined
     904:	00335452 	.inst	0x00335452 ; NYI
     908:	38584d49 	ldrb	w9, [x10, #-124]!
     90c:	495f504d 	.inst	0x495f504d ; undefined
     910:	555f5152 	.inst	0x555f5152 ; undefined
     914:	34545241 	cbz	w1, a935c <GPR_FRAME_SIZE+0xa925c>
     918:	584d4900 	ldr	x0, 9b238 <GPR_FRAME_SIZE+0x9b138>
     91c:	5f504d38 	.inst	0x5f504d38 ; undefined
     920:	5f515249 	.inst	0x5f515249 ; undefined
     924:	5f524444 	.inst	0x5f524444 ; undefined
     928:	4f525245 	.inst	0x4f525245 ; undefined
     92c:	4d490052 	.inst	0x4d490052 ; undefined
     930:	504d3858 	adr	x24, 9b03a <GPR_FRAME_SIZE+0x9af3a>
     934:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     938:	4d44535f 	.inst	0x4d44535f ; undefined
     93c:	49003241 	.inst	0x49003241 ; undefined
     940:	4d38584d 	.inst	0x4d38584d ; undefined
     944:	52495f50 	.inst	0x52495f50 ; undefined
     948:	45505f51 	usubwt	z17.h, z26.h, z16.b
     94c:	4f4d4652 	.inst	0x4f4d4652 ; undefined
     950:	4900314e 	.inst	0x4900314e ; undefined
     954:	4d38584d 	.inst	0x4d38584d ; undefined
     958:	52495f50 	.inst	0x52495f50 ; undefined
     95c:	44535f51 	umlslt	z17.h, z26.b, z19.b
     960:	0033414d 	.inst	0x0033414d ; NYI
     964:	38584d49 	ldrb	w9, [x10, #-124]!
     968:	495f504d 	.inst	0x495f504d ; undefined
     96c:	525f5152 	.inst	0x525f5152 ; undefined
     970:	52455345 	.inst	0x52455345 ; undefined
     974:	5f444556 	.inst	0x5f444556 ; undefined
     978:	00303531 	.inst	0x00303531 ; NYI
     97c:	38584d49 	ldrb	w9, [x10, #-124]!
     980:	495f504d 	.inst	0x495f504d ; undefined
     984:	525f5152 	.inst	0x525f5152 ; undefined
     988:	52455345 	.inst	0x52455345 ; undefined
     98c:	5f444556 	.inst	0x5f444556 ; undefined
     990:	00313531 	.inst	0x00313531 ; NYI
     994:	38584d49 	ldrb	w9, [x10, #-124]!
     998:	495f504d 	.inst	0x495f504d ; undefined
     99c:	525f5152 	.inst	0x525f5152 ; undefined
     9a0:	52455345 	.inst	0x52455345 ; undefined
     9a4:	5f444556 	.inst	0x5f444556 ; undefined
     9a8:	00323531 	.inst	0x00323531 ; NYI
     9ac:	38584d49 	ldrb	w9, [x10, #-124]!
     9b0:	495f504d 	.inst	0x495f504d ; undefined
     9b4:	495f5152 	.inst	0x495f5152 ; undefined
     9b8:	00354332 	.inst	0x00354332 ; NYI
     9bc:	38584d49 	ldrb	w9, [x10, #-124]!
     9c0:	495f504d 	.inst	0x495f504d ; undefined
     9c4:	525f5152 	.inst	0x525f5152 ; undefined
     9c8:	52455345 	.inst	0x52455345 ; undefined
     9cc:	5f444556 	.inst	0x5f444556 ; undefined
     9d0:	00343531 	.inst	0x00343531 ; NYI
     9d4:	38584d49 	ldrb	w9, [x10, #-124]!
     9d8:	495f504d 	.inst	0x495f504d ; undefined
     9dc:	455f5152 	ssubwb	z18.h, z10.h, z31.b
     9e0:	3154454e 	adds	w14, w10, #0x511, lsl #12
     9e4:	53494d5f 	.inst	0x53494d5f ; undefined
     9e8:	4d490043 	.inst	0x4d490043 ; undefined
     9ec:	504d3858 	adr	x24, 9b0f6 <GPR_FRAME_SIZE+0x9aff6>
     9f0:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     9f4:	5345525f 	.inst	0x5345525f ; undefined
     9f8:	45565245 	ssubwb	z5.h, z18.h, z22.b
     9fc:	35315f44 	cbnz	w4, 635e4 <GPR_FRAME_SIZE+0x634e4>
     a00:	4d490036 	.inst	0x4d490036 ; undefined
     a04:	504d3858 	adr	x24, 9b10e <GPR_FRAME_SIZE+0x9b00e>
     a08:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     a0c:	5345525f 	.inst	0x5345525f ; undefined
     a10:	45565245 	ssubwb	z5.h, z18.h, z22.b
     a14:	35315f44 	cbnz	w4, 635fc <GPR_FRAME_SIZE+0x634fc>
     a18:	4d490037 	.inst	0x4d490037 ; undefined
     a1c:	504d3858 	adr	x24, 9b126 <GPR_FRAME_SIZE+0x9b026>
     a20:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     a24:	5345525f 	.inst	0x5345525f ; undefined
     a28:	45565245 	ssubwb	z5.h, z18.h, z22.b
     a2c:	35315f44 	cbnz	w4, 63614 <GPR_FRAME_SIZE+0x63514>
     a30:	4d490038 	.inst	0x4d490038 ; undefined
     a34:	504d3858 	adr	x24, 9b13e <GPR_FRAME_SIZE+0x9b03e>
     a38:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     a3c:	5345525f 	.inst	0x5345525f ; undefined
     a40:	45565245 	ssubwb	z5.h, z18.h, z22.b
     a44:	35315f44 	cbnz	w4, 6362c <GPR_FRAME_SIZE+0x6352c>
     a48:	4d490039 	.inst	0x4d490039 ; undefined
     a4c:	504d3858 	adr	x24, 9b156 <GPR_FRAME_SIZE+0x9b056>
     a50:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     a54:	5a49535f 	.inst	0x5a49535f ; undefined
     a58:	4d490045 	.inst	0x4d490045 ; undefined
     a5c:	504d3858 	adr	x24, 9b166 <GPR_FRAME_SIZE+0x9b066>
     a60:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     a64:	4f44575f 	shl	v31.2d, v26.2d, #4
     a68:	49003147 	.inst	0x49003147 ; undefined
     a6c:	4d38584d 	.inst	0x4d38584d ; undefined
     a70:	52495f50 	.inst	0x52495f50 ; undefined
     a74:	44575f51 	umlslt	z17.h, z26.b, z23.b
     a78:	0032474f 	.inst	0x0032474f ; NYI
     a7c:	38584d49 	ldrb	w9, [x10, #-124]!
     a80:	495f504d 	.inst	0x495f504d ; undefined
     a84:	575f5152 	.inst	0x575f5152 ; undefined
     a88:	33474f44 	.inst	0x33474f44 ; undefined
     a8c:	584d4900 	ldr	x0, 9b3ac <GPR_FRAME_SIZE+0x9b2ac>
     a90:	5f504d38 	.inst	0x5f504d38 ; undefined
     a94:	5f515249 	.inst	0x5f515249 ; undefined
     a98:	49005348 	.inst	0x49005348 ; undefined
     a9c:	4d38584d 	.inst	0x4d38584d ; undefined
     aa0:	52495f50 	.inst	0x52495f50 ; undefined
     aa4:	50475f51 	adr	x17, 8f68e <GPR_FRAME_SIZE+0x8f58e>
     aa8:	52495f43 	.inst	0x52495f43 ; undefined
     aac:	49003151 	.inst	0x49003151 ; undefined
     ab0:	4d38584d 	.inst	0x4d38584d ; undefined
     ab4:	52495f50 	.inst	0x52495f50 ; undefined
     ab8:	50475f51 	adr	x17, 8f6a2 <GPR_FRAME_SIZE+0x8f5a2>
     abc:	49003154 	.inst	0x49003154 ; undefined
     ac0:	4d38584d 	.inst	0x4d38584d ; undefined
     ac4:	52495f50 	.inst	0x52495f50 ; undefined
     ac8:	494d5f51 	.inst	0x494d5f51 ; undefined
     acc:	4c494643 	.inst	0x4c494643 ; undefined
     ad0:	4441565f 	smlslt	z31.h, z18.b, z1.b
     ad4:	584d4900 	ldr	x0, 9b3f4 <GPR_FRAME_SIZE+0x9b2f4>
     ad8:	5f504d38 	.inst	0x5f504d38 ; undefined
     adc:	5f515249 	.inst	0x5f515249 ; undefined
     ae0:	35545047 	cbnz	w7, a94e8 <GPR_FRAME_SIZE+0xa93e8>
     ae4:	584d4900 	ldr	x0, 9b404 <GPR_FRAME_SIZE+0x9b304>
     ae8:	5f504d38 	.inst	0x5f504d38 ; undefined
     aec:	5f515249 	.inst	0x5f515249 ; undefined
     af0:	54454e45 	b.pl	8b4b8 <GPR_FRAME_SIZE+0x8b3b8>  // b.nfrst
     af4:	58525f31 	ldr	x17, a56d8 <GPR_FRAME_SIZE+0xa55d8>
     af8:	00305854 	.inst	0x00305854 ; NYI
     afc:	38584d49 	ldrb	w9, [x10, #-124]!
     b00:	495f504d 	.inst	0x495f504d ; undefined
     b04:	505f5152 	adr	x18, bf52e <GPR_FRAME_SIZE+0xbf42e>
     b08:	00324d57 	.inst	0x00324d57 ; NYI
     b0c:	38584d49 	ldrb	w9, [x10, #-124]!
     b10:	495f504d 	.inst	0x495f504d ; undefined
     b14:	505f5152 	adr	x18, bf53e <GPR_FRAME_SIZE+0xbf43e>
     b18:	00334d57 	.inst	0x00334d57 ; NYI
     b1c:	38584d49 	ldrb	w9, [x10, #-124]!
     b20:	495f504d 	.inst	0x495f504d ; undefined
     b24:	505f5152 	adr	x18, bf54e <GPR_FRAME_SIZE+0xbf44e>
     b28:	00344d57 	.inst	0x00344d57 ; NYI
     b2c:	38584d49 	ldrb	w9, [x10, #-124]!
     b30:	495f504d 	.inst	0x495f504d ; undefined
     b34:	445f5152 	smlslb	z18.h, z10.b, z31.b
     b38:	49005041 	.inst	0x49005041 ; undefined
     b3c:	4d38584d 	.inst	0x4d38584d ; undefined
     b40:	52495f50 	.inst	0x52495f50 ; undefined
     b44:	44455f51 	umlslt	z17.h, z26.b, z5.b
     b48:	5f31414d 	.inst	0x5f31414d ; undefined
     b4c:	5f304843 	.inst	0x5f304843 ; undefined
     b50:	49003531 	.inst	0x49003531 ; undefined
     b54:	4d38584d 	.inst	0x4d38584d ; undefined
     b58:	52495f50 	.inst	0x52495f50 ; undefined
     b5c:	4e535f51 	.inst	0x4e535f51 ; undefined
     b60:	535f5356 	.inst	0x535f5356 ; undefined
     b64:	5f435452 	shl	d18, d2, #3
     b68:	4d490053 	.inst	0x4d490053 ; undefined
     b6c:	504d3858 	adr	x24, 9b276 <GPR_FRAME_SIZE+0x9b176>
     b70:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     b74:	33554d5f 	.inst	0x33554d5f ; undefined
     b78:	4455415f 	smlalb	z31.h, z10.b, z21.b
     b7c:	49004f49 	.inst	0x49004f49 ; undefined
     b80:	4d38584d 	.inst	0x4d38584d ; undefined
     b84:	52495f50 	.inst	0x52495f50 ; undefined
     b88:	494d5f51 	.inst	0x494d5f51 ; undefined
     b8c:	4c494643 	.inst	0x4c494643 ; undefined
     b90:	5252455f 	.inst	0x5252455f ; undefined
     b94:	584d4900 	ldr	x0, 9b4b4 <GPR_FRAME_SIZE+0x9b3b4>
     b98:	5f504d38 	.inst	0x5f504d38 ; undefined
     b9c:	5f515249 	.inst	0x5f515249 ; undefined
     ba0:	54454e45 	b.pl	8b568 <GPR_FRAME_SIZE+0x8b468>  // b.nfrst
     ba4:	35315f31 	cbnz	w17, 63788 <GPR_FRAME_SIZE+0x63688>
     ba8:	49003838 	.inst	0x49003838 ; undefined
     bac:	4d38584d 	.inst	0x4d38584d ; undefined
     bb0:	52495f50 	.inst	0x52495f50 ; undefined
     bb4:	43505f51 	.inst	0x43505f51 ; undefined
     bb8:	505f4549 	adr	x9, bf462 <GPR_FRAME_SIZE+0xbf362>
     bbc:	4900454d 	.inst	0x4900454d ; undefined
     bc0:	4d38584d 	.inst	0x4d38584d ; undefined
     bc4:	52495f50 	.inst	0x52495f50 ; undefined
     bc8:	53415f51 	.inst	0x53415f51 ; undefined
     bcc:	49004352 	.inst	0x49004352 ; undefined
     bd0:	4d38584d 	.inst	0x4d38584d ; undefined
     bd4:	52495f50 	.inst	0x52495f50 ; undefined
     bd8:	554d5f51 	.inst	0x554d5f51 ; undefined
     bdc:	35415f31 	cbnz	w17, 837c0 <GPR_FRAME_SIZE+0x836c0>
     be0:	4d490033 	.inst	0x4d490033 ; undefined
     be4:	504d3858 	adr	x24, 9b2ee <GPR_FRAME_SIZE+0x9b1ee>
     be8:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     bec:	4950475f 	.inst	0x4950475f ; undefined
     bf0:	495f314f 	.inst	0x495f314f ; undefined
     bf4:	0030544e 	.inst	0x0030544e ; NYI
     bf8:	38584d49 	ldrb	w9, [x10, #-124]!
     bfc:	495f504d 	.inst	0x495f504d ; undefined
     c00:	475f5152 	.inst	0x475f5152 ; undefined
     c04:	314f4950 	adds	w16, w10, #0x3d2, lsl #12
     c08:	544e495f 	bc.nv	9d530 <GPR_FRAME_SIZE+0x9d430>
     c0c:	4d490031 	.inst	0x4d490031 ; undefined
     c10:	504d3858 	adr	x24, 9b31a <GPR_FRAME_SIZE+0x9b21a>
     c14:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     c18:	4950475f 	.inst	0x4950475f ; undefined
     c1c:	495f314f 	.inst	0x495f314f ; undefined
     c20:	0032544e 	.inst	0x0032544e ; NYI
     c24:	38584d49 	ldrb	w9, [x10, #-124]!
     c28:	495f504d 	.inst	0x495f504d ; undefined
     c2c:	475f5152 	.inst	0x475f5152 ; undefined
     c30:	314f4950 	adds	w16, w10, #0x3d2, lsl #12
     c34:	544e495f 	bc.nv	9d55c <GPR_FRAME_SIZE+0x9d45c>
     c38:	4d490033 	.inst	0x4d490033 ; undefined
     c3c:	504d3858 	adr	x24, 9b346 <GPR_FRAME_SIZE+0x9b246>
     c40:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     c44:	4950475f 	.inst	0x4950475f ; undefined
     c48:	495f314f 	.inst	0x495f314f ; undefined
     c4c:	0034544e 	.inst	0x0034544e ; NYI
     c50:	38584d49 	ldrb	w9, [x10, #-124]!
     c54:	495f504d 	.inst	0x495f504d ; undefined
     c58:	475f5152 	.inst	0x475f5152 ; undefined
     c5c:	314f4950 	adds	w16, w10, #0x3d2, lsl #12
     c60:	544e495f 	bc.nv	9d588 <GPR_FRAME_SIZE+0x9d488>
     c64:	4d490035 	.inst	0x4d490035 ; undefined
     c68:	504d3858 	adr	x24, 9b372 <GPR_FRAME_SIZE+0x9b272>
     c6c:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     c70:	4950475f 	.inst	0x4950475f ; undefined
     c74:	495f314f 	.inst	0x495f314f ; undefined
     c78:	0036544e 	.inst	0x0036544e ; NYI
     c7c:	38584d49 	ldrb	w9, [x10, #-124]!
     c80:	495f504d 	.inst	0x495f504d ; undefined
     c84:	475f5152 	.inst	0x475f5152 ; undefined
     c88:	314f4950 	adds	w16, w10, #0x3d2, lsl #12
     c8c:	544e495f 	bc.nv	9d5b4 <GPR_FRAME_SIZE+0x9d4b4>
     c90:	4d490037 	.inst	0x4d490037 ; undefined
     c94:	504d3858 	adr	x24, 9b39e <GPR_FRAME_SIZE+0x9b29e>
     c98:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     c9c:	5550435f 	.inst	0x5550435f ; undefined
     ca0:	5f324c5f 	.inst	0x5f324c5f ; undefined
     ca4:	00434345 	.inst	0x00434345 ; undefined
     ca8:	38584d49 	ldrb	w9, [x10, #-124]!
     cac:	495f504d 	.inst	0x495f504d ; undefined
     cb0:	435f5152 	.inst	0x435f5152 ; undefined
     cb4:	435f5550 	.inst	0x435f5550 ; undefined
     cb8:	49004954 	.inst	0x49004954 ; undefined
     cbc:	4d38584d 	.inst	0x4d38584d ; undefined
     cc0:	52495f50 	.inst	0x52495f50 ; undefined
     cc4:	494d5f51 	.inst	0x494d5f51 ; undefined
     cc8:	435f4950 	.inst	0x435f4950 ; undefined
     ccc:	00324953 	.inst	0x00324953 ; NYI
     cd0:	38584d49 	ldrb	w9, [x10, #-124]!
     cd4:	495f504d 	.inst	0x495f504d ; undefined
     cd8:	435f5152 	.inst	0x435f5152 ; undefined
     cdc:	5f4d4141 	.inst	0x5f4d4141 ; undefined
     ce0:	4f434552 	.inst	0x4f434552 ; undefined
     ce4:	41524556 	.inst	0x41524556 ; undefined
     ce8:	00454c42 	.inst	0x00454c42 ; undefined
     cec:	6e695f5f 	uqrshl	v31.8h, v26.8h, v9.8h
     cf0:	61637469 	.inst	0x61637469 ; undefined
     cf4:	695f6c6c 	ldpsw	x12, x27, [x3, #248]
     cf8:	5f74696e 	.inst	0x5f74696e ; undefined
     cfc:	5f717269 	sqdmlsl	s9, h19, v1.h[3]
     d00:	646e6168 	.inst	0x646e6168 ; undefined
     d04:	5f72656c 	.inst	0x5f72656c ; undefined
     d08:	6c626174 	ldnp	d20, d24, [x11, #-480]
     d0c:	4d490065 	.inst	0x4d490065 ; undefined
     d10:	504d3858 	adr	x24, 9b41a <GPR_FRAME_SIZE+0x9b31a>
     d14:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     d18:	4941535f 	.inst	0x4941535f ; undefined
     d1c:	4d490031 	.inst	0x4d490031 ; undefined
     d20:	504d3858 	adr	x24, 9b42a <GPR_FRAME_SIZE+0x9b32a>
     d24:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     d28:	4941535f 	.inst	0x4941535f ; undefined
     d2c:	4d490032 	.inst	0x4d490032 ; undefined
     d30:	504d3858 	adr	x24, 9b43a <GPR_FRAME_SIZE+0x9b33a>
     d34:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     d38:	4941535f 	.inst	0x4941535f ; undefined
     d3c:	4d490033 	.inst	0x4d490033 ; undefined
     d40:	504d3858 	adr	x24, 9b44a <GPR_FRAME_SIZE+0x9b34a>
     d44:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     d48:	44434c5f 	umlalt	z31.h, z2.b, z3.b
     d4c:	00314649 	.inst	0x00314649 ; NYI
     d50:	38584d49 	ldrb	w9, [x10, #-124]!
     d54:	495f504d 	.inst	0x495f504d ; undefined
     d58:	4c5f5152 	.inst	0x4c5f5152 ; undefined
     d5c:	46494443 	.inst	0x46494443 ; undefined
     d60:	4d490032 	.inst	0x4d490032 ; undefined
     d64:	504d3858 	adr	x24, 9b46e <GPR_FRAME_SIZE+0x9b36e>
     d68:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     d6c:	4941535f 	.inst	0x4941535f ; undefined
     d70:	4d490037 	.inst	0x4d490037 ; undefined
     d74:	504d3858 	adr	x24, 9b47e <GPR_FRAME_SIZE+0x9b37e>
     d78:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     d7c:	4332495f 	.inst	0x4332495f ; undefined
     d80:	4d490032 	.inst	0x4d490032 ; undefined
     d84:	504d3858 	adr	x24, 9b48e <GPR_FRAME_SIZE+0x9b38e>
     d88:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     d8c:	4332495f 	.inst	0x4332495f ; undefined
     d90:	4d490033 	.inst	0x4d490033 ; undefined
     d94:	504d3858 	adr	x24, 9b49e <GPR_FRAME_SIZE+0x9b39e>
     d98:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     d9c:	4332495f 	.inst	0x4332495f ; undefined
     da0:	4d490034 	.inst	0x4d490034 ; undefined
     da4:	504d3858 	adr	x24, 9b4ae <GPR_FRAME_SIZE+0x9b3ae>
     da8:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     dac:	4950475f 	.inst	0x4950475f ; undefined
     db0:	315f314f 	adds	w15, w10, #0x7cc, lsl #12
     db4:	31335f36 	adds	w22, w25, #0xcd7
     db8:	584d4900 	ldr	x0, 9b6d8 <GPR_FRAME_SIZE+0x9b5d8>
     dbc:	5f504d38 	.inst	0x5f504d38 ; undefined
     dc0:	5f515249 	.inst	0x5f515249 ; undefined
     dc4:	36433249 	tbz	w9, #8, 740c <GPR_FRAME_SIZE+0x730c>
     dc8:	584d4900 	ldr	x0, 9b6e8 <GPR_FRAME_SIZE+0x9b5e8>
     dcc:	5f504d38 	.inst	0x5f504d38 ; undefined
     dd0:	5f515249 	.inst	0x5f515249 ; undefined
     dd4:	464e4143 	.inst	0x464e4143 ; undefined
     dd8:	49003144 	.inst	0x49003144 ; undefined
     ddc:	4d38584d 	.inst	0x4d38584d ; undefined
     de0:	52495f50 	.inst	0x52495f50 ; undefined
     de4:	50475f51 	adr	x17, 8f9ce <GPR_FRAME_SIZE+0x8f8ce>
     de8:	5f314f49 	.inst	0x5f314f49 ; undefined
     dec:	35315f30 	cbnz	w16, 639d0 <GPR_FRAME_SIZE+0x638d0>
     df0:	584d4900 	ldr	x0, 9b710 <GPR_FRAME_SIZE+0x9b610>
     df4:	5f504d38 	.inst	0x5f504d38 ; undefined
     df8:	5f515249 	.inst	0x5f515249 ; undefined
     dfc:	43524145 	.inst	0x43524145 ; undefined
     e00:	4450535f 	smlslb	z31.h, z26.b, z16.b
     e04:	49004649 	.inst	0x49004649 ; undefined
     e08:	4d38584d 	.inst	0x4d38584d ; undefined
     e0c:	52495f50 	.inst	0x52495f50 ; undefined
     e10:	494d5f51 	.inst	0x494d5f51 ; undefined
     e14:	435f4950 	.inst	0x435f4950 ; undefined
     e18:	00314953 	.inst	0x00314953 ; NYI
     e1c:	38584d49 	ldrb	w9, [x10, #-124]!
     e20:	495f504d 	.inst	0x495f504d ; undefined
     e24:	475f5152 	.inst	0x475f5152 ; undefined
     e28:	00325450 	.inst	0x00325450 ; NYI
     e2c:	38584d49 	ldrb	w9, [x10, #-124]!
     e30:	495f504d 	.inst	0x495f504d ; undefined
     e34:	475f5152 	.inst	0x475f5152 ; undefined
     e38:	00335450 	.inst	0x00335450 ; NYI
     e3c:	38584d49 	ldrb	w9, [x10, #-124]!
     e40:	495f504d 	.inst	0x495f504d ; undefined
     e44:	475f5152 	.inst	0x475f5152 ; undefined
     e48:	00345450 	.inst	0x00345450 ; NYI
     e4c:	38584d49 	ldrb	w9, [x10, #-124]!
     e50:	495f504d 	.inst	0x495f504d ; undefined
     e54:	475f5152 	.inst	0x475f5152 ; undefined
     e58:	00365450 	.inst	0x00365450 ; NYI
     e5c:	38584d49 	ldrb	w9, [x10, #-124]!
     e60:	495f504d 	.inst	0x495f504d ; undefined
     e64:	4e5f5152 	luti4	v18.8h, {v10.8h-v11.8h}, v31[2]
     e68:	49005550 	.inst	0x49005550 ; undefined
     e6c:	4d38584d 	.inst	0x4d38584d ; undefined
     e70:	52495f50 	.inst	0x52495f50 ; undefined
     e74:	50475f51 	adr	x17, 8fa5e <GPR_FRAME_SIZE+0x8f95e>
     e78:	5f344f49 	.inst	0x5f344f49 ; undefined
     e7c:	335f3631 	.inst	0x335f3631 ; undefined
     e80:	4d490031 	.inst	0x4d490031 ; undefined
     e84:	504d3858 	adr	x24, 9b58e <GPR_FRAME_SIZE+0x9b48e>
     e88:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     e8c:	4e41435f 	.inst	0x4e41435f ; undefined
     e90:	5f314446 	.inst	0x5f314446 ; undefined
     e94:	00525245 	.inst	0x00525245 ; undefined
     e98:	38584d49 	ldrb	w9, [x10, #-124]!
     e9c:	495f504d 	.inst	0x495f504d ; undefined
     ea0:	475f5152 	.inst	0x475f5152 ; undefined
     ea4:	354f4950 	cbnz	w16, 9f7cc <GPR_FRAME_SIZE+0x9f6cc>
     ea8:	5f36315f 	.inst	0x5f36315f ; undefined
     eac:	49003133 	.inst	0x49003133 ; undefined
     eb0:	4d38584d 	.inst	0x4d38584d ; undefined
     eb4:	52495f50 	.inst	0x52495f50 ; undefined
     eb8:	494d5f51 	.inst	0x494d5f51 ; undefined
     ebc:	445f4950 	umlalb	z16.h, z10.b, z31.b
     ec0:	49004953 	.inst	0x49004953 ; undefined
     ec4:	4d38584d 	.inst	0x4d38584d ; undefined
     ec8:	52495f50 	.inst	0x52495f50 ; undefined
     ecc:	50415f51 	adr	x17, 83ab6 <GPR_FRAME_SIZE+0x839b6>
     ed0:	4d444842 	.inst	0x4d444842 ; undefined
     ed4:	4d490041 	.inst	0x4d490041 ; undefined
     ed8:	504d3858 	adr	x24, 9b5e2 <GPR_FRAME_SIZE+0x9b4e2>
     edc:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     ee0:	4950475f 	.inst	0x4950475f ; undefined
     ee4:	305f354f 	adr	x15, bf58d <GPR_FRAME_SIZE+0xbf48d>
     ee8:	0035315f 	.inst	0x0035315f ; NYI
     eec:	38584d49 	ldrb	w9, [x10, #-124]!
     ef0:	495f504d 	.inst	0x495f504d ; undefined
     ef4:	435f5152 	.inst	0x435f5152 ; undefined
     ef8:	435f374d 	.inst	0x435f374d ; undefined
     efc:	49004954 	.inst	0x49004954 ; undefined
     f00:	4d38584d 	.inst	0x4d38584d ; undefined
     f04:	52495f50 	.inst	0x52495f50 ; undefined
     f08:	50435f51 	adr	x17, 87af2 <GPR_FRAME_SIZE+0x879f2>
     f0c:	58415f55 	ldr	x21, 83af4 <GPR_FRAME_SIZE+0x839f4>
     f10:	52455f49 	.inst	0x52455f49 ; undefined
     f14:	00524f52 	.inst	0x00524f52 ; undefined
     f18:	38584d49 	ldrb	w9, [x10, #-124]!
     f1c:	495f504d 	.inst	0x495f504d ; undefined
     f20:	555f5152 	.inst	0x555f5152 ; undefined
     f24:	5f324253 	.inst	0x5f324253 ; undefined
     f28:	454b4157 	saddwb	z23.h, z10.h, z11.b
     f2c:	49005055 	.inst	0x49005055 ; undefined
     f30:	4d38584d 	.inst	0x4d38584d ; undefined
     f34:	52495f50 	.inst	0x52495f50 ; undefined
     f38:	41435f51 	.inst	0x41435f51 ; undefined
     f3c:	3244464e 	.inst	0x3244464e ; undefined
     f40:	5252455f 	.inst	0x5252455f ; undefined
     f44:	584d4900 	ldr	x0, 9b864 <GPR_FRAME_SIZE+0x9b764>
     f48:	5f504d38 	.inst	0x5f504d38 ; undefined
     f4c:	5f515249 	.inst	0x5f515249 ; undefined
     f50:	5f4d4343 	.inst	0x5f4d4343 ; undefined
     f54:	31515249 	adds	w9, w18, #0x454, lsl #12
     f58:	584d4900 	ldr	x0, 9b878 <GPR_FRAME_SIZE+0x9b778>
     f5c:	5f504d38 	.inst	0x5f504d38 ; undefined
     f60:	5f515249 	.inst	0x5f515249 ; undefined
     f64:	5f4d4343 	.inst	0x5f4d4343 ; undefined
     f68:	32515249 	.inst	0x32515249 ; undefined
     f6c:	584d4900 	ldr	x0, 9b88c <GPR_FRAME_SIZE+0x9b78c>
     f70:	5f504d38 	.inst	0x5f504d38 ; undefined
     f74:	5f515249 	.inst	0x5f515249 ; undefined
     f78:	544f4f42 	b.cs	9f960 <GPR_FRAME_SIZE+0x9f860>  // b.hs, b.nlast
     f7c:	584d4900 	ldr	x0, 9b89c <GPR_FRAME_SIZE+0x9b79c>
     f80:	5f504d38 	.inst	0x5f504d38 ; undefined
     f84:	5f515249 	.inst	0x5f515249 ; undefined
     f88:	4643494d 	.inst	0x4643494d ; undefined
     f8c:	455f4c49 	uaddwt	z9.h, z2.h, z31.b
     f90:	524f5252 	.inst	0x524f5252 ; undefined
     f94:	584d4900 	ldr	x0, 9b8b4 <GPR_FRAME_SIZE+0x9b7b4>
     f98:	5f504d38 	.inst	0x5f504d38 ; undefined
     f9c:	5f515249 	.inst	0x5f515249 ; undefined
     fa0:	414d4445 	.inst	0x414d4445 ; undefined
     fa4:	52455f31 	.inst	0x52455f31 ; undefined
     fa8:	00524f52 	.inst	0x00524f52 ; undefined
     fac:	69717269 	ldpsw	x9, x28, [x19, #-120]
     fb0:	4d490064 	.inst	0x4d490064 ; undefined
     fb4:	504d3858 	adr	x24, 9b6be <GPR_FRAME_SIZE+0x9b5be>
     fb8:	5152495f 	sub	wsp, w10, #0x492, lsl #12
     fbc:	434a535f 	.inst	0x434a535f ; undefined
     fc0:	584d4900 	ldr	x0, 9b8e0 <GPR_FRAME_SIZE+0x9b7e0>
     fc4:	5f504d38 	.inst	0x5f504d38 ; undefined
     fc8:	5f515249 	.inst	0x5f515249 ; undefined
     fcc:	53564e53 	.inst	0x53564e53 ; undefined
     fd0:	5452535f 	bc.nv	a5a38 <GPR_FRAME_SIZE+0xa5938>
     fd4:	534e5f43 	.inst	0x534e5f43 ; undefined
     fd8:	584d4900 	ldr	x0, 9b8f8 <GPR_FRAME_SIZE+0x9b7f8>
     fdc:	5f504d38 	.inst	0x5f504d38 ; undefined
     fe0:	5f515249 	.inst	0x5f515249 ; undefined
     fe4:	45534552 	saddwt	z18.h, z10.h, z19.b
     fe8:	44455652 	smlslt	z18.h, z18.b, z5.b
     fec:	3335315f 	.inst	0x3335315f ; undefined
     ff0:	584d4900 	ldr	x0, 9b910 <GPR_FRAME_SIZE+0x9b810>
     ff4:	5f504d38 	.inst	0x5f504d38 ; undefined
     ff8:	5f515249 	.inst	0x5f515249 ; undefined
     ffc:	45534552 	saddwt	z18.h, z10.h, z19.b
    1000:	44455652 	smlslt	z18.h, z18.b, z5.b
    1004:	3535315f 	cbnz	wzr, 6b62c <GPR_FRAME_SIZE+0x6b52c>
    1008:	584d4900 	ldr	x0, 9b928 <GPR_FRAME_SIZE+0x9b828>
    100c:	5f504d38 	.inst	0x5f504d38 ; undefined
    1010:	5f515249 	.inst	0x5f515249 ; undefined
    1014:	4d414143 	.inst	0x4d414143 ; undefined
    1018:	30514a5f 	adr	xzr, a3961 <GPR_FRAME_SIZE+0xa3861>
    101c:	584d4900 	ldr	x0, 9b93c <GPR_FRAME_SIZE+0x9b83c>
    1020:	5f504d38 	.inst	0x5f504d38 ; undefined
    1024:	5f515249 	.inst	0x5f515249 ; undefined
    1028:	4d414143 	.inst	0x4d414143 ; undefined
    102c:	31514a5f 	cmn	w18, #0x452, lsl #12
    1030:	584d4900 	ldr	x0, 9b950 <GPR_FRAME_SIZE+0x9b850>
    1034:	5f504d38 	.inst	0x5f504d38 ; undefined
    1038:	5f515249 	.inst	0x5f515249 ; undefined
    103c:	4e574152 	.inst	0x4e574152 ; undefined
    1040:	5f444e41 	.inst	0x5f444e41 ; undefined
    1044:	454d4954 	uaddwb	z20.h, z10.h, z13.b
    1048:	0054554f 	.inst	0x0054554f ; undefined
    104c:	38584d49 	ldrb	w9, [x10, #-124]!
    1050:	495f504d 	.inst	0x495f504d ; undefined
    1054:	505f5152 	adr	x18, bfa7e <GPR_FRAME_SIZE+0xbf97e>
    1058:	4d465245 	.inst	0x4d465245 ; undefined
    105c:	00324e4f 	.inst	0x00324e4f ; NYI
    1060:	38584d49 	ldrb	w9, [x10, #-124]!
    1064:	495f504d 	.inst	0x495f504d ; undefined
    1068:	455f5152 	ssubwb	z18.h, z10.h, z31.b
    106c:	3154454e 	adds	w14, w10, #0x511, lsl #12
    1070:	5458525f 	bc.nv	b1ab8 <GPR_FRAME_SIZE+0xb19b8>
    1074:	49003158 	.inst	0x49003158 ; undefined
    1078:	4d38584d 	.inst	0x4d38584d ; undefined
    107c:	52495f50 	.inst	0x52495f50 ; undefined
    1080:	43505f51 	.inst	0x43505f51 ; undefined
    1084:	435f4549 	.inst	0x435f4549 ; undefined
    1088:	314c5254 	adds	w20, w18, #0x314, lsl #12
    108c:	3348435f 	.inst	0x3348435f ; undefined
    1090:	33365f32 	.inst	0x33365f32 ; undefined
    1094:	584d4900 	ldr	x0, 9b9b4 <GPR_FRAME_SIZE+0x9b8b4>
    1098:	5f504d38 	.inst	0x5f504d38 ; undefined
    109c:	5f515249 	.inst	0x5f515249 ; undefined
    10a0:	32445541 	.inst	0x32445541 ; undefined
    10a4:	00585448 	.inst	0x00585448 ; undefined
    10a8:	38584d49 	ldrb	w9, [x10, #-124]!
    10ac:	495f504d 	.inst	0x495f504d ; undefined
    10b0:	4d5f5152 	.inst	0x4d5f5152 ; undefined
    10b4:	4d5f3355 	.inst	0x4d5f3355 ; undefined
    10b8:	4d490037 	.inst	0x4d490037 ; undefined
    10bc:	504d3858 	adr	x24, 9b7c6 <GPR_FRAME_SIZE+0x9b6c6>
    10c0:	5152495f 	sub	wsp, w10, #0x492, lsl #12
    10c4:	4e41435f 	.inst	0x4e41435f ; undefined
    10c8:	00324446 	.inst	0x00324446 ; NYI
    10cc:	38584d49 	ldrb	w9, [x10, #-124]!
    10d0:	495f504d 	.inst	0x495f504d ; undefined
    10d4:	525f5152 	.inst	0x525f5152 ; undefined
    10d8:	414e5741 	.inst	0x414e5741 ; undefined
    10dc:	425f444e 	.inst	0x425f444e ; undefined
    10e0:	49004843 	.inst	0x49004843 ; undefined
    10e4:	4d38584d 	.inst	0x4d38584d ; undefined
    10e8:	52495f50 	.inst	0x52495f50 ; undefined
    10ec:	41435f51 	.inst	0x41435f51 ; undefined
    10f0:	4a5f4d41 	eor	w1, w10, wzr, lsr #19
    10f4:	6b003251 	subs	w17, w18, w0, lsl #12
    10f8:	656e7265 	fnmls	z5.h, p4/m, z19.h, z14.h
    10fc:	61685f6c 	.inst	0x61685f6c ; undefined
    1100:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    1104:	7172695f 	cmp	w10, #0xc9a, lsl #12
    1108:	686e7500 	.inst	0x686e7500 ; undefined
    110c:	6c646e61 	ldnp	d1, d27, [x19, #-448]
    1110:	695f6465 	ldpsw	x5, x25, [x3, #248]
    1114:	49007172 	.inst	0x49007172 ; undefined
    1118:	4d38584d 	.inst	0x4d38584d ; undefined
    111c:	52495f50 	.inst	0x52495f50 ; undefined
    1120:	53555f51 	.inst	0x53555f51 ; undefined
    1124:	575f3142 	.inst	0x575f3142 ; undefined
    1128:	55454b41 	.inst	0x55454b41 ; undefined
    112c:	4d490050 	.inst	0x4d490050 ; undefined
    1130:	504d3858 	adr	x24, 9b83a <GPR_FRAME_SIZE+0x9b73a>
    1134:	5152495f 	sub	wsp, w10, #0x492, lsl #12
    1138:	5244445f 	.inst	0x5244445f ; undefined
    113c:	4343455f 	.inst	0x4343455f ; undefined
    1140:	584d4900 	ldr	x0, 9ba60 <GPR_FRAME_SIZE+0x9b960>
    1144:	5f504d38 	.inst	0x5f504d38 ; undefined
    1148:	5f515249 	.inst	0x5f515249 ; undefined
    114c:	32555047 	.inst	0x32555047 ; undefined
    1150:	4d490044 	.inst	0x4d490044 ; undefined
    1154:	504d3858 	adr	x24, 9b85e <GPR_FRAME_SIZE+0x9b75e>
    1158:	5152495f 	sub	wsp, w10, #0x492, lsl #12
    115c:	454e455f 	saddwt	z31.h, z10.h, z14.b
    1160:	4f515f54 	.inst	0x4f515f54 ; undefined
    1164:	4d505f53 	.inst	0x4d505f53 ; undefined
    1168:	4d490054 	.inst	0x4d490054 ; undefined
    116c:	504d3858 	adr	x24, 9b876 <GPR_FRAME_SIZE+0x9b776>
    1170:	5152495f 	sub	wsp, w10, #0x492, lsl #12
    1174:	4455415f 	smlalb	z31.h, z10.b, z21.b
    1178:	585f4f49 	ldr	x9, bfb60 <GPR_FRAME_SIZE+0xbfa60>
    117c:	30525643 	adr	x3, a5c45 <GPR_FRAME_SIZE+0xa5b45>
    1180:	584d4900 	ldr	x0, 9baa0 <GPR_FRAME_SIZE+0x9b9a0>
    1184:	5f504d38 	.inst	0x5f504d38 ; undefined
    1188:	5f515249 	.inst	0x5f515249 ; undefined
    118c:	49445541 	.inst	0x49445541 ; undefined
    1190:	43585f4f 	.inst	0x43585f4f ; undefined
    1194:	00315256 	.inst	0x00315256 ; NYI
    1198:	38584d49 	ldrb	w9, [x10, #-124]!
    119c:	495f504d 	.inst	0x495f504d ; undefined
    11a0:	445f5152 	smlslb	z18.h, z10.b, z31.b
    11a4:	505f5244 	adr	x4, bfbee <GPR_FRAME_SIZE+0xbfaee>
    11a8:	00465245 	.inst	0x00465245 ; undefined
    11ac:	38584d49 	ldrb	w9, [x10, #-124]!
    11b0:	495f504d 	.inst	0x495f504d ; undefined
    11b4:	445f5152 	smlslb	z18.h, z10.b, z31.b
    11b8:	52415745 	.inst	0x52415745 ; undefined
    11bc:	72690050 	.inst	0x72690050 ; undefined
    11c0:	61685f71 	.inst	0x61685f71 ; undefined
    11c4:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    11c8:	00745f72 	.inst	0x00745f72 ; undefined
    11cc:	38584d49 	ldrb	w9, [x10, #-124]!
    11d0:	495f504d 	.inst	0x495f504d ; undefined
    11d4:	515f5152 	sub	w18, w10, #0x7d4, lsl #12
    11d8:	4900534f 	.inst	0x4900534f ; undefined
    11dc:	4d38584d 	.inst	0x4d38584d ; undefined
    11e0:	52495f50 	.inst	0x52495f50 ; undefined
    11e4:	52535f51 	.inst	0x52535f51 ; undefined
    11e8:	4d490043 	.inst	0x4d490043 ; undefined
    11ec:	504d3858 	adr	x24, 9b8f6 <GPR_FRAME_SIZE+0x9b7f6>
    11f0:	5152495f 	sub	wsp, w10, #0x492, lsl #12
    11f4:	415a545f 	.inst	0x415a545f ; undefined
    11f8:	49004353 	.inst	0x49004353 ; undefined
    11fc:	4d38584d 	.inst	0x4d38584d ; undefined
    1200:	52495f50 	.inst	0x52495f50 ; undefined
    1204:	32495f51 	.inst	0x32495f51 ; undefined
    1208:	49003143 	.inst	0x49003143 ; undefined
    120c:	4d38584d 	.inst	0x4d38584d ; undefined
    1210:	52495f50 	.inst	0x52495f50 ; undefined
    1214:	554d5f51 	.inst	0x554d5f51 ; undefined
    1218:	55415f32 	.inst	0x55415f32 ; undefined
    121c:	004f4944 	.inst	0x004f4944 ; undefined
    1220:	38584d49 	ldrb	w9, [x10, #-124]!
    1224:	495f504d 	.inst	0x495f504d ; undefined
    1228:	485f5152 	ldxrh	w18, [x10]
    122c:	5f494d44 	.inst	0x5f494d44 ; undefined
    1230:	49005854 	.inst	0x49005854 ; undefined
    1234:	4d38584d 	.inst	0x4d38584d ; undefined
    1238:	52495f50 	.inst	0x52495f50 ; undefined
    123c:	4e415f51 	.inst	0x4e415f51 ; undefined
    1240:	58494d41 	ldr	x1, 93be8 <GPR_FRAME_SIZE+0x93ae8>
    1244:	4d45545f 	.inst	0x4d45545f ; undefined
    1248:	4d490050 	.inst	0x4d490050 ; undefined
    124c:	504d3858 	adr	x24, 9b956 <GPR_FRAME_SIZE+0x9b856>
    1250:	5152495f 	sub	wsp, w10, #0x492, lsl #12
    1254:	5550435f 	.inst	0x5550435f ; undefined
    1258:	4f44575f 	shl	v31.2d, v26.2d, #4
    125c:	4d490047 	.inst	0x4d490047 ; undefined
    1260:	504d3858 	adr	x24, 9b96a <GPR_FRAME_SIZE+0x9b86a>
    1264:	5152495f 	sub	wsp, w10, #0x492, lsl #12
    1268:	5553435f 	.inst	0x5553435f ; undefined
    126c:	584d4900 	ldr	x0, 9bb8c <GPR_FRAME_SIZE+0x9ba8c>
    1270:	5f504d38 	.inst	0x5f504d38 ; undefined
    1274:	5f515249 	.inst	0x5f515249 ; undefined
    1278:	4f495047 	.inst	0x4f495047 ; undefined
    127c:	5f305f32 	.inst	0x5f305f32 ; undefined
    1280:	4b003531 	sub	w17, w9, w0, lsl #13
    1284:	454e5245 	ssubwb	z5.h, z18.h, z14.b
    1288:	52495f4c 	.inst	0x52495f4c ; undefined
    128c:	41485f51 	.inst	0x41485f51 ; undefined
    1290:	454c444e 	saddwt	z14.h, z2.h, z12.b
    1294:	41545f52 	.inst	0x41545f52 ; undefined
    1298:	00454c42 	.inst	0x00454c42 ; undefined
    129c:	38584d49 	ldrb	w9, [x10, #-124]!
    12a0:	495f504d 	.inst	0x495f504d ; undefined
    12a4:	475f5152 	.inst	0x475f5152 ; undefined
    12a8:	44335550 	.inst	0x44335550 ; undefined
    12ac:	584d4900 	ldr	x0, 9bbcc <GPR_FRAME_SIZE+0x9bacc>
    12b0:	5f504d38 	.inst	0x5f504d38 ; undefined
    12b4:	5f515249 	.inst	0x5f515249 ; undefined
    12b8:	00325348 	.inst	0x00325348 ; NYI
    12bc:	38584d49 	ldrb	w9, [x10, #-124]!
    12c0:	495f504d 	.inst	0x495f504d ; undefined
    12c4:	505f5152 	adr	x18, bfcee <GPR_FRAME_SIZE+0xbfbee>
    12c8:	5f454943 	.inst	0x5f454943 ; undefined
    12cc:	4c525443 	.inst	0x4c525443 ; undefined
    12d0:	00305f31 	.inst	0x00305f31 ; NYI
    12d4:	38584d49 	ldrb	w9, [x10, #-124]!
    12d8:	495f504d 	.inst	0x495f504d ; undefined
    12dc:	505f5152 	adr	x18, bfd06 <GPR_FRAME_SIZE+0xbfc06>
    12e0:	5f454943 	.inst	0x5f454943 ; undefined
    12e4:	4c525443 	.inst	0x4c525443 ; undefined
    12e8:	00315f31 	.inst	0x00315f31 ; NYI
    12ec:	38584d49 	ldrb	w9, [x10, #-124]!
    12f0:	495f504d 	.inst	0x495f504d ; undefined
    12f4:	505f5152 	adr	x18, bfd1e <GPR_FRAME_SIZE+0xbfc1e>
    12f8:	5f454943 	.inst	0x5f454943 ; undefined
    12fc:	4c525443 	.inst	0x4c525443 ; undefined
    1300:	00325f31 	.inst	0x00325f31 ; NYI
    1304:	38584d49 	ldrb	w9, [x10, #-124]!
    1308:	495f504d 	.inst	0x495f504d ; undefined
    130c:	505f5152 	adr	x18, bfd36 <GPR_FRAME_SIZE+0xbfc36>
    1310:	5f454943 	.inst	0x5f454943 ; undefined
    1314:	4c525443 	.inst	0x4c525443 ; undefined
    1318:	00335f31 	.inst	0x00335f31 ; NYI
    131c:	6e72656b 	umax	v11.8h, v11.8h, v18.8h
    1320:	655f6c65 	fcmeq	p5.h, p3/z, z3.h, z31.h
    1324:	7972746e 	ldrh	w14, [x3, #6458]
    1328:	6e697500 	uabd	v0.8h, v8.8h, v9.8h
    132c:	00343674 	.inst	0x00343674 ; NYI
    1330:	69757063 	ldpsw	x3, x28, [x3, #-88]
    1334:	415f0064 	.inst	0x415f0064 ; undefined
    1338:	4d5f4d52 	.inst	0x4d5f4d52 ; undefined
    133c:	52444950 	.inst	0x52444950 ; undefined
    1340:	314c455f 	cmn	w10, #0x311, lsl #12
    1344:	316c6500 	adds	w0, w8, #0xb19, lsl #12
    1348:	7275635f 	.inst	0x7275635f ; undefined
    134c:	3070735f 	adr	xzr, e21b5 <GPR_FRAME_SIZE+0xe20b5>
    1350:	7169665f 	cmp	w18, #0xa59, lsl #12
    1354:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    1358:	72656c64 	.inst	0x72656c64 ; undefined
    135c:	316c6500 	adds	w0, w8, #0xb19, lsl #12
    1360:	776f6c5f 	.inst	0x776f6c5f ; undefined
    1364:	3233615f 	orr	wsp, w10, #0xffffe03f
    1368:	7265735f 	.inst	0x7265735f ; undefined
    136c:	5f726f72 	.inst	0x5f726f72 ; undefined
    1370:	646e6168 	.inst	0x646e6168 ; undefined
    1374:	0072656c 	.inst	0x0072656c ; undefined
    1378:	5f316c65 	.inst	0x5f316c65 ; undefined
    137c:	5f776f6c 	.inst	0x5f776f6c ; undefined
    1380:	5f323361 	.inst	0x5f323361 ; undefined
    1384:	5f716966 	.inst	0x5f716966 ; undefined
    1388:	646e6168 	.inst	0x646e6168 ; undefined
    138c:	0072656c 	.inst	0x0072656c ; undefined
    1390:	5f316c65 	.inst	0x5f316c65 ; undefined
    1394:	5f776f6c 	.inst	0x5f776f6c ; undefined
    1398:	5f343661 	.inst	0x5f343661 ; undefined
    139c:	636e7973 	.inst	0x636e7973 ; undefined
    13a0:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    13a4:	72656c64 	.inst	0x72656c64 ; undefined
    13a8:	316c6500 	adds	w0, w8, #0xb19, lsl #12
    13ac:	7275635f 	.inst	0x7275635f ; undefined
    13b0:	7870735f 	stuminlh	w16, [x26]
    13b4:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    13b8:	61685f63 	.inst	0x61685f63 ; undefined
    13bc:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    13c0:	6c650072 	ldnp	d18, d0, [x3, #-432]
    13c4:	75635f31 	.inst	0x75635f31 ; undefined
    13c8:	70735f72 	adr	x18, e7fb7 <GPR_FRAME_SIZE+0xe7eb7>
    13cc:	69665f78 	ldpsw	x24, x23, [x27, #-208]
    13d0:	61685f71 	.inst	0x61685f71 ; undefined
    13d4:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    13d8:	49470072 	.inst	0x49470072 ; undefined
    13dc:	5f335643 	.inst	0x5f335643 ; undefined
    13e0:	38786d69 	.inst	0x38786d69 ; undefined
    13e4:	695f706d 	ldpsw	x13, x28, [x3, #248]
    13e8:	665f7172 	.inst	0x665f7172 ; undefined
    13ec:	5f6d6f72 	.inst	0x5f6d6f72 ; undefined
    13f0:	69746e69 	ldpsw	x9, x27, [x19, #-96]
    13f4:	49470064 	.inst	0x49470064 ; undefined
    13f8:	5f335643 	.inst	0x5f335643 ; undefined
    13fc:	5f6b6361 	.inst	0x5f6b6361 ; undefined
    1400:	69746e69 	ldpsw	x9, x27, [x19, #-96]
    1404:	6c655f64 	ldnp	d4, d23, [x27, #-432]
    1408:	49470031 	.inst	0x49470031 ; undefined
    140c:	5f335643 	.inst	0x5f335643 ; undefined
    1410:	5f746567 	.inst	0x5f746567 ; undefined
    1414:	69746e69 	ldpsw	x9, x27, [x19, #-96]
    1418:	6c655f64 	ldnp	d4, d23, [x27, #-432]
    141c:	6c650031 	ldnp	d17, d0, [x1, #-432]
    1420:	75635f31 	.inst	0x75635f31 ; undefined
    1424:	70735f72 	adr	x18, e8013 <GPR_FRAME_SIZE+0xe7f13>
    1428:	72695f78 	.inst	0x72695f78 ; undefined
    142c:	61685f71 	.inst	0x61685f71 ; undefined
    1430:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    1434:	6c650072 	ldnp	d18, d0, [x3, #-432]
    1438:	75635f31 	.inst	0x75635f31 ; undefined
    143c:	70735f72 	adr	x18, e802b <GPR_FRAME_SIZE+0xe7f2b>
    1440:	65735f78 	fnmla	z24.h, p7/m, z27.h, z19.h
    1444:	726f7272 	.inst	0x726f7272 ; undefined
    1448:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    144c:	72656c64 	.inst	0x72656c64 ; undefined
    1450:	316c6500 	adds	w0, w8, #0xb19, lsl #12
    1454:	776f6c5f 	.inst	0x776f6c5f ; undefined
    1458:	3233615f 	orr	wsp, w10, #0xffffe03f
    145c:	7172695f 	cmp	w10, #0xc9a, lsl #12
    1460:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    1464:	72656c64 	.inst	0x72656c64 ; undefined
    1468:	316c6500 	adds	w0, w8, #0xb19, lsl #12
    146c:	776f6c5f 	.inst	0x776f6c5f ; undefined
    1470:	3436615f 	cbz	wzr, 6e098 <GPR_FRAME_SIZE+0x6df98>
    1474:	7169665f 	cmp	w18, #0xa59, lsl #12
    1478:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    147c:	72656c64 	.inst	0x72656c64 ; undefined
    1480:	316c6500 	adds	w0, w8, #0xb19, lsl #12
    1484:	776f6c5f 	.inst	0x776f6c5f ; undefined
    1488:	3436615f 	cbz	wzr, 6e0b0 <GPR_FRAME_SIZE+0x6dfb0>
    148c:	7172695f 	cmp	w10, #0xc9a, lsl #12
    1490:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    1494:	72656c64 	.inst	0x72656c64 ; undefined
    1498:	316c6500 	adds	w0, w8, #0xb19, lsl #12
    149c:	7275635f 	.inst	0x7275635f ; undefined
    14a0:	3070735f 	adr	xzr, e2309 <GPR_FRAME_SIZE+0xe2209>
    14a4:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    14a8:	61685f63 	.inst	0x61685f63 ; undefined
    14ac:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    14b0:	6c650072 	ldnp	d18, d0, [x3, #-432]
    14b4:	75635f31 	.inst	0x75635f31 ; undefined
    14b8:	70735f72 	adr	x18, e80a7 <GPR_FRAME_SIZE+0xe7fa7>
    14bc:	72695f30 	.inst	0x72695f30 ; undefined
    14c0:	61685f71 	.inst	0x61685f71 ; undefined
    14c4:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    14c8:	6c650072 	ldnp	d18, d0, [x3, #-432]
    14cc:	6f6c5f31 	.inst	0x6f6c5f31 ; undefined
    14d0:	36615f77 	tbz	w23, #12, 40bc <GPR_FRAME_SIZE+0x3fbc>
    14d4:	65735f34 	fnmla	z20.h, p7/m, z25.h, z19.h
    14d8:	726f7272 	.inst	0x726f7272 ; undefined
    14dc:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    14e0:	72656c64 	.inst	0x72656c64 ; undefined
    14e4:	316c6500 	adds	w0, w8, #0xb19, lsl #12
    14e8:	776f6c5f 	.inst	0x776f6c5f ; undefined
    14ec:	3233615f 	orr	wsp, w10, #0xffffe03f
    14f0:	6e79735f 	uabdl2	v31.4s, v26.8h, v25.8h
    14f4:	61685f63 	.inst	0x61685f63 ; undefined
    14f8:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    14fc:	6c650072 	ldnp	d18, d0, [x3, #-432]
    1500:	75635f31 	.inst	0x75635f31 ; undefined
    1504:	70735f72 	adr	x18, e80f3 <GPR_FRAME_SIZE+0xe7ff3>
    1508:	65735f30 	fnmla	z16.h, p7/m, z25.h, z19.h
    150c:	726f7272 	.inst	0x726f7272 ; undefined
    1510:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    1514:	72656c64 	.inst	0x72656c64 ; undefined
    1518:	326c6500 	.inst	0x326c6500 ; undefined
    151c:	776f6c5f 	.inst	0x776f6c5f ; undefined
    1520:	3233615f 	orr	wsp, w10, #0xffffe03f
    1524:	7265735f 	.inst	0x7265735f ; undefined
    1528:	5f726f72 	.inst	0x5f726f72 ; undefined
    152c:	646e6168 	.inst	0x646e6168 ; undefined
    1530:	0072656c 	.inst	0x0072656c ; undefined
    1534:	5f326c65 	.inst	0x5f326c65 ; undefined
    1538:	5f727563 	sqshl	d3, d11, #50
    153c:	5f787073 	sqdmlsl	s19, h3, v8.h[3]
    1540:	72726573 	.inst	0x72726573 ; undefined
    1544:	685f726f 	.inst	0x685f726f ; undefined
    1548:	6c646e61 	ldnp	d1, d27, [x19, #-448]
    154c:	65007265 	.inst	0x65007265 ; undefined
    1550:	6c5f326c 	ldnp	d12, d12, [x19, #496]
    1554:	615f776f 	.inst	0x615f776f ; undefined
    1558:	735f3436 	.inst	0x735f3436 ; undefined
    155c:	6f727265 	fcmla	v5.8h, v19.8h, v18.h[1], #270
    1560:	61685f72 	.inst	0x61685f72 ; undefined
    1564:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    1568:	6c650072 	ldnp	d18, d0, [x3, #-432]
    156c:	6f6c5f32 	.inst	0x6f6c5f32 ; undefined
    1570:	36615f77 	tbz	w23, #12, 415c <GPR_FRAME_SIZE+0x405c>
    1574:	79735f34 	ldrh	w20, [x25, #6574]
    1578:	685f636e 	.inst	0x685f636e ; undefined
    157c:	6c646e61 	ldnp	d1, d27, [x19, #-448]
    1580:	65007265 	.inst	0x65007265 ; undefined
    1584:	635f326c 	.inst	0x635f326c ; undefined
    1588:	735f7275 	.inst	0x735f7275 ; undefined
    158c:	695f3070 	ldpsw	x16, x12, [x3, #248]
    1590:	685f7172 	.inst	0x685f7172 ; undefined
    1594:	6c646e61 	ldnp	d1, d27, [x19, #-448]
    1598:	65007265 	.inst	0x65007265 ; undefined
    159c:	635f326c 	.inst	0x635f326c ; undefined
    15a0:	735f7275 	.inst	0x735f7275 ; undefined
    15a4:	735f3070 	.inst	0x735f3070 ; undefined
    15a8:	6f727265 	fcmla	v5.8h, v19.8h, v18.h[1], #270
    15ac:	61685f72 	.inst	0x61685f72 ; undefined
    15b0:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    15b4:	6c650072 	ldnp	d18, d0, [x3, #-432]
    15b8:	6f6c5f32 	.inst	0x6f6c5f32 ; undefined
    15bc:	36615f77 	tbz	w23, #12, 41a8 <GPR_FRAME_SIZE+0x40a8>
    15c0:	72695f34 	.inst	0x72695f34 ; undefined
    15c4:	61685f71 	.inst	0x61685f71 ; undefined
    15c8:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    15cc:	6c650072 	ldnp	d18, d0, [x3, #-432]
    15d0:	6f6c5f32 	.inst	0x6f6c5f32 ; undefined
    15d4:	36615f77 	tbz	w23, #12, 41c0 <GPR_FRAME_SIZE+0x40c0>
    15d8:	69665f34 	ldpsw	x20, x23, [x25, #-208]
    15dc:	61685f71 	.inst	0x61685f71 ; undefined
    15e0:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    15e4:	6c650072 	ldnp	d18, d0, [x3, #-432]
    15e8:	75635f32 	.inst	0x75635f32 ; undefined
    15ec:	70735f72 	adr	x18, e81db <GPR_FRAME_SIZE+0xe80db>
    15f0:	69665f78 	ldpsw	x24, x23, [x27, #-208]
    15f4:	61685f71 	.inst	0x61685f71 ; undefined
    15f8:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    15fc:	6c650072 	ldnp	d18, d0, [x3, #-432]
    1600:	6f6c5f32 	.inst	0x6f6c5f32 ; undefined
    1604:	33615f77 	.inst	0x33615f77 ; undefined
    1608:	72695f32 	.inst	0x72695f32 ; undefined
    160c:	61685f71 	.inst	0x61685f71 ; undefined
    1610:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    1614:	6c650072 	ldnp	d18, d0, [x3, #-432]
    1618:	75635f32 	.inst	0x75635f32 ; undefined
    161c:	70735f72 	adr	x18, e820b <GPR_FRAME_SIZE+0xe810b>
    1620:	69665f30 	ldpsw	x16, x23, [x25, #-208]
    1624:	61685f71 	.inst	0x61685f71 ; undefined
    1628:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    162c:	6c650072 	ldnp	d18, d0, [x3, #-432]
    1630:	6f6c5f32 	.inst	0x6f6c5f32 ; undefined
    1634:	33615f77 	.inst	0x33615f77 ; undefined
    1638:	69665f32 	ldpsw	x18, x23, [x25, #-208]
    163c:	61685f71 	.inst	0x61685f71 ; undefined
    1640:	656c646e 	fnmls	z14.h, p1/m, z3.h, z12.h
    1644:	6c650072 	ldnp	d18, d0, [x3, #-432]
    1648:	75635f32 	.inst	0x75635f32 ; undefined
    164c:	70735f72 	adr	x18, e823b <GPR_FRAME_SIZE+0xe813b>
    1650:	79735f78 	ldrh	w24, [x27, #6574]
    1654:	685f636e 	.inst	0x685f636e ; undefined
    1658:	6c646e61 	ldnp	d1, d27, [x19, #-448]
    165c:	65007265 	.inst	0x65007265 ; undefined
    1660:	6c5f326c 	ldnp	d12, d12, [x19, #496]
    1664:	615f776f 	.inst	0x615f776f ; undefined
    1668:	735f3233 	.inst	0x735f3233 ; undefined
    166c:	5f636e79 	.inst	0x5f636e79 ; undefined
    1670:	646e6168 	.inst	0x646e6168 ; undefined
    1674:	0072656c 	.inst	0x0072656c ; undefined
    1678:	5f326c65 	.inst	0x5f326c65 ; undefined
    167c:	5f727563 	sqshl	d3, d11, #50
    1680:	5f307073 	.inst	0x5f307073 ; undefined
    1684:	636e7973 	.inst	0x636e7973 ; undefined
    1688:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    168c:	72656c64 	.inst	0x72656c64 ; undefined
    1690:	326c6500 	.inst	0x326c6500 ; undefined
    1694:	7275635f 	.inst	0x7275635f ; undefined
    1698:	7870735f 	stuminlh	w16, [x26]
    169c:	7172695f 	cmp	w10, #0xc9a, lsl #12
    16a0:	6e61685f 	fcvtxn2	v31.4s, v2.2d
    16a4:	72656c64 	.inst	0x72656c64 ; undefined
    16a8:	65645f00 	fnmla	z0.h, p7/m, z24.h, z4.h
    16ac:	5f677562 	sqshl	d2, d11, #39
    16b0:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    16b4:	6f697470 	uqshl	v16.2d, v3.2d, #41
    16b8:	645f736e 	fcmla	z14.h, p4/m, z27.h, z31.h, #270
    16bc:	62617369 	.inst	0x62617369 ; undefined
    16c0:	5f00656c 	.inst	0x5f00656c ; undefined
    16c4:	5f717269 	sqdmlsl	s9, h19, v1.h[3]
    16c8:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    16cc:	6f697470 	uqshl	v16.2d, v3.2d, #41
    16d0:	645f736e 	fcmla	z14.h, p4/m, z27.h, z31.h, #270
    16d4:	62617369 	.inst	0x62617369 ; undefined
    16d8:	4100656c 	.inst	0x4100656c ; undefined
    16dc:	655f4d52 	fcmgt	p2.h, p3/z, z10.h, z31.h
    16e0:	70656378 	adr	x24, cc34f <GPR_FRAME_SIZE+0xcc24f>
    16e4:	6e6f6974 	.inst	0x6e6f6974 ; undefined
    16e8:	65675f73 	fnmla	z19.h, p7/m, z27.h, z7.h
    16ec:	74735f74 	.inst	0x74735f74 ; undefined
    16f0:	73757461 	.inst	0x73757461 ; undefined
    16f4:	65735f00 	fnmla	z0.h, p7/m, z24.h, z19.h
    16f8:	726f7272 	.inst	0x726f7272 ; undefined
    16fc:	6378655f 	.inst	0x6378655f ; undefined
    1700:	69747065 	ldpsw	x5, x28, [x3, #-96]
    1704:	5f736e6f 	.inst	0x5f736e6f ; undefined
    1708:	62616e65 	.inst	0x62616e65 ; undefined
    170c:	5f00656c 	.inst	0x5f00656c ; undefined
    1710:	75626564 	.inst	0x75626564 ; undefined
    1714:	78655f67 	.inst	0x78655f67 ; undefined
    1718:	74706563 	.inst	0x74706563 ; undefined
    171c:	736e6f69 	.inst	0x736e6f69 ; undefined
    1720:	616e655f 	.inst	0x616e655f ; undefined
    1724:	00656c62 	.inst	0x00656c62 ; undefined
    1728:	7265735f 	.inst	0x7265735f ; undefined
    172c:	5f726f72 	.inst	0x5f726f72 ; undefined
    1730:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    1734:	6f697470 	uqshl	v16.2d, v3.2d, #41
    1738:	645f736e 	fcmla	z14.h, p4/m, z27.h, z31.h, #270
    173c:	62617369 	.inst	0x62617369 ; undefined
    1740:	5f00656c 	.inst	0x5f00656c ; undefined
    1744:	5f717269 	sqdmlsl	s9, h19, v1.h[3]
    1748:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    174c:	6f697470 	uqshl	v16.2d, v3.2d, #41
    1750:	655f736e 	fcmeq	p14.h, p4/z, z27.h, z31.h
    1754:	6c62616e 	ldnp	d14, d24, [x11, #-480]
    1758:	665f0065 	.inst	0x665f0065 ; undefined
    175c:	655f7169 	fcmeq	p9.h, p4/z, z11.h, z31.h
    1760:	70656378 	adr	x24, cc3cf <GPR_FRAME_SIZE+0xcc2cf>
    1764:	6e6f6974 	.inst	0x6e6f6974 ; undefined
    1768:	6e655f73 	uqrshl	v19.8h, v27.8h, v5.8h
    176c:	656c6261 	fnmls	z1.h, p0/m, z19.h, z12.h
    1770:	52415f00 	.inst	0x52415f00 ; undefined
    1774:	75635f4d 	.inst	0x75635f4d ; undefined
    1778:	6e657272 	uabdl2	v18.4s, v19.8h, v5.8h
    177c:	004c4574 	.inst	0x004c4574 ; undefined
    1780:	5f4d5241 	.inst	0x5f4d5241 ; undefined
    1784:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    1788:	6f697470 	uqshl	v16.2d, v3.2d, #41
    178c:	655f736e 	fcmeq	p14.h, p4/z, z27.h, z31.h
    1790:	6c62616e 	ldnp	d14, d24, [x11, #-480]
    1794:	61640065 	.inst	0x61640065 ; undefined
    1798:	41006669 	.inst	0x41006669 ; undefined
    179c:	675f4d52 	.inst	0x675f4d52 ; undefined
    17a0:	655f7465 	fcmeq	p5.h, p5/z, z3.h, z31.h
    17a4:	70656378 	adr	x24, cc413 <GPR_FRAME_SIZE+0xcc313>
    17a8:	6e6f6974 	.inst	0x6e6f6974 ; undefined
    17ac:	76656c5f 	.inst	0x76656c5f ; undefined
    17b0:	63006c65 	.inst	0x63006c65 ; undefined
    17b4:	65727275 	fnmls	z21.h, p4/m, z19.h, z18.h
    17b8:	4100746e 	.inst	0x4100746e ; undefined
    17bc:	655f4d52 	fcmgt	p2.h, p3/z, z10.h, z31.h
    17c0:	70656378 	adr	x24, cc42f <GPR_FRAME_SIZE+0xcc32f>
    17c4:	6e6f6974 	.inst	0x6e6f6974 ; undefined
    17c8:	69645f73 	ldpsw	x19, x23, [x27, #-224]
    17cc:	6c626173 	ldnp	d19, d24, [x11, #-480]
    17d0:	655f0065 	fadd	z5.h, z3.h, z31.h
    17d4:	70656378 	adr	x24, cc443 <GPR_FRAME_SIZE+0xcc343>
    17d8:	6e6f6974 	.inst	0x6e6f6974 ; undefined
    17dc:	65675f73 	fnmla	z19.h, p7/m, z27.h, z7.h
    17e0:	41445f74 	.inst	0x41445f74 ; undefined
    17e4:	5f004649 	.inst	0x5f004649 ; undefined
    17e8:	5f716966 	.inst	0x5f716966 ; undefined
    17ec:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    17f0:	6f697470 	uqshl	v16.2d, v3.2d, #41
    17f4:	645f736e 	fcmla	z14.h, p4/m, z27.h, z31.h, #270
    17f8:	62617369 	.inst	0x62617369 ; undefined
    17fc:	5300656c 	ubfx	w12, w11, #0, #26
    1800:	4e494454 	.inst	0x4e494454 ; undefined
    1804:	4e495f54 	.inst	0x4e495f54 ; undefined
    1808:	00343654 	.inst	0x00343654 ; NYI
    180c:	49445453 	.inst	0x49445453 ; undefined
    1810:	425f544e 	.inst	0x425f544e ; undefined
    1814:	5f455341 	.inst	0x5f455341 ; undefined
    1818:	52504552 	.inst	0x52504552 ; undefined
    181c:	5f736900 	.inst	0x5f736900 ; undefined
    1820:	6e676973 	.inst	0x6e676973 ; undefined
    1824:	53006465 	ubfx	w5, w3, #0, #26
    1828:	4e494454 	.inst	0x4e494454 ; undefined
    182c:	41425f54 	.inst	0x41425f54 ; undefined
    1830:	525f4553 	.inst	0x525f4553 ; undefined
    1834:	5f525045 	.inst	0x5f525045 ; undefined
    1838:	0054434f 	.inst	0x0054434f ; undefined
    183c:	72706572 	.inst	0x72706572 ; undefined
    1840:	44545300 	smlslb	z0.h, z24.b, z20.b
    1844:	5f544e49 	.inst	0x5f544e49 ; undefined
    1848:	45534142 	saddwb	z2.h, z10.h, z19.b
    184c:	5045525f 	adr	xzr, 8c296 <GPR_FRAME_SIZE+0x8c196>
    1850:	45445f52 	usubwt	z18.h, z26.h, z4.b
    1854:	65720043 	fmla	z3.h, p0/m, z2.h, z18.h
    1858:	6c5f7270 	ldnp	d16, d28, [x19, #496]
    185c:	53006e65 	ubfx	w5, w19, #0, #28
    1860:	4e494454 	.inst	0x4e494454 ; undefined
    1864:	41425f54 	.inst	0x41425f54 ; undefined
    1868:	525f4553 	.inst	0x525f4553 ; undefined
    186c:	5f525045 	.inst	0x5f525045 ; undefined
    1870:	52414843 	.inst	0x52414843 ; undefined
    1874:	54530053 	bc.cc	a787c <GPR_FRAME_SIZE+0xa777c>  // bc.lo, bc.ul, bc.last
    1878:	544e4944 	b.mi	9e1a0 <GPR_FRAME_SIZE+0x9e0a0>  // b.first
    187c:	4e49555f 	.inst	0x4e49555f ; undefined
    1880:	00323354 	.inst	0x00323354 ; NYI
    1884:	79745f6e 	ldrh	w14, [x27, #6702]
    1888:	6d006570 	stp	d16, d25, [x11]
    188c:	735f7861 	.inst	0x735f7861 ; undefined
    1890:	00657a69 	.inst	0x00657a69 ; undefined
    1894:	49445453 	.inst	0x49445453 ; undefined
    1898:	495f544e 	.inst	0x495f544e ; undefined
    189c:	3631544e 	tbz	w14, #6, 4324 <GPR_FRAME_SIZE+0x4224>
    18a0:	66756200 	.inst	0x66756200 ; undefined
    18a4:	6e656c5f 	umin	v31.8h, v2.8h, v5.8h
    18a8:	44545300 	smlslb	z0.h, z24.b, z20.b
    18ac:	5f544e49 	.inst	0x5f544e49 ; undefined
    18b0:	33544e49 	.inst	0x33544e49 ; undefined
    18b4:	54530032 	bc.cs	a78b8 <GPR_FRAME_SIZE+0xa77b8>  // bc.hs, bc.nlast
    18b8:	544e4944 	b.mi	9e1e0 <GPR_FRAME_SIZE+0x9e0e0>  // b.first
    18bc:	4e49555f 	.inst	0x4e49555f ; undefined
    18c0:	00363154 	.inst	0x00363154 ; NYI
    18c4:	49445453 	.inst	0x49445453 ; undefined
    18c8:	495f544e 	.inst	0x495f544e ; undefined
    18cc:	0038544e 	.inst	0x0038544e ; NYI
    18d0:	746e6975 	.inst	0x746e6975 ; undefined
    18d4:	53003631 	ubfx	w17, w17, #0, #14
    18d8:	4e494454 	.inst	0x4e494454 ; undefined
    18dc:	4e555f54 	.inst	0x4e555f54 ; undefined
    18e0:	004e4f49 	.inst	0x004e4f49 ; undefined
    18e4:	69676964 	ldpsw	x4, x26, [x11, #-200]
    18e8:	69750074 	ldpsw	x20, x0, [x3, #-88]
    18ec:	5f38746e 	sqshl	s14, s3, #24
    18f0:	615f6f74 	.inst	0x615f6f74 ; undefined
    18f4:	69696373 	ldpsw	x19, x24, [x27, #-184]
    18f8:	6168635f 	.inst	0x6168635f ; undefined
    18fc:	6e750072 	uaddl2	v18.4s, v3.8h, v21.8h
    1900:	6e676973 	.inst	0x6e676973 ; undefined
    1904:	765f6465 	.inst	0x765f6465 ; undefined
    1908:	65756c61 	fnmls	z1.h, p3/m, z3.h, z21.h
    190c:	44545300 	smlslb	z0.h, z24.b, z20.b
    1910:	5f544e49 	.inst	0x5f544e49 ; undefined
    1914:	544e4955 	bc.pl	9e23c <GPR_FRAME_SIZE+0x9e13c>  // bc.nfrst
    1918:	54530038 	bc.hi	a791c <GPR_FRAME_SIZE+0xa781c>  // bc.pmore
    191c:	544e4944 	b.mi	9e244 <GPR_FRAME_SIZE+0x9e144>  // b.first
    1920:	5341425f 	.inst	0x5341425f ; undefined
    1924:	45525f45 	usubwt	z5.h, z26.h, z18.b
    1928:	425f5250 	.inst	0x425f5250 ; undefined
    192c:	53004e49 	ubfx	w9, w18, #0, #20
    1930:	4e494454 	.inst	0x4e494454 ; undefined
    1934:	41425f54 	.inst	0x41425f54 ; undefined
    1938:	525f4553 	.inst	0x525f4553 ; undefined
    193c:	5f525045 	.inst	0x5f525045 ; undefined
    1940:	00584548 	.inst	0x00584548 ; undefined
    1944:	49445453 	.inst	0x49445453 ; undefined
    1948:	545f544e 	b.al	c03d0 <GPR_FRAME_SIZE+0xc02d0>
    194c:	53455059 	.inst	0x53455059 ; undefined
    1950:	64747300 	.inst	0x64747300 ; undefined
    1954:	5f746e69 	.inst	0x5f746e69 ; undefined
    1958:	615f6f74 	.inst	0x615f6f74 ; undefined
    195c:	69696373 	ldpsw	x19, x24, [x27, #-184]
    1960:	44545300 	smlslb	z0.h, z24.b, z20.b
    1964:	5f544e49 	.inst	0x5f544e49 ; undefined
    1968:	544e4955 	bc.pl	9e290 <GPR_FRAME_SIZE+0x9e190>  // bc.nfrst
    196c:	73003436 	.inst	0x73003436 ; undefined
    1970:	6f637274 	fcmla	v20.8h, v19.8h, v3.h[1], #270
    1974:	6e007970 	ext	v16.16b, v11.16b, v0.16b, #15
    1978:	74616765 	.inst	0x74616765 ; undefined
    197c:	00657669 	.inst	0x00657669 ; undefined
    1980:	636d656d 	.inst	0x636d656d ; undefined
    1984:	34367970 	cbz	w16, 6e8b0 <GPR_FRAME_SIZE+0x6e7b0>
    1988:	696c615f 	ldpsw	xzr, x24, [x10, #-160]
    198c:	64656e67 	.inst	0x64656e67 ; undefined
    1990:	7a697300 	.inst	0x7a697300 ; undefined
    1994:	74735f65 	.inst	0x74735f65 ; undefined
    1998:	00747261 	.inst	0x00747261 ; undefined
    199c:	74736574 	.inst	0x74736574 ; undefined
    19a0:	6d656d5f 	ldp	d31, d27, [x10, #-432]
    19a4:	00797063 	.inst	0x00797063 ; undefined
    19a8:	6d656d5f 	ldp	d31, d27, [x10, #-432]
    19ac:	36797063 	tbz	w3, #15, 47b8 <GPR_FRAME_SIZE+0x46b8>
    19b0:	41500034 	.inst	0x41500034 ; undefined
    19b4:	5f43494e 	.inst	0x5f43494e ; undefined
    19b8:	49474552 	.inst	0x49474552 ; undefined
    19bc:	52455453 	.inst	0x52455453 ; undefined
    19c0:	61760053 	.inst	0x61760053 ; undefined
    19c4:	7365756c 	.inst	0x7365756c ; undefined
    19c8:	676f6c00 	.inst	0x676f6c00 ; undefined
    19cc:	6765725f 	.inst	0x6765725f ; undefined
    19d0:	65747369 	fnmls	z9.h, p4/m, z27.h, z20.h
    19d4:	5f007372 	.inst	0x5f007372 ; undefined
    19d8:	5f4d5241 	.inst	0x5f4d5241 ; undefined
    19dc:	5f524146 	.inst	0x5f524146 ; undefined
    19e0:	00314c45 	.inst	0x00314c45 ; NYI
    19e4:	4d52415f 	.inst	0x4d52415f ; undefined
    19e8:	5241465f 	.inst	0x5241465f ; undefined
    19ec:	324c455f 	.inst	0x324c455f ; undefined
    19f0:	676f6c00 	.inst	0x676f6c00 ; undefined
    19f4:	6378655f 	.inst	0x6378655f ; undefined
    19f8:	69747065 	ldpsw	x5, x28, [x3, #-96]
    19fc:	695f6e6f 	ldpsw	x15, x27, [x19, #248]
    1a00:	006f666e 	.inst	0x006f666e ; undefined
    1a04:	5f676572 	.inst	0x5f676572 ; undefined
    1a08:	41500076 	.inst	0x41500076 ; undefined
    1a0c:	5f43494e 	.inst	0x5f43494e ; undefined
    1a10:	454c4946 	uaddwb	z6.h, z10.h, z12.b
    1a14:	4655425f 	.inst	0x4655425f ; undefined
    1a18:	5a49535f 	.inst	0x5a49535f ; undefined
    1a1c:	44470045 	.inst	0x44470045 ; undefined
    1a20:	61665f42 	.inst	0x61665f42 ; undefined
    1a24:	415f0072 	.inst	0x415f0072 ; undefined
    1a28:	455f4d52 	uaddwt	z18.h, z10.h, z31.b
    1a2c:	455f524c 	ssubwb	z12.h, z18.h, z31.b
    1a30:	5f00314c 	.inst	0x5f00314c ; undefined
    1a34:	5f4d5241 	.inst	0x5f4d5241 ; undefined
    1a38:	5f524c45 	.inst	0x5f524c45 ; undefined
    1a3c:	00324c45 	.inst	0x00324c45 ; NYI
    1a40:	6e5f6c65 	.inst	0x6e5f6c65 ; undefined
    1a44:	73656d61 	.inst	0x73656d61 ; undefined
    1a48:	73696400 	.inst	0x73696400 ; undefined
    1a4c:	656c6261 	fnmls	z1.h, p0/m, z19.h, z12.h
    1a50:	44470064 	.inst	0x44470064 ; undefined
    1a54:	73655f42 	.inst	0x73655f42 ; undefined
    1a58:	44470072 	.inst	0x44470072 ; undefined
    1a5c:	70735f42 	adr	x2, e8647 <GPR_FRAME_SIZE+0xe8547>
    1a60:	5f007273 	.inst	0x5f007273 ; undefined
    1a64:	5f4d5241 	.inst	0x5f4d5241 ; undefined
    1a68:	5f525345 	.inst	0x5f525345 ; undefined
    1a6c:	00324c45 	.inst	0x00324c45 ; NYI
    1a70:	4d52415f 	.inst	0x4d52415f ; undefined
    1a74:	5350535f 	.inst	0x5350535f ; undefined
    1a78:	4c455f52 	.inst	0x4c455f52 ; undefined
    1a7c:	415f0031 	.inst	0x415f0031 ; undefined
    1a80:	535f4d52 	.inst	0x535f4d52 ; undefined
    1a84:	5f525350 	.inst	0x5f525350 ; undefined
    1a88:	00324c45 	.inst	0x00324c45 ; NYI
    1a8c:	494e4150 	.inst	0x494e4150 ; undefined
    1a90:	45525f43 	usubwt	z3.h, z26.h, z18.b
    1a94:	4e4f5341 	luti4	v1.8h, {v26.8h-v27.8h}, v15[2]
    1a98:	4e415000 	luti4	v0.8h, {v0.8h-v1.8h}, v1[2]
    1a9c:	435f4349 	.inst	0x435f4349 ; undefined
    1aa0:	66004c4f 	.inst	0x66004c4f ; undefined
    1aa4:	765f746d 	.inst	0x765f746d ; undefined
    1aa8:	65756c61 	fnmls	z1.h, p3/m, z3.h, z21.h
    1aac:	6e617000 	uabdl2	v0.4s, v0.8h, v1.8h
    1ab0:	6d5f6369 	ldp	d9, d24, [x27, #496]
    1ab4:	61737365 	.inst	0x61737365 ; undefined
    1ab8:	625f6567 	.inst	0x625f6567 ; undefined
    1abc:	65666675 	fnmls	z21.h, p1/m, z19.h, z6.h
    1ac0:	5f780072 	.inst	0x5f780072 ; undefined
    1ac4:	00676572 	.inst	0x00676572 ; undefined
    1ac8:	5f424447 	.inst	0x5f424447 ; undefined
    1acc:	00726c65 	.inst	0x00726c65 ; undefined
    1ad0:	4d52415f 	.inst	0x4d52415f ; undefined
    1ad4:	5253455f 	.inst	0x5253455f ; undefined
    1ad8:	314c455f 	cmn	w10, #0x311, lsl #12
    1adc:	676f6c00 	.inst	0x676f6c00 ; undefined
    1ae0:	7379735f 	.inst	0x7379735f ; undefined
    1ae4:	5f6d6574 	.inst	0x5f6d6574 ; undefined
    1ae8:	6f666e69 	.inst	0x6f666e69 ; undefined
    1aec:	72756300 	.inst	0x72756300 ; undefined
    1af0:	746e6572 	.inst	0x746e6572 ; undefined
    1af4:	006c655f 	.inst	0x006c655f ; undefined
    1af8:	696e6170 	ldpsw	x16, x24, [x11, #-144]
    1afc:	69665f63 	ldpsw	x3, x23, [x27, #-208]
    1b00:	625f656c 	.inst	0x625f656c ; undefined
    1b04:	65666675 	fnmls	z21.h, p1/m, z19.h, z6.h
    1b08:	65720072 	fmla	z18.h, p0/m, z3.h, z18.h
    1b0c:	006e5f67 	.inst	0x006e5f67 ; undefined
    1b10:	6e61705f 	uabdl2	v31.4s, v2.8h, v1.8h
    1b14:	655f6369 	fcmeq	p9.h, p0/z, z27.h, z31.h
    1b18:	70656378 	adr	x24, cc787 <GPR_FRAME_SIZE+0xcc687>
    1b1c:	6e6f6974 	.inst	0x6e6f6974 ; undefined
    1b20:	7661735f 	.inst	0x7661735f ; undefined
    1b24:	70675f65 	adr	x5, d0713 <GPR_FRAME_SIZE+0xd0613>
    1b28:	6e690072 	uaddl2	v18.4s, v3.8h, v9.8h
    1b2c:	705f7469 	adr	x9, c09bb <GPR_FRAME_SIZE+0xc08bb>
    1b30:	63696e61 	.inst	0x63696e61 ; undefined
    1b34:	4e415000 	luti4	v0.8h, {v0.8h-v1.8h}, v1[2]
    1b38:	4d5f4349 	.inst	0x4d5f4349 ; undefined
    1b3c:	41535345 	.inst	0x41535345 ; undefined
    1b40:	425f4547 	.inst	0x425f4547 ; undefined
    1b44:	505f4655 	adr	x21, c040e <GPR_FRAME_SIZE+0xc030e>
    1b48:	50005254 	adr	x20, 2592 <GPR_FRAME_SIZE+0x2492>
    1b4c:	43494e41 	.inst	0x43494e41 ; undefined
    1b50:	4e494c5f 	.inst	0x4e494c5f ; undefined
    1b54:	41500045 	.inst	0x41500045 ; undefined
    1b58:	5f43494e 	.inst	0x5f43494e ; undefined
    1b5c:	454c4946 	uaddwb	z6.h, z10.h, z12.b
    1b60:	4655425f 	.inst	0x4655425f ; undefined
    1b64:	5254505f 	.inst	0x5254505f ; undefined
    1b68:	6e617000 	uabdl2	v0.4s, v0.8h, v1.8h
    1b6c:	725f6369 	.inst	0x725f6369 ; undefined
    1b70:	6f736165 	umlsl2	v5.4s, v11.8h, v3.h[3]
    1b74:	74735f6e 	.inst	0x74735f6e ; undefined
    1b78:	6e650072 	uaddl2	v18.4s, v3.8h, v5.8h
    1b7c:	656c6261 	fnmls	z1.h, p0/m, z19.h, z12.h
    1b80:	65730064 	fmla	z4.h, p0/m, z3.h, z19.h
    1b84:	61705f74 	.inst	0x61705f74 ; undefined
    1b88:	0063696e 	.inst	0x0063696e ; undefined
    1b8c:	65637865 	fnmls	z5.h, p6/m, z3.h, z3.h
    1b90:	6f697470 	uqshl	v16.2d, v3.2d, #41
    1b94:	65725f6e 	fnmla	z14.h, p7/m, z27.h, z18.h
    1b98:	616e5f67 	.inst	0x616e5f67 ; undefined
    1b9c:	0073656d 	.inst	0x0073656d ; undefined
    1ba0:	494e4150 	.inst	0x494e4150 ; undefined
    1ba4:	454d5f43 	usubwt	z3.h, z26.h, z13.b
    1ba8:	47415353 	.inst	0x47415353 ; undefined
    1bac:	55425f45 	.inst	0x55425f45 ; undefined
    1bb0:	49535f46 	.inst	0x49535f46 ; undefined
    1bb4:	4700455a 	.inst	0x4700455a ; undefined
    1bb8:	33564349 	.inst	0x33564349 ; undefined
    1bbc:	4d52415f 	.inst	0x4d52415f ; undefined
    1bc0:	4343495f 	.inst	0x4343495f ; undefined
    1bc4:	5247495f 	.inst	0x5247495f ; undefined
    1bc8:	314e4550 	adds	w16, w10, #0x391, lsl #12
    1bcc:	314c455f 	cmn	w10, #0x311, lsl #12
    1bd0:	314c455f 	cmn	w10, #0x311, lsl #12
    1bd4:	6972775f 	ldpsw	xzr, x29, [x26, #-112]
    1bd8:	47006574 	.inst	0x47006574 ; undefined
    1bdc:	49646369 	.inst	0x49646369 ; undefined
    1be0:	6f697270 	fcmla	v16.8h, v19.8h, v9.h[1], #270
    1be4:	79746972 	ldrh	w18, [x11, #6708]
    1be8:	63694700 	.inst	0x63694700 ; undefined
    1bec:	70795464 	adr	x4, f467b <GPR_FRAME_SIZE+0xf457b>
    1bf0:	63007265 	.inst	0x63007265 ; undefined
    1bf4:	00726c74 	.inst	0x00726c74 ; undefined
    1bf8:	5f78616d 	.inst	0x5f78616d ; undefined
    1bfc:	00697073 	.inst	0x00697073 ; undefined
    1c00:	56434947 	.inst	0x56434947 ; undefined
    1c04:	49475f33 	.inst	0x49475f33 ; undefined
    1c08:	575f5243 	.inst	0x575f5243 ; undefined
    1c0c:	52454b41 	.inst	0x52454b41 ; undefined
    1c10:	6165725f 	.inst	0x6165725f ; undefined
    1c14:	65720064 	fmla	z4.h, p0/m, z3.h, z18.h
    1c18:	00323367 	.inst	0x00323367 ; NYI
    1c1c:	36676572 	tbz	w18, #12, 8c8 <GPR_FRAME_SIZE+0x7c8>
    1c20:	74705f34 	.inst	0x74705f34 ; undefined
    1c24:	69470072 	ldpsw	x18, x0, [x3, #56]
    1c28:	72496463 	.inst	0x72496463 ; undefined
    1c2c:	6574756f 	fnmls	z15.h, p5/m, z11.h, z20.h
    1c30:	49470072 	.inst	0x49470072 ; undefined
    1c34:	5f335643 	.inst	0x5f335643 ; undefined
    1c38:	656b6177 	fnmls	z23.h, p0/m, z11.h, z11.h
    1c3c:	6465725f 	.inst	0x6465725f ; undefined
    1c40:	72747369 	.inst	0x72747369 ; undefined
    1c44:	74756269 	.inst	0x74756269 ; undefined
    1c48:	7200726f 	ands	w15, w19, #0x1fffffff
    1c4c:	745f6765 	.inst	0x745f6765 ; undefined
    1c50:	43494700 	.inst	0x43494700 ; undefined
    1c54:	475f3356 	.inst	0x475f3356 ; undefined
    1c58:	5f524349 	.inst	0x5f524349 ; undefined
    1c5c:	454b4157 	saddwb	z23.h, z10.h, z11.b
    1c60:	72775f52 	.inst	0x72775f52 ; undefined
    1c64:	00657469 	.inst	0x00657469 ; undefined
    1c68:	56434947 	.inst	0x56434947 ; undefined
    1c6c:	52415f33 	.inst	0x52415f33 ; undefined
    1c70:	43495f4d 	.inst	0x43495f4d ; undefined
    1c74:	4f455f43 	.inst	0x4f455f43 ; undefined
    1c78:	5f315249 	fmls	h9, h18, v1.h[3]
    1c7c:	5f314c45 	.inst	0x5f314c45 ; undefined
    1c80:	74697277 	.inst	0x74697277 ; undefined
    1c84:	69470065 	ldpsw	x5, x0, [x3, #56]
    1c88:	67496463 	.inst	0x67496463 ; undefined
    1c8c:	70756f72 	adr	x18, eca7b <GPR_FRAME_SIZE+0xec97b>
    1c90:	49470072 	.inst	0x49470072 ; undefined
    1c94:	5f335643 	.inst	0x5f335643 ; undefined
    1c98:	5f4d5241 	.inst	0x5f4d5241 ; undefined
    1c9c:	5f434349 	.inst	0x5f434349 ; undefined
    1ca0:	31524149 	adds	w9, w10, #0x490, lsl #12
    1ca4:	314c455f 	cmn	w10, #0x311, lsl #12
    1ca8:	6165725f 	.inst	0x6165725f ; undefined
    1cac:	49470064 	.inst	0x49470064 ; undefined
    1cb0:	5f335643 	.inst	0x5f335643 ; undefined
    1cb4:	44434947 	umlalb	z7.h, z10.b, z3.b
    1cb8:	4f52495f 	.inst	0x4f52495f ; undefined
    1cbc:	52455455 	.inst	0x52455455 ; undefined
    1cc0:	5f46425f 	.inst	0x5f46425f ; undefined
    1cc4:	5f746573 	.inst	0x5f746573 ; undefined
    1cc8:	65746e49 	fnmls	z9.h, p3/m, z18.h, z20.h
    1ccc:	70757272 	adr	x18, ecb1b <GPR_FRAME_SIZE+0xeca1b>
    1cd0:	6f525f74 	.inst	0x6f525f74 ; undefined
    1cd4:	6e697475 	uabd	v21.8h, v3.8h, v9.8h
    1cd8:	6f4d5f67 	.inst	0x6f4d5f67 ; undefined
    1cdc:	47006564 	.inst	0x47006564 ; undefined
    1ce0:	33564349 	.inst	0x33564349 ; undefined
    1ce4:	4349475f 	.inst	0x4349475f ; undefined
    1ce8:	52495f44 	.inst	0x52495f44 ; undefined
    1cec:	4554554f 	ssubwt	z15.h, z10.h, z20.b
    1cf0:	46425f52 	.inst	0x46425f52 ; undefined
    1cf4:	7465735f 	.inst	0x7465735f ; undefined
    1cf8:	6666415f 	.inst	0x6666415f ; undefined
    1cfc:	65720030 	fmla	z16.h, p0/m, z1.h, z18.h
    1d00:	00343667 	.inst	0x00343667 ; NYI
    1d04:	74726175 	.inst	0x74726175 ; undefined
    1d08:	7172695f 	cmp	w10, #0xc9a, lsl #12
    1d0c:	43494700 	.inst	0x43494700 ; undefined
    1d10:	615f3356 	.inst	0x615f3356 ; undefined
    1d14:	695f6d72 	ldpsw	x18, x27, [x11, #248]
    1d18:	7265746e 	.inst	0x7265746e ; undefined
    1d1c:	65636166 	fnmls	z6.h, p0/m, z11.h, z3.h
    1d20:	616e655f 	.inst	0x616e655f ; undefined
    1d24:	00656c62 	.inst	0x00656c62 ; undefined
    1d28:	56434947 	.inst	0x56434947 ; undefined
    1d2c:	49475f33 	.inst	0x49475f33 ; undefined
    1d30:	495f4443 	.inst	0x495f4443 ; undefined
    1d34:	52474643 	.inst	0x52474643 ; undefined
    1d38:	5f46425f 	.inst	0x5f46425f ; undefined
    1d3c:	00746573 	.inst	0x00746573 ; undefined
    1d40:	56434947 	.inst	0x56434947 ; undefined
    1d44:	65735f33 	fnmla	z19.h, p7/m, z25.h, z19.h
    1d48:	70735f74 	adr	x20, e8937 <GPR_FRAME_SIZE+0xe8837>
    1d4c:	72675f69 	.inst	0x72675f69 ; undefined
    1d50:	3170756f 	adds	w15, w11, #0xc1d, lsl #12
    1d54:	4700736e 	.inst	0x4700736e ; undefined
    1d58:	33564349 	.inst	0x33564349 ; undefined
    1d5c:	4349475f 	.inst	0x4349475f ; undefined
    1d60:	41575f52 	.inst	0x41575f52 ; undefined
    1d64:	5f52454b 	.inst	0x5f52454b ; undefined
    1d68:	735f4642 	.inst	0x735f4642 ; undefined
    1d6c:	505f7465 	adr	x5, c0bfa <GPR_FRAME_SIZE+0xc0afa>
    1d70:	65636f72 	fnmls	z18.h, p3/m, z27.h, z3.h
    1d74:	726f7373 	.inst	0x726f7373 ; undefined
    1d78:	65656c53 	fnmls	z19.h, p3/m, z2.h, z5.h
    1d7c:	49470070 	.inst	0x49470070 ; undefined
    1d80:	5f335643 	.inst	0x5f335643 ; undefined
    1d84:	44434947 	umlalb	z7.h, z10.b, z3.b
    1d88:	4f52495f 	.inst	0x4f52495f ; undefined
    1d8c:	52455455 	.inst	0x52455455 ; undefined
    1d90:	6972775f 	ldpsw	xzr, x29, [x26, #-112]
    1d94:	47006574 	.inst	0x47006574 ; undefined
    1d98:	33564349 	.inst	0x33564349 ; undefined
    1d9c:	4349475f 	.inst	0x4349475f ; undefined
    1da0:	41575f52 	.inst	0x41575f52 ; undefined
    1da4:	5f52454b 	.inst	0x5f52454b ; undefined
    1da8:	675f4642 	.inst	0x675f4642 ; undefined
    1dac:	435f7465 	.inst	0x435f7465 ; undefined
    1db0:	646c6968 	.inst	0x646c6968 ; undefined
    1db4:	416e6572 	.inst	0x416e6572 ; undefined
    1db8:	65656c73 	fnmls	z19.h, p3/m, z3.h, z5.h
    1dbc:	65720070 	fmla	z16.h, p0/m, z3.h, z18.h
    1dc0:	5f323367 	.inst	0x5f323367 ; undefined
    1dc4:	00727470 	.inst	0x00727470 ; undefined
    1dc8:	72636947 	.inst	0x72636947 ; undefined
    1dcc:	656b6157 	fnmls	z23.h, p0/m, z10.h, z11.h
    1dd0:	49470072 	.inst	0x49470072 ; undefined
    1dd4:	5f335643 	.inst	0x5f335643 ; undefined
    1dd8:	5f746573 	.inst	0x5f746573 ; undefined
    1ddc:	6576656c 	fnmls	z12.h, p1/m, z11.h, z22.h
    1de0:	65735f6c 	fnmla	z12.h, p7/m, z27.h, z19.h
    1de4:	7469736e 	.inst	0x7469736e ; undefined
    1de8:	00657669 	.inst	0x00657669 ; undefined
    1dec:	746f6c73 	.inst	0x746f6c73 ; undefined
    1df0:	43494700 	.inst	0x43494700 ; undefined
    1df4:	475f3356 	.inst	0x475f3356 ; undefined
    1df8:	5f444349 	.inst	0x5f444349 ; undefined
    1dfc:	554f5249 	.inst	0x554f5249 ; undefined
    1e00:	5f524554 	.inst	0x5f524554 ; undefined
    1e04:	735f4642 	.inst	0x735f4642 ; undefined
    1e08:	415f7465 	.inst	0x415f7465 ; undefined
    1e0c:	00326666 	.inst	0x00326666 ; NYI
    1e10:	56434947 	.inst	0x56434947 ; undefined
    1e14:	65735f33 	fnmla	z19.h, p7/m, z25.h, z19.h
    1e18:	64655f74 	.inst	0x64655f74 ; undefined
    1e1c:	745f6567 	.inst	0x745f6567 ; undefined
    1e20:	67676972 	.inst	0x67676972 ; undefined
    1e24:	64657265 	.inst	0x64657265 ; undefined
    1e28:	72676900 	.inst	0x72676900 ; undefined
    1e2c:	7270756f 	.inst	0x7270756f ; undefined
    1e30:	43494700 	.inst	0x43494700 ; undefined
    1e34:	475f3356 	.inst	0x475f3356 ; undefined
    1e38:	5f444349 	.inst	0x5f444349 ; undefined
    1e3c:	4f524749 	.inst	0x4f524749 ; undefined
    1e40:	5f525055 	.inst	0x5f525055 ; undefined
    1e44:	74697277 	.inst	0x74697277 ; undefined
    1e48:	74690065 	.inst	0x74690065 ; undefined
    1e4c:	656e696c 	fnmls	z12.h, p2/m, z11.h, z14.h
    1e50:	49470073 	.inst	0x49470073 ; undefined
    1e54:	5f335643 	.inst	0x5f335643 ; undefined
    1e58:	5f746573 	.inst	0x5f746573 ; undefined
    1e5c:	6f697270 	fcmla	v16.8h, v19.8h, v9.h[1], #270
    1e60:	79746972 	ldrh	w18, [x11, #6708]
    1e64:	43494700 	.inst	0x43494700 ; undefined
    1e68:	475f3356 	.inst	0x475f3356 ; undefined
    1e6c:	5f444349 	.inst	0x5f444349 ; undefined
    1e70:	4e455349 	luti4	v9.8h, {v26.8h-v27.8h}, v5[2]
    1e74:	454c4241 	saddwb	z1.h, z18.h, z12.b
    1e78:	65735f52 	fnmla	z18.h, p7/m, z26.h, z19.h
    1e7c:	69625f74 	ldpsw	x20, x23, [x27, #-240]
    1e80:	49470074 	.inst	0x49470074 ; undefined
    1e84:	5f335643 	.inst	0x5f335643 ; undefined
    1e88:	74756f72 	.inst	0x74756f72 ; undefined
    1e8c:	70735f65 	adr	x5, e8a7b <GPR_FRAME_SIZE+0xe897b>
    1e90:	6f745f69 	.inst	0x6f745f69 ; undefined
    1e94:	6c65735f 	ldnp	d31, d28, [x26, #-432]
    1e98:	69470066 	ldpsw	x6, x0, [x3, #56]
    1e9c:	74436463 	.inst	0x74436463 ; undefined
    1ea0:	4700726c 	.inst	0x4700726c ; undefined
    1ea4:	33564349 	.inst	0x33564349 ; undefined
    1ea8:	4349475f 	.inst	0x4349475f ; undefined
    1eac:	50495f44 	adr	x4, 94a96 <GPR_FRAME_SIZE+0x94996>
    1eb0:	524f4952 	.inst	0x524f4952 ; undefined
    1eb4:	52595449 	.inst	0x52595449 ; undefined
    1eb8:	6972775f 	ldpsw	xzr, x29, [x26, #-112]
    1ebc:	73006574 	.inst	0x73006574 ; undefined
    1ec0:	74666968 	.inst	0x74666968 ; undefined
    1ec4:	70797400 	adr	x0, f4d47 <GPR_FRAME_SIZE+0xf4c47>
    1ec8:	47007265 	.inst	0x47007265 ; undefined
    1ecc:	33564349 	.inst	0x33564349 ; undefined
    1ed0:	4d52415f 	.inst	0x4d52415f ; undefined
    1ed4:	4343495f 	.inst	0x4343495f ; undefined
    1ed8:	4552535f 	ssubwb	z31.h, z26.h, z18.b
    1edc:	314c455f 	cmn	w10, #0x311, lsl #12
    1ee0:	6972775f 	ldpsw	xzr, x29, [x26, #-112]
    1ee4:	61006574 	.inst	0x61006574 ; undefined
    1ee8:	65656c73 	fnmls	z19.h, p3/m, z3.h, z5.h
    1eec:	49470070 	.inst	0x49470070 ; undefined
    1ef0:	5f335643 	.inst	0x5f335643 ; undefined
    1ef4:	44434947 	umlalb	z7.h, z10.b, z3.b
    1ef8:	4643495f 	.inst	0x4643495f ; undefined
    1efc:	725f5247 	.inst	0x725f5247 ; undefined
    1f00:	00646165 	.inst	0x00646165 ; undefined
    1f04:	56434947 	.inst	0x56434947 ; undefined
    1f08:	49475f33 	.inst	0x49475f33 ; undefined
    1f0c:	435f4443 	.inst	0x435f4443 ; undefined
    1f10:	5f524c54 	.inst	0x5f524c54 ; undefined
    1f14:	735f4642 	.inst	0x735f4642 ; undefined
    1f18:	455f7465 	smullt	z5.h, z3.b, z31.b
    1f1c:	6c62616e 	ldnp	d14, d24, [x11, #-480]
    1f20:	70724765 	adr	x5, e680f <GPR_FRAME_SIZE+0xe670f>
    1f24:	00534e31 	.inst	0x00534e31 ; undefined
    1f28:	64636947 	.inst	0x64636947 ; undefined
    1f2c:	67666349 	.inst	0x67666349 ; undefined
    1f30:	49470072 	.inst	0x49470072 ; undefined
    1f34:	5f335643 	.inst	0x5f335643 ; undefined
    1f38:	5f4d5241 	.inst	0x5f4d5241 ; undefined
    1f3c:	5f434349 	.inst	0x5f434349 ; undefined
    1f40:	5f524d50 	.inst	0x5f524d50 ; undefined
    1f44:	5f314c45 	.inst	0x5f314c45 ; undefined
    1f48:	74697277 	.inst	0x74697277 ; undefined
    1f4c:	72690065 	.inst	0x72690065 ; undefined
    1f50:	6f745f71 	.inst	0x6f745f71 ; undefined
    1f54:	006e656b 	.inst	0x006e656b ; undefined
    1f58:	56434947 	.inst	0x56434947 ; undefined
    1f5c:	49475f33 	.inst	0x49475f33 ; undefined
    1f60:	495f4443 	.inst	0x495f4443 ; undefined
    1f64:	554f5247 	.inst	0x554f5247 ; undefined
    1f68:	725f5250 	.inst	0x725f5250 ; undefined
    1f6c:	00646165 	.inst	0x00646165 ; undefined
    1f70:	56434947 	.inst	0x56434947 ; undefined
    1f74:	49475f33 	.inst	0x49475f33 ; undefined
    1f78:	495f4443 	.inst	0x495f4443 ; undefined
    1f7c:	54554f52 	bc.cs	ac964 <GPR_FRAME_SIZE+0xac864>  // bc.hs, bc.nlast
    1f80:	425f5245 	.inst	0x425f5245 ; undefined
    1f84:	65735f46 	fnmla	z6.h, p7/m, z26.h, z19.h
    1f88:	66415f74 	.inst	0x66415f74 ; undefined
    1f8c:	47003166 	.inst	0x47003166 ; undefined
    1f90:	33564349 	.inst	0x33564349 ; undefined
    1f94:	4349475f 	.inst	0x4349475f ; undefined
    1f98:	54435f44 	b.mi	88b80 <GPR_FRAME_SIZE+0x88a80>  // b.first
    1f9c:	775f524c 	.inst	0x775f524c ; undefined
    1fa0:	65746972 	fnmls	z18.h, p2/m, z11.h, z20.h
    1fa4:	43494700 	.inst	0x43494700 ; undefined
    1fa8:	475f3356 	.inst	0x475f3356 ; undefined
    1fac:	5f444349 	.inst	0x5f444349 ; undefined
    1fb0:	554f5249 	.inst	0x554f5249 ; undefined
    1fb4:	5f524554 	.inst	0x5f524554 ; undefined
    1fb8:	735f4642 	.inst	0x735f4642 ; undefined
    1fbc:	415f7465 	.inst	0x415f7465 ; undefined
    1fc0:	00336666 	.inst	0x00336666 ; NYI
    1fc4:	56434947 	.inst	0x56434947 ; undefined
    1fc8:	49475f33 	.inst	0x49475f33 ; undefined
    1fcc:	495f4443 	.inst	0x495f4443 ; undefined
    1fd0:	4f495250 	.inst	0x4f495250 ; undefined
    1fd4:	59544952 	.inst	0x59544952 ; undefined
    1fd8:	65725f52 	fnmla	z18.h, p7/m, z26.h, z18.h
    1fdc:	47006461 	.inst	0x47006461 ; undefined
    1fe0:	33564349 	.inst	0x33564349 ; undefined
    1fe4:	4349475f 	.inst	0x4349475f ; undefined
    1fe8:	50495f44 	adr	x4, 94bd2 <GPR_FRAME_SIZE+0x94ad2>
    1fec:	524f4952 	.inst	0x524f4952 ; undefined
    1ff0:	52595449 	.inst	0x52595449 ; undefined
    1ff4:	5f46425f 	.inst	0x5f46425f ; undefined
    1ff8:	00746573 	.inst	0x00746573 ; undefined
    1ffc:	56434947 	.inst	0x56434947 ; undefined
    2000:	49475f33 	.inst	0x49475f33 ; undefined
    2004:	495f4443 	.inst	0x495f4443 ; undefined
    2008:	52474643 	.inst	0x52474643 ; undefined
    200c:	6972775f 	ldpsw	xzr, x29, [x26, #-112]
    2010:	47006574 	.inst	0x47006574 ; undefined
    2014:	33564349 	.inst	0x33564349 ; undefined
    2018:	6c61765f 	ldnp	d31, d29, [x18, #-496]
    201c:	74616469 	.inst	0x74616469 ; undefined
    2020:	70735f65 	adr	x5, e8c0f <GPR_FRAME_SIZE+0xe8b0f>
    2024:	64695f69 	.inst	0x64695f69 ; undefined
    2028:	43494700 	.inst	0x43494700 ; undefined
    202c:	475f3356 	.inst	0x475f3356 ; undefined
    2030:	5f444349 	.inst	0x5f444349 ; undefined
    2034:	45505954 	usubwb	z20.h, z10.h, z16.b
    2038:	65725f52 	fnmla	z18.h, p7/m, z26.h, z18.h
    203c:	47006461 	.inst	0x47006461 ; undefined
    2040:	33564349 	.inst	0x33564349 ; undefined
    2044:	4349475f 	.inst	0x4349475f ; undefined
    2048:	47495f44 	.inst	0x47495f44 ; undefined
    204c:	50554f52 	adr	x18, aca36 <GPR_FRAME_SIZE+0xac936>
    2050:	46425f52 	.inst	0x46425f52 ; undefined
    2054:	7465735f 	.inst	0x7465735f ; undefined
    2058:	43494700 	.inst	0x43494700 ; undefined
    205c:	725f3356 	.inst	0x725f3356 ; undefined
    2060:	6574756f 	fnmls	z15.h, p5/m, z11.h, z20.h
    2064:	6970735f 	ldpsw	xzr, x28, [x26, #-128]
    2068:	5f6f745f 	sqshl	d31, d2, #47
    206c:	00757063 	.inst	0x00757063 ; undefined
    2070:	65747962 	fnmls	z2.h, p6/m, z11.h, z20.h
    2074:	7864695f 	ldrh	wzr, [x10, x4]
    2078:	43494700 	.inst	0x43494700 ; undefined
    207c:	655f3356 	.inst	0x655f3356 ; undefined
    2080:	6c62616e 	ldnp	d14, d24, [x11, #-480]
    2084:	70735f65 	adr	x5, e8c73 <GPR_FRAME_SIZE+0xe8b73>
    2088:	49470069 	.inst	0x49470069 ; undefined
    208c:	5f335643 	.inst	0x5f335643 ; undefined
    2090:	44434947 	umlalb	z7.h, z10.b, z3.b
    2094:	5059545f 	adr	xzr, b4b1e <GPR_FRAME_SIZE+0xb4a1e>
    2098:	425f5245 	.inst	0x425f5245 ; undefined
    209c:	65675f46 	fnmla	z6.h, p7/m, z26.h, z7.h
    20a0:	54495f74 	bc.mi	94c8c <GPR_FRAME_SIZE+0x94b8c>  // bc.first
    20a4:	656e694c 	fnmls	z12.h, p2/m, z10.h, z14.h
    20a8:	6d754e73 	ldp	d19, d19, [x19, #-176]
    20ac:	00726562 	.inst	0x00726562 ; undefined
    20b0:	54524155 	bc.pl	a68d8 <GPR_FRAME_SIZE+0xa67d8>  // bc.nfrst
    20b4:	5253555f 	.inst	0x5253555f ; undefined
    20b8:	46425f32 	.inst	0x46425f32 ; undefined
    20bc:	7465675f 	.inst	0x7465675f ; undefined
    20c0:	45524f5f 	uaddwt	z31.h, z26.h, z18.b
    20c4:	52415500 	.inst	0x52415500 ; undefined
    20c8:	53555f54 	.inst	0x53555f54 ; undefined
    20cc:	425f3152 	.inst	0x425f3152 ; undefined
    20d0:	65675f46 	fnmla	z6.h, p7/m, z26.h, z7.h
    20d4:	53455f74 	.inst	0x53455f74 ; undefined
    20d8:	55004643 	.inst	0x55004643 ; undefined
    20dc:	5f545241 	.inst	0x5f545241 ; undefined
    20e0:	32525355 	.inst	0x32525355 ; undefined
    20e4:	5f46425f 	.inst	0x5f46425f ; undefined
    20e8:	5f746567 	.inst	0x5f746567 ; undefined
    20ec:	454c4449 	saddwt	z9.h, z2.h, z12.b
    20f0:	52415500 	.inst	0x52415500 ; undefined
    20f4:	5f4e5f54 	.inst	0x5f4e5f54 ; undefined
    20f8:	45534142 	saddwb	z2.h, z10.h, z19.b
    20fc:	52415500 	.inst	0x52415500 ; undefined
    2100:	46555f54 	.inst	0x46555f54 ; undefined
    2104:	425f5243 	.inst	0x425f5243 ; undefined
    2108:	65735f46 	fnmla	z6.h, p7/m, z26.h, z19.h
    210c:	46525f74 	.inst	0x46525f74 ; undefined
    2110:	00564944 	.inst	0x00564944 ; undefined
    2114:	54524155 	bc.pl	a693c <GPR_FRAME_SIZE+0xa683c>  // bc.nfrst
    2118:	5243555f 	.inst	0x5243555f ; undefined
    211c:	46425f34 	.inst	0x46425f34 ; undefined
    2120:	7465675f 	.inst	0x7465675f ; undefined
    2124:	454b575f 	ssubwt	z31.h, z26.h, z11.b
    2128:	4155004e 	.inst	0x4155004e ; undefined
    212c:	745f5452 	.inst	0x745f5452 ; undefined
    2130:	69665f78 	ldpsw	x24, x23, [x27, #-208]
    2134:	665f6f66 	.inst	0x665f6f66 ; undefined
    2138:	006c6c75 	.inst	0x006c6c75 ; undefined
    213c:	54524155 	bc.pl	a6964 <GPR_FRAME_SIZE+0xa6864>  // bc.nfrst
    2140:	5243555f 	.inst	0x5243555f ; undefined
    2144:	46425f31 	.inst	0x46425f31 ; undefined
    2148:	7465735f 	.inst	0x7465735f ; undefined
    214c:	5241555f 	.inst	0x5241555f ; undefined
    2150:	004e4554 	.inst	0x004e4554 ; undefined
    2154:	54524155 	bc.pl	a697c <GPR_FRAME_SIZE+0xa687c>  // bc.nfrst
    2158:	5243555f 	.inst	0x5243555f ; undefined
    215c:	46425f32 	.inst	0x46425f32 ; undefined
    2160:	7465735f 	.inst	0x7465735f ; undefined
    2164:	4558545f 	ssubwt	z31.h, z2.h, z24.b
    2168:	4155004e 	.inst	0x4155004e ; undefined
    216c:	555f5452 	.inst	0x555f5452 ; undefined
    2170:	5f325253 	fmls	h19, h18, v2.h[3]
    2174:	675f4642 	.inst	0x675f4642 ; undefined
    2178:	425f7465 	.inst	0x425f7465 ; undefined
    217c:	00444352 	.inst	0x00444352 ; undefined
    2180:	74726155 	.inst	0x74726155 ; undefined
    2184:	64787255 	.inst	0x64787255 ; undefined
    2188:	756c6156 	.inst	0x756c6156 ; undefined
    218c:	63750065 	.inst	0x63750065 ; undefined
    2190:	75003172 	.inst	0x75003172 ; undefined
    2194:	00327263 	.inst	0x00327263 ; NYI
    2198:	33726375 	.inst	0x33726375 ; undefined
    219c:	72637500 	.inst	0x72637500 ; undefined
    21a0:	41550034 	.inst	0x41550034 ; undefined
    21a4:	555f5452 	.inst	0x555f5452 ; undefined
    21a8:	5f315243 	fmls	h3, h18, v1.h[3]
    21ac:	735f4642 	.inst	0x735f4642 ; undefined
    21b0:	525f7465 	.inst	0x525f7465 ; undefined
    21b4:	45594452 	saddwt	z18.h, z2.h, z25.b
    21b8:	4155004e 	.inst	0x4155004e ; undefined
    21bc:	555f5452 	.inst	0x555f5452 ; undefined
    21c0:	5f315253 	fmls	h19, h18, v1.h[3]
    21c4:	64616572 	.inst	0x64616572 ; undefined
    21c8:	52535500 	.inst	0x52535500 ; undefined
    21cc:	52495f32 	.inst	0x52495f32 ; undefined
    21d0:	32575f51 	.inst	0x32575f51 ; undefined
    21d4:	49425f43 	.inst	0x49425f43 ; undefined
    21d8:	55005354 	.inst	0x55005354 ; undefined
    21dc:	5f545241 	.inst	0x5f545241 ; undefined
    21e0:	31525355 	adds	w21, w26, #0x494, lsl #12
    21e4:	5f46425f 	.inst	0x5f46425f ; undefined
    21e8:	5f746567 	.inst	0x5f746567 ; undefined
    21ec:	49544741 	.inst	0x49544741 ; undefined
    21f0:	4155004d 	.inst	0x4155004d ; undefined
    21f4:	555f5452 	.inst	0x555f5452 ; undefined
    21f8:	5f325253 	fmls	h19, h18, v2.h[3]
    21fc:	675f4642 	.inst	0x675f4642 ; undefined
    2200:	545f7465 	b.pl	c108c <GPR_FRAME_SIZE+0xc0f8c>  // b.nfrst
    2204:	00434458 	.inst	0x00434458 ; undefined
    2208:	54524155 	bc.pl	a6a30 <GPR_FRAME_SIZE+0xa6930>  // bc.nfrst
    220c:	4346555f 	.inst	0x4346555f ; undefined
    2210:	46425f52 	.inst	0x46425f52 ; undefined
    2214:	7465735f 	.inst	0x7465735f ; undefined
    2218:	4543445f 	saddwt	z31.h, z2.h, z3.b
    221c:	00455444 	.inst	0x00455444 ; undefined
    2220:	31727375 	adds	w21, w27, #0xc9c, lsl #12
    2224:	72737500 	.inst	0x72737500 ; undefined
    2228:	41550032 	.inst	0x41550032 ; undefined
    222c:	555f5452 	.inst	0x555f5452 ; undefined
    2230:	5f315243 	fmls	h3, h18, v1.h[3]
    2234:	64616572 	.inst	0x64616572 ; undefined
    2238:	72615500 	.inst	0x72615500 ; undefined
    223c:	63665574 	.inst	0x63665574 ; undefined
    2240:	6c615672 	ldnp	d18, d21, [x19, #-496]
    2244:	75006575 	.inst	0x75006575 ; undefined
    2248:	00726962 	.inst	0x00726962 ; undefined
    224c:	54524155 	bc.pl	a6a74 <GPR_FRAME_SIZE+0xa6974>  // bc.nfrst
    2250:	5243555f 	.inst	0x5243555f ; undefined
    2254:	46425f33 	.inst	0x46425f33 ; undefined
    2258:	7465735f 	.inst	0x7465735f ; undefined
    225c:	4458525f 	smlslb	z31.h, z18.b, z24.b
    2260:	5358554d 	.inst	0x5358554d ; undefined
    2264:	55004c45 	.inst	0x55004c45 ; undefined
    2268:	5f545241 	.inst	0x5f545241 ; undefined
    226c:	32524355 	.inst	0x32524355 ; undefined
    2270:	5f46425f 	.inst	0x5f46425f ; undefined
    2274:	5f746573 	.inst	0x5f746573 ; undefined
    2278:	54535253 	bc.cc	a8cc0 <GPR_FRAME_SIZE+0xa8bc0>  // bc.lo, bc.ul, bc.last
    227c:	52415500 	.inst	0x52415500 ; undefined
    2280:	43555f54 	.inst	0x43555f54 ; undefined
    2284:	775f3452 	.inst	0x775f3452 ; undefined
    2288:	65746972 	fnmls	z18.h, p2/m, z11.h, z20.h
    228c:	52415500 	.inst	0x52415500 ; undefined
    2290:	65725f54 	fnmla	z20.h, p7/m, z26.h, z18.h
    2294:	00746573 	.inst	0x00746573 ; undefined
    2298:	64787275 	.inst	0x64787275 ; undefined
    229c:	52415500 	.inst	0x52415500 ; undefined
    22a0:	53555f54 	.inst	0x53555f54 ; undefined
    22a4:	725f3252 	.inst	0x725f3252 ; undefined
    22a8:	00646165 	.inst	0x00646165 ; undefined
    22ac:	54524155 	bc.pl	a6ad4 <GPR_FRAME_SIZE+0xa69d4>  // bc.nfrst
    22b0:	5243555f 	.inst	0x5243555f ; undefined
    22b4:	46425f31 	.inst	0x46425f31 ; undefined
    22b8:	7465675f 	.inst	0x7465675f ; undefined
    22bc:	5354525f 	.inst	0x5354525f ; undefined
    22c0:	004e4544 	.inst	0x004e4544 ; undefined
    22c4:	54524155 	bc.pl	a6aec <GPR_FRAME_SIZE+0xa69ec>  // bc.nfrst
    22c8:	5253555f 	.inst	0x5253555f ; undefined
    22cc:	46425f31 	.inst	0x46425f31 ; undefined
    22d0:	7465675f 	.inst	0x7465675f ; undefined
    22d4:	4152465f 	.inst	0x4152465f ; undefined
    22d8:	5252454d 	.inst	0x5252454d ; undefined
    22dc:	52415500 	.inst	0x52415500 ; undefined
    22e0:	43555f54 	.inst	0x43555f54 ; undefined
    22e4:	425f3352 	.inst	0x425f3352 ; undefined
    22e8:	65675f46 	fnmla	z6.h, p7/m, z26.h, z7.h
    22ec:	41505f74 	.inst	0x41505f74 ; undefined
    22f0:	52524552 	.inst	0x52524552 ; undefined
    22f4:	55004e45 	.inst	0x55004e45 ; undefined
    22f8:	5f545241 	.inst	0x5f545241 ; undefined
    22fc:	34524355 	cbz	w21, a6b64 <GPR_FRAME_SIZE+0xa6a64>
    2300:	5f46425f 	.inst	0x5f46425f ; undefined
    2304:	5f746567 	.inst	0x5f746567 ; undefined
    2308:	4e454b42 	.inst	0x4e454b42 ; undefined
    230c:	52415500 	.inst	0x52415500 ; undefined
    2310:	43555f54 	.inst	0x43555f54 ; undefined
    2314:	425f3152 	.inst	0x425f3152 ; undefined
    2318:	65675f46 	fnmla	z6.h, p7/m, z26.h, z7.h
    231c:	52545f74 	.inst	0x52545f74 ; undefined
    2320:	4e455944 	uzp2	v4.8h, v10.8h, v5.8h
    2324:	52415500 	.inst	0x52415500 ; undefined
    2328:	43555f54 	.inst	0x43555f54 ; undefined
    232c:	425f3152 	.inst	0x425f3152 ; undefined
    2330:	65675f46 	fnmla	z6.h, p7/m, z26.h, z7.h
    2334:	52525f74 	.inst	0x52525f74 ; undefined
    2338:	4e455944 	uzp2	v4.8h, v10.8h, v5.8h
    233c:	74616400 	.inst	0x74616400 ; undefined
    2340:	61550061 	.inst	0x61550061 ; undefined
    2344:	6d557472 	ldp	d18, d29, [x3, #336]
    2348:	61567263 	.inst	0x61567263 ; undefined
    234c:	0065756c 	.inst	0x0065756c ; undefined
    2350:	54524155 	bc.pl	a6b78 <GPR_FRAME_SIZE+0xa6a78>  // bc.nfrst
    2354:	5253555f 	.inst	0x5253555f ; undefined
    2358:	46425f32 	.inst	0x46425f32 ; undefined
    235c:	7465675f 	.inst	0x7465675f ; undefined
    2360:	4658545f 	.inst	0x4658545f ; undefined
    2364:	41550045 	.inst	0x41550045 ; undefined
    2368:	555f5452 	.inst	0x555f5452 ; undefined
    236c:	5f524346 	.inst	0x5f524346 ; undefined
    2370:	735f4642 	.inst	0x735f4642 ; undefined
    2374:	545f7465 	b.pl	c1200 <GPR_FRAME_SIZE+0xc1100>  // b.nfrst
    2378:	004c5458 	.inst	0x004c5458 ; undefined
    237c:	74726155 	.inst	0x74726155 ; undefined
    2380:	33726355 	.inst	0x33726355 ; undefined
    2384:	756c6156 	.inst	0x756c6156 ; undefined
    2388:	6d750065 	ldp	d5, d0, [x3, #-176]
    238c:	55007263 	.inst	0x55007263 ; undefined
    2390:	5f545241 	.inst	0x5f545241 ; undefined
    2394:	31524355 	adds	w21, w26, #0x490, lsl #12
    2398:	5f46425f 	.inst	0x5f46425f ; undefined
    239c:	5f746567 	.inst	0x5f746567 ; undefined
    23a0:	504d5854 	adr	x20, 9ceaa <GPR_FRAME_SIZE+0x9cdaa>
    23a4:	4e455954 	uzp2	v20.8h, v10.8h, v5.8h
    23a8:	52415500 	.inst	0x52415500 ; undefined
    23ac:	42555f54 	.inst	0x42555f54 ; undefined
    23b0:	775f5249 	.inst	0x775f5249 ; undefined
    23b4:	65746972 	fnmls	z18.h, p2/m, z11.h, z20.h
    23b8:	52415500 	.inst	0x52415500 ; undefined
    23bc:	46555f54 	.inst	0x46555f54 ; undefined
    23c0:	425f5243 	.inst	0x425f5243 ; undefined
    23c4:	65735f46 	fnmla	z6.h, p7/m, z26.h, z19.h
    23c8:	58525f74 	ldr	x20, a6fb4 <GPR_FRAME_SIZE+0xa6eb4>
    23cc:	55004c54 	.inst	0x55004c54 ; undefined
    23d0:	5f545241 	.inst	0x5f545241 ; undefined
    23d4:	33524355 	.inst	0x33524355 ; undefined
    23d8:	6165725f 	.inst	0x6165725f ; undefined
    23dc:	41550064 	.inst	0x41550064 ; undefined
    23e0:	555f5452 	.inst	0x555f5452 ; undefined
    23e4:	5f315243 	fmls	h3, h18, v1.h[3]
    23e8:	735f4642 	.inst	0x735f4642 ; undefined
    23ec:	495f7465 	.inst	0x495f7465 ; undefined
    23f0:	004e4544 	.inst	0x004e4544 ; undefined
    23f4:	74726155 	.inst	0x74726155 ; undefined
    23f8:	64787455 	.inst	0x64787455 ; undefined
    23fc:	756c6156 	.inst	0x756c6156 ; undefined
    2400:	41550065 	.inst	0x41550065 ; undefined
    2404:	555f5452 	.inst	0x555f5452 ; undefined
    2408:	5f325253 	fmls	h19, h18, v2.h[3]
    240c:	74697277 	.inst	0x74697277 ; undefined
    2410:	41550065 	.inst	0x41550065 ; undefined
    2414:	555f5452 	.inst	0x555f5452 ; undefined
    2418:	5f325243 	fmls	h3, h18, v2.h[3]
    241c:	675f4642 	.inst	0x675f4642 ; undefined
    2420:	455f7465 	smullt	z5.h, z3.b, z31.b
    2424:	00494353 	.inst	0x00494353 ; undefined
    2428:	54524155 	bc.pl	a6c50 <GPR_FRAME_SIZE+0xa6b50>  // bc.nfrst
    242c:	4d42555f 	.inst	0x4d42555f ; undefined
    2430:	72775f52 	.inst	0x72775f52 ; undefined
    2434:	00657469 	.inst	0x00657469 ; undefined
    2438:	54524155 	bc.pl	a6c60 <GPR_FRAME_SIZE+0xa6b60>  // bc.nfrst
    243c:	5354555f 	.inst	0x5354555f ; undefined
    2440:	5f46425f 	.inst	0x5f46425f ; undefined
    2444:	5f746567 	.inst	0x5f746567 ; undefined
    2448:	4d455852 	.inst	0x4d455852 ; undefined
    244c:	00595450 	.inst	0x00595450 ; undefined
    2450:	54524155 	bc.pl	a6c78 <GPR_FRAME_SIZE+0xa6b78>  // bc.nfrst
    2454:	5253555f 	.inst	0x5253555f ; undefined
    2458:	46425f31 	.inst	0x46425f31 ; undefined
    245c:	7465675f 	.inst	0x7465675f ; undefined
    2460:	5354525f 	.inst	0x5354525f ; undefined
    2464:	61550044 	.inst	0x61550044 ; undefined
    2468:	62557472 	.inst	0x62557472 ; undefined
    246c:	61567269 	.inst	0x61567269 ; undefined
    2470:	0065756c 	.inst	0x0065756c ; undefined
    2474:	54524155 	bc.pl	a6c9c <GPR_FRAME_SIZE+0xa6b9c>  // bc.nfrst
    2478:	5243555f 	.inst	0x5243555f ; undefined
    247c:	46425f33 	.inst	0x46425f33 ; undefined
    2480:	7465735f 	.inst	0x7465735f ; undefined
    2484:	4157415f 	.inst	0x4157415f ; undefined
    2488:	004e454b 	.inst	0x004e454b ; undefined
    248c:	54524155 	bc.pl	a6cb4 <GPR_FRAME_SIZE+0xa6bb4>  // bc.nfrst
    2490:	5243555f 	.inst	0x5243555f ; undefined
    2494:	46425f33 	.inst	0x46425f33 ; undefined
    2498:	7465675f 	.inst	0x7465675f ; undefined
    249c:	4152465f 	.inst	0x4152465f ; undefined
    24a0:	45525245 	ssubwb	z5.h, z18.h, z18.b
    24a4:	6155004e 	.inst	0x6155004e ; undefined
    24a8:	63557472 	.inst	0x63557472 ; undefined
    24ac:	61563472 	.inst	0x61563472 ; undefined
    24b0:	0065756c 	.inst	0x0065756c ; undefined
    24b4:	54524155 	bc.pl	a6cdc <GPR_FRAME_SIZE+0xa6bdc>  // bc.nfrst
    24b8:	5243555f 	.inst	0x5243555f ; undefined
    24bc:	72775f32 	.inst	0x72775f32 ; undefined
    24c0:	00657469 	.inst	0x00657469 ; undefined
    24c4:	54524155 	bc.pl	a6cec <GPR_FRAME_SIZE+0xa6bec>  // bc.nfrst
    24c8:	4452555f 	smlslt	z31.h, z10.b, z18.b
    24cc:	46425f58 	.inst	0x46425f58 ; undefined
    24d0:	7465675f 	.inst	0x7465675f ; undefined
    24d4:	5f58525f 	.inst	0x5f58525f ; undefined
    24d8:	41544144 	.inst	0x41544144 ; undefined
    24dc:	52415500 	.inst	0x52415500 ; undefined
    24e0:	53555f54 	.inst	0x53555f54 ; undefined
    24e4:	425f3152 	.inst	0x425f3152 ; undefined
    24e8:	65675f46 	fnmla	z6.h, p7/m, z26.h, z7.h
    24ec:	52545f74 	.inst	0x52545f74 ; undefined
    24f0:	55005944 	.inst	0x55005944 ; undefined
    24f4:	55747261 	.inst	0x55747261 ; undefined
    24f8:	56726d62 	.inst	0x56726d62 ; undefined
    24fc:	65756c61 	fnmls	z1.h, p3/m, z3.h, z21.h
    2500:	52415500 	.inst	0x52415500 ; undefined
    2504:	43555f54 	.inst	0x43555f54 ; undefined
    2508:	775f3152 	.inst	0x775f3152 ; undefined
    250c:	65746972 	fnmls	z18.h, p2/m, z11.h, z20.h
    2510:	72615500 	.inst	0x72615500 ; undefined
    2514:	73745574 	.inst	0x73745574 ; undefined
    2518:	756c6156 	.inst	0x756c6156 ; undefined
    251c:	41550065 	.inst	0x41550065 ; undefined
    2520:	555f5452 	.inst	0x555f5452 ; undefined
    2524:	5f325243 	fmls	h3, h18, v2.h[3]
    2528:	675f4642 	.inst	0x675f4642 ; undefined
    252c:	415f7465 	.inst	0x415f7465 ; undefined
    2530:	004e4554 	.inst	0x004e4554 ; undefined
    2534:	54524155 	bc.pl	a6d5c <GPR_FRAME_SIZE+0xa6c5c>  // bc.nfrst
    2538:	434d555f 	.inst	0x434d555f ; undefined
    253c:	72775f52 	.inst	0x72775f52 ; undefined
    2540:	00657469 	.inst	0x00657469 ; undefined
    2544:	54524155 	bc.pl	a6d6c <GPR_FRAME_SIZE+0xa6c6c>  // bc.nfrst
    2548:	5243555f 	.inst	0x5243555f ; undefined
    254c:	46425f32 	.inst	0x46425f32 ; undefined
    2550:	7465735f 	.inst	0x7465735f ; undefined
    2554:	0053575f 	.inst	0x0053575f ; undefined
    2558:	54524155 	bc.pl	a6d80 <GPR_FRAME_SIZE+0xa6c80>  // bc.nfrst
    255c:	5243555f 	.inst	0x5243555f ; undefined
    2560:	72775f33 	.inst	0x72775f33 ; undefined
    2564:	00657469 	.inst	0x00657469 ; undefined
    2568:	54524155 	bc.pl	a6d90 <GPR_FRAME_SIZE+0xa6c90>  // bc.nfrst
    256c:	5243555f 	.inst	0x5243555f ; undefined
    2570:	65725f32 	fnmla	z18.h, p7/m, z25.h, z18.h
    2574:	55006461 	.inst	0x55006461 ; undefined
    2578:	55747261 	.inst	0x55747261 ; undefined
    257c:	56317273 	.inst	0x56317273 ; undefined
    2580:	65756c61 	fnmls	z1.h, p3/m, z3.h, z21.h
    2584:	52415500 	.inst	0x52415500 ; undefined
    2588:	43555f54 	.inst	0x43555f54 ; undefined
    258c:	425f3452 	.inst	0x425f3452 ; undefined
    2590:	65675f46 	fnmla	z6.h, p7/m, z26.h, z7.h
    2594:	524f5f74 	.inst	0x524f5f74 ; undefined
    2598:	75004e45 	.inst	0x75004e45 ; undefined
    259c:	5f317273 	.inst	0x5f317273 ; undefined
    25a0:	41550076 	.inst	0x41550076 ; undefined
    25a4:	555f5452 	.inst	0x555f5452 ; undefined
    25a8:	5f524346 	.inst	0x5f524346 ; undefined
    25ac:	49444652 	.inst	0x49444652 ; undefined
    25b0:	41550056 	.inst	0x41550056 ; undefined
    25b4:	555f5452 	.inst	0x555f5452 ; undefined
    25b8:	725f5354 	.inst	0x725f5354 ; undefined
    25bc:	00646165 	.inst	0x00646165 ; undefined
    25c0:	54524155 	bc.pl	a6de8 <GPR_FRAME_SIZE+0xa6ce8>  // bc.nfrst
    25c4:	5854555f 	ldr	xzr, ab06c <GPR_FRAME_SIZE+0xaaf6c>
    25c8:	72775f44 	.inst	0x72775f44 ; undefined
    25cc:	00657469 	.inst	0x00657469 ; undefined
    25d0:	72636675 	.inst	0x72636675 ; undefined
    25d4:	72657000 	.inst	0x72657000 ; undefined
    25d8:	5f687069 	sqdmlsl	s9, h3, v8.h[2]
    25dc:	65736162 	fnmls	z2.h, p0/m, z11.h, z19.h
    25e0:	52415500 	.inst	0x52415500 ; undefined
    25e4:	46555f54 	.inst	0x46555f54 ; undefined
    25e8:	525f5243 	.inst	0x525f5243 ; undefined
    25ec:	56494446 	.inst	0x56494446 ; undefined
    25f0:	5649445f 	.inst	0x5649445f ; undefined
    25f4:	5f59425f 	.inst	0x5f59425f ; undefined
    25f8:	41550031 	.inst	0x41550031 ; undefined
    25fc:	555f5452 	.inst	0x555f5452 ; undefined
    2600:	5f524346 	.inst	0x5f524346 ; undefined
    2604:	49444652 	.inst	0x49444652 ; undefined
    2608:	49445f56 	.inst	0x49445f56 ; undefined
    260c:	59425f56 	.inst	0x59425f56 ; undefined
    2610:	5500325f 	.inst	0x5500325f ; undefined
    2614:	5f545241 	.inst	0x5f545241 ; undefined
    2618:	52434655 	.inst	0x52434655 ; undefined
    261c:	4446525f 	smlslb	z31.h, z18.b, z6.b
    2620:	445f5649 	smlslt	z9.h, z18.b, z31.b
    2624:	425f5649 	.inst	0x425f5649 ; undefined
    2628:	00335f59 	.inst	0x00335f59 ; NYI
    262c:	54524155 	bc.pl	a6e54 <GPR_FRAME_SIZE+0xa6d54>  // bc.nfrst
    2630:	4346555f 	.inst	0x4346555f ; undefined
    2634:	46525f52 	.inst	0x46525f52 ; undefined
    2638:	5f564944 	.inst	0x5f564944 ; undefined
    263c:	5f564944 	.inst	0x5f564944 ; undefined
    2640:	345f5942 	cbz	w2, c1168 <GPR_FRAME_SIZE+0xc1068>
    2644:	52415500 	.inst	0x52415500 ; undefined
    2648:	46555f54 	.inst	0x46555f54 ; undefined
    264c:	525f5243 	.inst	0x525f5243 ; undefined
    2650:	56494446 	.inst	0x56494446 ; undefined
    2654:	5649445f 	.inst	0x5649445f ; undefined
    2658:	5f59425f 	.inst	0x5f59425f ; undefined
    265c:	41550035 	.inst	0x41550035 ; undefined
    2660:	555f5452 	.inst	0x555f5452 ; undefined
    2664:	5f524346 	.inst	0x5f524346 ; undefined
    2668:	49444652 	.inst	0x49444652 ; undefined
    266c:	49445f56 	.inst	0x49445f56 ; undefined
    2670:	59425f56 	.inst	0x59425f56 ; undefined
    2674:	5500365f 	.inst	0x5500365f ; undefined
    2678:	5f545241 	.inst	0x5f545241 ; undefined
    267c:	52434655 	.inst	0x52434655 ; undefined
    2680:	4446525f 	smlslb	z31.h, z18.b, z6.b
    2684:	445f5649 	smlslt	z9.h, z18.b, z31.b
    2688:	425f5649 	.inst	0x425f5649 ; undefined
    268c:	00375f59 	.inst	0x00375f59 ; NYI
    2690:	726d6275 	.inst	0x726d6275 ; undefined
    2694:	52535500 	.inst	0x52535500 ; undefined
    2698:	52495f31 	.inst	0x52495f31 ; undefined
    269c:	31575f51 	adds	w17, w26, #0x5d7, lsl #12
    26a0:	49425f43 	.inst	0x49425f43 ; undefined
    26a4:	55005354 	.inst	0x55005354 ; undefined
    26a8:	55747261 	.inst	0x55747261 ; undefined
    26ac:	56327273 	.inst	0x56327273 ; undefined
    26b0:	65756c61 	fnmls	z1.h, p3/m, z3.h, z21.h
    26b4:	52415500 	.inst	0x52415500 ; undefined
    26b8:	46555f54 	.inst	0x46555f54 ; undefined
    26bc:	775f5243 	.inst	0x775f5243 ; undefined
    26c0:	65746972 	fnmls	z18.h, p2/m, z11.h, z20.h
    26c4:	52415500 	.inst	0x52415500 ; undefined
    26c8:	43555f54 	.inst	0x43555f54 ; undefined
    26cc:	425f3252 	.inst	0x425f3252 ; undefined
    26d0:	65735f46 	fnmla	z6.h, p7/m, z26.h, z19.h
    26d4:	52495f74 	.inst	0x52495f74 ; undefined
    26d8:	55005354 	.inst	0x55005354 ; undefined
    26dc:	5f545241 	.inst	0x5f545241 ; undefined
    26e0:	44585255 	smlslb	z21.h, z18.b, z24.b
    26e4:	6165725f 	.inst	0x6165725f ; undefined
    26e8:	41550064 	.inst	0x41550064 ; undefined
    26ec:	555f5452 	.inst	0x555f5452 ; undefined
    26f0:	5f315243 	fmls	h3, h18, v1.h[3]
    26f4:	675f4642 	.inst	0x675f4642 ; undefined
    26f8:	495f7465 	.inst	0x495f7465 ; undefined
    26fc:	004e4544 	.inst	0x004e4544 ; undefined
    2700:	54524155 	bc.pl	a6f28 <GPR_FRAME_SIZE+0xa6e28>  // bc.nfrst
    2704:	5253555f 	.inst	0x5253555f ; undefined
    2708:	46425f31 	.inst	0x46425f31 ; undefined
    270c:	7465675f 	.inst	0x7465675f ; undefined
    2710:	5241505f 	.inst	0x5241505f ; undefined
    2714:	45595449 	ssubwt	z9.h, z2.h, z25.b
    2718:	55005252 	.inst	0x55005252 ; undefined
    271c:	5f545241 	.inst	0x5f545241 ; undefined
    2720:	34524355 	cbz	w21, a6f88 <GPR_FRAME_SIZE+0xa6e88>
    2724:	5f46425f 	.inst	0x5f46425f ; undefined
    2728:	5f746567 	.inst	0x5f746567 ; undefined
    272c:	4e454354 	.inst	0x4e454354 ; undefined
    2730:	52415500 	.inst	0x52415500 ; undefined
    2734:	54555f54 	bc.mi	ad31c <GPR_FRAME_SIZE+0xad21c>  // bc.first
    2738:	46425f53 	.inst	0x46425f53 ; undefined
    273c:	7465675f 	.inst	0x7465675f ; undefined
    2740:	4658545f 	.inst	0x4658545f ; undefined
    2744:	004c4c55 	.inst	0x004c4c55 ; undefined
    2748:	54524155 	bc.pl	a6f70 <GPR_FRAME_SIZE+0xa6e70>  // bc.nfrst
    274c:	5243555f 	.inst	0x5243555f ; undefined
    2750:	46425f32 	.inst	0x46425f32 ; undefined
    2754:	7465735f 	.inst	0x7465735f ; undefined
    2758:	4558525f 	ssubwb	z31.h, z18.h, z24.b
    275c:	6155004e 	.inst	0x6155004e ; undefined
    2760:	63557472 	.inst	0x63557472 ; undefined
    2764:	61563172 	.inst	0x61563172 ; undefined
    2768:	0065756c 	.inst	0x0065756c ; undefined
    276c:	54524155 	bc.pl	a6f94 <GPR_FRAME_SIZE+0xa6e94>  // bc.nfrst
    2770:	5243555f 	.inst	0x5243555f ; undefined
    2774:	65725f34 	fnmla	z20.h, p7/m, z25.h, z18.h
    2778:	55006461 	.inst	0x55006461 ; undefined
    277c:	5f545241 	.inst	0x5f545241 ; undefined
    2780:	32525355 	.inst	0x32525355 ; undefined
    2784:	5f46425f 	.inst	0x5f46425f ; undefined
    2788:	5f746567 	.inst	0x5f746567 ; undefined
    278c:	454b4157 	saddwb	z23.h, z10.h, z11.b
    2790:	78747500 	.inst	0x78747500 ; undefined
    2794:	41550064 	.inst	0x41550064 ; undefined
    2798:	555f5452 	.inst	0x555f5452 ; undefined
    279c:	5f315253 	fmls	h19, h18, v1.h[3]
    27a0:	675f4642 	.inst	0x675f4642 ; undefined
    27a4:	525f7465 	.inst	0x525f7465 ; undefined
    27a8:	00594452 	.inst	0x00594452 ; undefined
    27ac:	54524155 	bc.pl	a6fd4 <GPR_FRAME_SIZE+0xa6ed4>  // bc.nfrst
    27b0:	5243555f 	.inst	0x5243555f ; undefined
    27b4:	46425f34 	.inst	0x46425f34 ; undefined
    27b8:	7465735f 	.inst	0x7465735f ; undefined
    27bc:	5354435f 	.inst	0x5354435f ; undefined
    27c0:	55004c54 	.inst	0x55004c54 ; undefined
    27c4:	5f545241 	.inst	0x5f545241 ; undefined
    27c8:	33524355 	.inst	0x33524355 ; undefined
    27cc:	5f46425f 	.inst	0x5f46425f ; undefined
    27d0:	5f746573 	.inst	0x5f746573 ; undefined
    27d4:	53445852 	.inst	0x53445852 ; undefined
    27d8:	75004e45 	.inst	0x75004e45 ; undefined
    27dc:	5f327273 	.inst	0x5f327273 ; undefined
    27e0:	41550076 	.inst	0x41550076 ; undefined
    27e4:	555f5452 	.inst	0x555f5452 ; undefined
    27e8:	5f315253 	fmls	h19, h18, v1.h[3]
    27ec:	74697277 	.inst	0x74697277 ; undefined
    27f0:	41550065 	.inst	0x41550065 ; undefined
    27f4:	555f5452 	.inst	0x555f5452 ; undefined
    27f8:	5f524942 	.inst	0x5f524942 ; undefined
    27fc:	735f4642 	.inst	0x735f4642 ; undefined
    2800:	495f7465 	.inst	0x495f7465 ; undefined
    2804:	5500434e 	.inst	0x5500434e ; undefined
    2808:	5f545241 	.inst	0x5f545241 ; undefined
    280c:	524d4255 	.inst	0x524d4255 ; undefined
    2810:	5f46425f 	.inst	0x5f46425f ; undefined
    2814:	5f746573 	.inst	0x5f746573 ; undefined
    2818:	00444f4d 	.inst	0x00444f4d ; undefined
    281c:	74726155 	.inst	0x74726155 ; undefined
    2820:	32726355 	.inst	0x32726355 ; undefined
    2824:	756c6156 	.inst	0x756c6156 ; undefined
    2828:	Address 0x2828 is out of bounds.


Disassembly of section .debug_rnglists:

0000000000000000 <.debug_rnglists>:
   0:	0000001f 	udf	#31
   4:	00080005 	.inst	0x00080005 ; undefined
   8:	00000000 	udf	#0
   c:	00080007 	.inst	0x00080007 ; undefined
  10:	00000040 	udf	#64
  14:	07228000 	.inst	0x07228000 ; undefined
  18:	40008000 	.inst	0x40008000 ; undefined
  1c:	00000000 	udf	#0
  20:	1f000f84 	fmadd	s4, s28, s0, s3
  24:	05000000 	orr	z0.s, z0.s, #0x1
  28:	00000800 	udf	#2048
  2c:	07000000 	.inst	0x07000000 ; undefined
  30:	40002000 	.inst	0x40002000 ; undefined
  34:	00000000 	udf	#0
  38:	00072280 	.inst	0x00072280 ; undefined
  3c:	00400088 	.inst	0x00400088 ; undefined
  40:	84000000 	ld1sb	{z0.s}, p0/z, [x0, z0.s, uxtw]
  44:	0027000f 	.inst	0x0027000f ; NYI
  48:	00050000 	.inst	0x00050000 ; undefined
  4c:	00000008 	udf	#8
  50:	10040000 	adr	x0, 8050 <GPR_FRAME_SIZE+0x7f50>
  54:	01880470 	.inst	0x01880470 ; undefined
  58:	0400018c 	add	z12.b, p0/m, z12.b, z12.b
  5c:	0ad00884 	and	w4, w4, w16, ror #2
  60:	940f8c04 	bl	3e3070 <GPR_FRAME_SIZE+0x3e2f70>
  64:	d804000f 	prfm	plislcstrm, 8064 <GPR_FRAME_SIZE+0x7f64>
  68:	040bd00a 	mad	z10.b, p4/m, z11.b, z0.b
  6c:	0f980f94 	.inst	0x0f980f94 ; undefined
	...

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	3a434347 	ccmn	w26, w3, #0x7, mi	// mi = first
   4:	72412820 	.inst	0x72412820 ; undefined
   8:	4e47206d 	luti4	v13.16b, {v3.16b}, v7[0]
   c:	6f542055 	umlal2	v21.4s, v2.8h, v4.h[1]
  10:	68636c6f 	.inst	0x68636c6f ; undefined
  14:	206e6961 	.inst	0x206e6961 ; undefined
  18:	322e3431 	orr	w17, w1, #0xfffc0000
  1c:	6c65522e 	ldnp	d14, d20, [x17, #-432]
  20:	42282031 	.inst	0x42282031 ; undefined
  24:	646c6975 	.inst	0x646c6975 ; undefined
  28:	6d726120 	ldp	d0, d24, [x9, #-224]
  2c:	2e34312d 	usubw	v13.8h, v9.8h, v20.8b
  30:	29293235 	stp	w21, w12, [x17, #-184]
  34:	2e343120 	usubw	v0.8h, v9.8h, v20.8b
  38:	20312e32 	.inst	0x20312e32 ; undefined
  3c:	34323032 	cbz	w18, 64640 <GPR_FRAME_SIZE+0x64540>
  40:	39313131 	strb	w17, [x9, #3148]
	...

Disassembly of section .debug_frame:

0000000000000000 <.debug_frame>:
       0:	0000000c 	udf	#12
       4:	ffffffff 	.inst	0xffffffff ; undefined
       8:	78040001 	sturh	w1, [x0, #64]
       c:	001f0c1e 	.inst	0x001f0c1e ; undefined
      10:	00000024 	udf	#36
      14:	00000000 	udf	#0
      18:	40003514 	.inst	0x40003514 ; undefined
      1c:	00000000 	udf	#0
      20:	000000a8 	udf	#168
      24:	00000000 	udf	#0
      28:	9d500e41 	.inst	0x9d500e41 ; undefined
      2c:	42099e0a 	.inst	0x42099e0a ; undefined
      30:	de660893 	.inst	0xde660893 ; undefined
      34:	000ed3dd 	.inst	0x000ed3dd ; undefined
      38:	0000000c 	udf	#12
      3c:	ffffffff 	.inst	0xffffffff ; undefined
      40:	78040001 	sturh	w1, [x0, #64]
      44:	001f0c1e 	.inst	0x001f0c1e ; undefined
      48:	00000024 	udf	#36
      4c:	00000038 	udf	#56
      50:	400035bc 	.inst	0x400035bc ; undefined
      54:	00000000 	udf	#0
      58:	00000050 	udf	#80
      5c:	00000000 	udf	#0
      60:	9d300e41 	.inst	0x9d300e41 ; undefined
      64:	52059e06 	eor	w6, w16, #0xf807f807
      68:	000eddde 	.inst	0x000eddde ; undefined
      6c:	00000000 	udf	#0
      70:	0000001c 	udf	#28
      74:	00000038 	udf	#56
      78:	4000360c 	.inst	0x4000360c ; undefined
      7c:	00000000 	udf	#0
      80:	00000058 	udf	#88
      84:	00000000 	udf	#0
      88:	9d600e41 	.inst	0x9d600e41 ; undefined
      8c:	000b9e0c 	.inst	0x000b9e0c ; undefined
      90:	0000001c 	udf	#28
      94:	00000038 	udf	#56
      98:	40003664 	.inst	0x40003664 ; undefined
      9c:	00000000 	udf	#0
      a0:	00000054 	udf	#84
      a4:	00000000 	udf	#0
      a8:	9d500e41 	.inst	0x9d500e41 ; undefined
      ac:	00099e0a 	.inst	0x00099e0a ; undefined
      b0:	00000024 	udf	#36
      b4:	00000038 	udf	#56
      b8:	400036b8 	.inst	0x400036b8 ; undefined
      bc:	00000000 	udf	#0
      c0:	00000084 	udf	#132
      c4:	00000000 	udf	#0
      c8:	9d200e41 	.inst	0x9d200e41 ; undefined
      cc:	5f039e04 	.inst	0x5f039e04 ; undefined
      d0:	000eddde 	.inst	0x000eddde ; undefined
      d4:	00000000 	udf	#0
      d8:	0000001c 	udf	#28
      dc:	00000038 	udf	#56
      e0:	4000373c 	.inst	0x4000373c ; undefined
      e4:	00000000 	udf	#0
      e8:	00000054 	udf	#84
      ec:	00000000 	udf	#0
      f0:	9d500e41 	.inst	0x9d500e41 ; undefined
      f4:	00099e0a 	.inst	0x00099e0a ; undefined
      f8:	0000001c 	udf	#28
      fc:	00000038 	udf	#56
     100:	40003790 	.inst	0x40003790 ; undefined
     104:	00000000 	udf	#0
     108:	00000054 	udf	#84
     10c:	00000000 	udf	#0
     110:	9d500e41 	.inst	0x9d500e41 ; undefined
     114:	00099e0a 	.inst	0x00099e0a ; undefined
     118:	0000000c 	udf	#12
     11c:	ffffffff 	.inst	0xffffffff ; undefined
     120:	78040001 	sturh	w1, [x0, #64]
     124:	001f0c1e 	.inst	0x001f0c1e ; undefined
     128:	0000001c 	udf	#28
     12c:	00000118 	udf	#280
     130:	400037e4 	.inst	0x400037e4 ; undefined
     134:	00000000 	udf	#0
     138:	00000054 	udf	#84
     13c:	00000000 	udf	#0
     140:	9d500e41 	.inst	0x9d500e41 ; undefined
     144:	00099e0a 	.inst	0x00099e0a ; undefined
     148:	0000001c 	udf	#28
     14c:	00000118 	udf	#280
     150:	40003838 	.inst	0x40003838 ; undefined
     154:	00000000 	udf	#0
     158:	0000005c 	udf	#92
     15c:	00000000 	udf	#0
     160:	55100e41 	.inst	0x55100e41 ; undefined
     164:	0000000e 	udf	#14
     168:	00000024 	udf	#36
     16c:	00000118 	udf	#280
     170:	40003894 	.inst	0x40003894 ; undefined
     174:	00000000 	udf	#0
     178:	0000002c 	udf	#44
     17c:	00000000 	udf	#0
     180:	9d200e41 	.inst	0x9d200e41 ; undefined
     184:	49039e04 	.inst	0x49039e04 ; undefined
     188:	000eddde 	.inst	0x000eddde ; undefined
     18c:	00000000 	udf	#0
     190:	0000000c 	udf	#12
     194:	ffffffff 	.inst	0xffffffff ; undefined
     198:	78040001 	sturh	w1, [x0, #64]
     19c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     1a0:	0000001c 	udf	#28
     1a4:	00000190 	udf	#400
     1a8:	400038c0 	.inst	0x400038c0 ; undefined
     1ac:	00000000 	udf	#0
     1b0:	00000024 	udf	#36
     1b4:	00000000 	udf	#0
     1b8:	9d100e41 	.inst	0x9d100e41 ; undefined
     1bc:	00019e02 	.inst	0x00019e02 ; undefined
     1c0:	0000000c 	udf	#12
     1c4:	ffffffff 	.inst	0xffffffff ; undefined
     1c8:	78040001 	sturh	w1, [x0, #64]
     1cc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     1d0:	00000024 	udf	#36
     1d4:	000001c0 	udf	#448
     1d8:	400038e4 	.inst	0x400038e4 ; undefined
     1dc:	00000000 	udf	#0
     1e0:	00000058 	udf	#88
     1e4:	00000000 	udf	#0
     1e8:	9d200e41 	.inst	0x9d200e41 ; undefined
     1ec:	54039e04 	b.mi	75ac <GPR_FRAME_SIZE+0x74ac>  // b.first
     1f0:	000eddde 	.inst	0x000eddde ; undefined
     1f4:	00000000 	udf	#0
     1f8:	0000000c 	udf	#12
     1fc:	ffffffff 	.inst	0xffffffff ; undefined
     200:	78040001 	sturh	w1, [x0, #64]
     204:	001f0c1e 	.inst	0x001f0c1e ; undefined
     208:	0000001c 	udf	#28
     20c:	000001f8 	udf	#504
     210:	4000393c 	.inst	0x4000393c ; undefined
     214:	00000000 	udf	#0
     218:	00000054 	udf	#84
     21c:	00000000 	udf	#0
     220:	9d500e41 	.inst	0x9d500e41 ; undefined
     224:	00099e0a 	.inst	0x00099e0a ; undefined
     228:	0000000c 	udf	#12
     22c:	ffffffff 	.inst	0xffffffff ; undefined
     230:	78040001 	sturh	w1, [x0, #64]
     234:	001f0c1e 	.inst	0x001f0c1e ; undefined
     238:	0000001c 	udf	#28
     23c:	00000228 	udf	#552
     240:	40003990 	.inst	0x40003990 ; undefined
     244:	00000000 	udf	#0
     248:	00000054 	udf	#84
     24c:	00000000 	udf	#0
     250:	9d500e41 	.inst	0x9d500e41 ; undefined
     254:	00099e0a 	.inst	0x00099e0a ; undefined
     258:	0000000c 	udf	#12
     25c:	ffffffff 	.inst	0xffffffff ; undefined
     260:	78040001 	sturh	w1, [x0, #64]
     264:	001f0c1e 	.inst	0x001f0c1e ; undefined
     268:	0000001c 	udf	#28
     26c:	00000258 	udf	#600
     270:	400039e4 	.inst	0x400039e4 ; undefined
     274:	00000000 	udf	#0
     278:	00000054 	udf	#84
     27c:	00000000 	udf	#0
     280:	9d500e41 	.inst	0x9d500e41 ; undefined
     284:	00099e0a 	.inst	0x00099e0a ; undefined
     288:	0000000c 	udf	#12
     28c:	ffffffff 	.inst	0xffffffff ; undefined
     290:	78040001 	sturh	w1, [x0, #64]
     294:	001f0c1e 	.inst	0x001f0c1e ; undefined
     298:	0000001c 	udf	#28
     29c:	00000288 	udf	#648
     2a0:	40003a38 	.inst	0x40003a38 ; undefined
     2a4:	00000000 	udf	#0
     2a8:	00000054 	udf	#84
     2ac:	00000000 	udf	#0
     2b0:	9d500e41 	.inst	0x9d500e41 ; undefined
     2b4:	00099e0a 	.inst	0x00099e0a ; undefined
     2b8:	0000000c 	udf	#12
     2bc:	ffffffff 	.inst	0xffffffff ; undefined
     2c0:	78040001 	sturh	w1, [x0, #64]
     2c4:	001f0c1e 	.inst	0x001f0c1e ; undefined
     2c8:	0000001c 	udf	#28
     2cc:	000002b8 	udf	#696
     2d0:	40003a8c 	.inst	0x40003a8c ; undefined
     2d4:	00000000 	udf	#0
     2d8:	00000054 	udf	#84
     2dc:	00000000 	udf	#0
     2e0:	9d500e41 	.inst	0x9d500e41 ; undefined
     2e4:	00099e0a 	.inst	0x00099e0a ; undefined
     2e8:	0000000c 	udf	#12
     2ec:	ffffffff 	.inst	0xffffffff ; undefined
     2f0:	78040001 	sturh	w1, [x0, #64]
     2f4:	001f0c1e 	.inst	0x001f0c1e ; undefined
     2f8:	0000001c 	udf	#28
     2fc:	000002e8 	udf	#744
     300:	40003ae0 	.inst	0x40003ae0 ; undefined
     304:	00000000 	udf	#0
     308:	00000054 	udf	#84
     30c:	00000000 	udf	#0
     310:	9d500e41 	.inst	0x9d500e41 ; undefined
     314:	00099e0a 	.inst	0x00099e0a ; undefined
     318:	0000000c 	udf	#12
     31c:	ffffffff 	.inst	0xffffffff ; undefined
     320:	78040001 	sturh	w1, [x0, #64]
     324:	001f0c1e 	.inst	0x001f0c1e ; undefined
     328:	00000024 	udf	#36
     32c:	00000318 	udf	#792
     330:	40003b34 	.inst	0x40003b34 ; undefined
     334:	00000000 	udf	#0
     338:	00000030 	udf	#48
     33c:	00000000 	udf	#0
     340:	9d200e41 	.inst	0x9d200e41 ; undefined
     344:	4a039e04 	.inst	0x4a039e04 ; undefined
     348:	000eddde 	.inst	0x000eddde ; undefined
     34c:	00000000 	udf	#0
     350:	0000000c 	udf	#12
     354:	ffffffff 	.inst	0xffffffff ; undefined
     358:	78040001 	sturh	w1, [x0, #64]
     35c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     360:	0000001c 	udf	#28
     364:	00000350 	udf	#848
     368:	40003b64 	.inst	0x40003b64 ; undefined
     36c:	00000000 	udf	#0
     370:	00000054 	udf	#84
     374:	00000000 	udf	#0
     378:	9d500e41 	.inst	0x9d500e41 ; undefined
     37c:	00099e0a 	.inst	0x00099e0a ; undefined
     380:	0000000c 	udf	#12
     384:	ffffffff 	.inst	0xffffffff ; undefined
     388:	78040001 	sturh	w1, [x0, #64]
     38c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     390:	0000001c 	udf	#28
     394:	00000380 	udf	#896
     398:	40003bb8 	.inst	0x40003bb8 ; undefined
     39c:	00000000 	udf	#0
     3a0:	00000054 	udf	#84
     3a4:	00000000 	udf	#0
     3a8:	9d500e41 	.inst	0x9d500e41 ; undefined
     3ac:	00099e0a 	.inst	0x00099e0a ; undefined
     3b0:	0000000c 	udf	#12
     3b4:	ffffffff 	.inst	0xffffffff ; undefined
     3b8:	78040001 	sturh	w1, [x0, #64]
     3bc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     3c0:	0000001c 	udf	#28
     3c4:	000003b0 	udf	#944
     3c8:	40003c0c 	.inst	0x40003c0c ; undefined
     3cc:	00000000 	udf	#0
     3d0:	00000054 	udf	#84
     3d4:	00000000 	udf	#0
     3d8:	9d500e41 	.inst	0x9d500e41 ; undefined
     3dc:	00099e0a 	.inst	0x00099e0a ; undefined
     3e0:	0000000c 	udf	#12
     3e4:	ffffffff 	.inst	0xffffffff ; undefined
     3e8:	78040001 	sturh	w1, [x0, #64]
     3ec:	001f0c1e 	.inst	0x001f0c1e ; undefined
     3f0:	0000001c 	udf	#28
     3f4:	000003e0 	udf	#992
     3f8:	40003c60 	.inst	0x40003c60 ; undefined
     3fc:	00000000 	udf	#0
     400:	00000054 	udf	#84
     404:	00000000 	udf	#0
     408:	9d500e41 	.inst	0x9d500e41 ; undefined
     40c:	00099e0a 	.inst	0x00099e0a ; undefined
     410:	0000000c 	udf	#12
     414:	ffffffff 	.inst	0xffffffff ; undefined
     418:	78040001 	sturh	w1, [x0, #64]
     41c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     420:	0000001c 	udf	#28
     424:	00000410 	udf	#1040
     428:	40003cb4 	.inst	0x40003cb4 ; undefined
     42c:	00000000 	udf	#0
     430:	00000054 	udf	#84
     434:	00000000 	udf	#0
     438:	9d500e41 	.inst	0x9d500e41 ; undefined
     43c:	00099e0a 	.inst	0x00099e0a ; undefined
     440:	0000000c 	udf	#12
     444:	ffffffff 	.inst	0xffffffff ; undefined
     448:	78040001 	sturh	w1, [x0, #64]
     44c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     450:	0000001c 	udf	#28
     454:	00000440 	udf	#1088
     458:	40003d08 	.inst	0x40003d08 ; undefined
     45c:	00000000 	udf	#0
     460:	00000054 	udf	#84
     464:	00000000 	udf	#0
     468:	9d500e41 	.inst	0x9d500e41 ; undefined
     46c:	00099e0a 	.inst	0x00099e0a ; undefined
     470:	0000000c 	udf	#12
     474:	ffffffff 	.inst	0xffffffff ; undefined
     478:	78040001 	sturh	w1, [x0, #64]
     47c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     480:	0000001c 	udf	#28
     484:	00000470 	udf	#1136
     488:	40003d5c 	.inst	0x40003d5c ; undefined
     48c:	00000000 	udf	#0
     490:	00000054 	udf	#84
     494:	00000000 	udf	#0
     498:	9d500e41 	.inst	0x9d500e41 ; undefined
     49c:	00099e0a 	.inst	0x00099e0a ; undefined
     4a0:	0000000c 	udf	#12
     4a4:	ffffffff 	.inst	0xffffffff ; undefined
     4a8:	78040001 	sturh	w1, [x0, #64]
     4ac:	001f0c1e 	.inst	0x001f0c1e ; undefined
     4b0:	0000001c 	udf	#28
     4b4:	000004a0 	udf	#1184
     4b8:	40003db0 	.inst	0x40003db0 ; undefined
     4bc:	00000000 	udf	#0
     4c0:	00000054 	udf	#84
     4c4:	00000000 	udf	#0
     4c8:	9d500e41 	.inst	0x9d500e41 ; undefined
     4cc:	00099e0a 	.inst	0x00099e0a ; undefined
     4d0:	0000000c 	udf	#12
     4d4:	ffffffff 	.inst	0xffffffff ; undefined
     4d8:	78040001 	sturh	w1, [x0, #64]
     4dc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     4e0:	0000001c 	udf	#28
     4e4:	000004d0 	udf	#1232
     4e8:	40003e04 	.inst	0x40003e04 ; undefined
     4ec:	00000000 	udf	#0
     4f0:	00000054 	udf	#84
     4f4:	00000000 	udf	#0
     4f8:	9d500e41 	.inst	0x9d500e41 ; undefined
     4fc:	00099e0a 	.inst	0x00099e0a ; undefined
     500:	0000000c 	udf	#12
     504:	ffffffff 	.inst	0xffffffff ; undefined
     508:	78040001 	sturh	w1, [x0, #64]
     50c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     510:	0000001c 	udf	#28
     514:	00000500 	udf	#1280
     518:	40003e58 	.inst	0x40003e58 ; undefined
     51c:	00000000 	udf	#0
     520:	00000054 	udf	#84
     524:	00000000 	udf	#0
     528:	9d500e41 	.inst	0x9d500e41 ; undefined
     52c:	00099e0a 	.inst	0x00099e0a ; undefined
     530:	0000000c 	udf	#12
     534:	ffffffff 	.inst	0xffffffff ; undefined
     538:	78040001 	sturh	w1, [x0, #64]
     53c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     540:	0000001c 	udf	#28
     544:	00000530 	udf	#1328
     548:	40003eac 	.inst	0x40003eac ; undefined
     54c:	00000000 	udf	#0
     550:	00000054 	udf	#84
     554:	00000000 	udf	#0
     558:	9d500e41 	.inst	0x9d500e41 ; undefined
     55c:	00099e0a 	.inst	0x00099e0a ; undefined
     560:	0000000c 	udf	#12
     564:	ffffffff 	.inst	0xffffffff ; undefined
     568:	78040001 	sturh	w1, [x0, #64]
     56c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     570:	0000001c 	udf	#28
     574:	00000560 	udf	#1376
     578:	40003f00 	.inst	0x40003f00 ; undefined
     57c:	00000000 	udf	#0
     580:	00000054 	udf	#84
     584:	00000000 	udf	#0
     588:	9d500e41 	.inst	0x9d500e41 ; undefined
     58c:	00099e0a 	.inst	0x00099e0a ; undefined
     590:	0000000c 	udf	#12
     594:	ffffffff 	.inst	0xffffffff ; undefined
     598:	78040001 	sturh	w1, [x0, #64]
     59c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     5a0:	0000001c 	udf	#28
     5a4:	00000590 	udf	#1424
     5a8:	40003f54 	.inst	0x40003f54 ; undefined
     5ac:	00000000 	udf	#0
     5b0:	00000054 	udf	#84
     5b4:	00000000 	udf	#0
     5b8:	9d500e41 	.inst	0x9d500e41 ; undefined
     5bc:	00099e0a 	.inst	0x00099e0a ; undefined
     5c0:	0000000c 	udf	#12
     5c4:	ffffffff 	.inst	0xffffffff ; undefined
     5c8:	78040001 	sturh	w1, [x0, #64]
     5cc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     5d0:	0000001c 	udf	#28
     5d4:	000005c0 	udf	#1472
     5d8:	40003fa8 	.inst	0x40003fa8 ; undefined
     5dc:	00000000 	udf	#0
     5e0:	00000054 	udf	#84
     5e4:	00000000 	udf	#0
     5e8:	9d500e41 	.inst	0x9d500e41 ; undefined
     5ec:	00099e0a 	.inst	0x00099e0a ; undefined
     5f0:	0000000c 	udf	#12
     5f4:	ffffffff 	.inst	0xffffffff ; undefined
     5f8:	78040001 	sturh	w1, [x0, #64]
     5fc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     600:	0000001c 	udf	#28
     604:	000005f0 	udf	#1520
     608:	40003ffc 	.inst	0x40003ffc ; undefined
     60c:	00000000 	udf	#0
     610:	00000054 	udf	#84
     614:	00000000 	udf	#0
     618:	9d500e41 	.inst	0x9d500e41 ; undefined
     61c:	00099e0a 	.inst	0x00099e0a ; undefined
     620:	0000000c 	udf	#12
     624:	ffffffff 	.inst	0xffffffff ; undefined
     628:	78040001 	sturh	w1, [x0, #64]
     62c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     630:	0000001c 	udf	#28
     634:	00000620 	udf	#1568
     638:	40004050 	.inst	0x40004050 ; undefined
     63c:	00000000 	udf	#0
     640:	00000054 	udf	#84
     644:	00000000 	udf	#0
     648:	9d500e41 	.inst	0x9d500e41 ; undefined
     64c:	00099e0a 	.inst	0x00099e0a ; undefined
     650:	0000000c 	udf	#12
     654:	ffffffff 	.inst	0xffffffff ; undefined
     658:	78040001 	sturh	w1, [x0, #64]
     65c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     660:	0000001c 	udf	#28
     664:	00000650 	udf	#1616
     668:	400040a4 	.inst	0x400040a4 ; undefined
     66c:	00000000 	udf	#0
     670:	00000054 	udf	#84
     674:	00000000 	udf	#0
     678:	9d500e41 	.inst	0x9d500e41 ; undefined
     67c:	00099e0a 	.inst	0x00099e0a ; undefined
     680:	0000000c 	udf	#12
     684:	ffffffff 	.inst	0xffffffff ; undefined
     688:	78040001 	sturh	w1, [x0, #64]
     68c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     690:	0000001c 	udf	#28
     694:	00000680 	udf	#1664
     698:	400040f8 	.inst	0x400040f8 ; undefined
     69c:	00000000 	udf	#0
     6a0:	00000054 	udf	#84
     6a4:	00000000 	udf	#0
     6a8:	9d500e41 	.inst	0x9d500e41 ; undefined
     6ac:	00099e0a 	.inst	0x00099e0a ; undefined
     6b0:	0000000c 	udf	#12
     6b4:	ffffffff 	.inst	0xffffffff ; undefined
     6b8:	78040001 	sturh	w1, [x0, #64]
     6bc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     6c0:	0000001c 	udf	#28
     6c4:	000006b0 	udf	#1712
     6c8:	4000414c 	.inst	0x4000414c ; undefined
     6cc:	00000000 	udf	#0
     6d0:	00000054 	udf	#84
     6d4:	00000000 	udf	#0
     6d8:	9d500e41 	.inst	0x9d500e41 ; undefined
     6dc:	00099e0a 	.inst	0x00099e0a ; undefined
     6e0:	0000000c 	udf	#12
     6e4:	ffffffff 	.inst	0xffffffff ; undefined
     6e8:	78040001 	sturh	w1, [x0, #64]
     6ec:	001f0c1e 	.inst	0x001f0c1e ; undefined
     6f0:	0000001c 	udf	#28
     6f4:	000006e0 	udf	#1760
     6f8:	400041a0 	.inst	0x400041a0 ; undefined
     6fc:	00000000 	udf	#0
     700:	00000054 	udf	#84
     704:	00000000 	udf	#0
     708:	9d500e41 	.inst	0x9d500e41 ; undefined
     70c:	00099e0a 	.inst	0x00099e0a ; undefined
     710:	0000000c 	udf	#12
     714:	ffffffff 	.inst	0xffffffff ; undefined
     718:	78040001 	sturh	w1, [x0, #64]
     71c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     720:	0000001c 	udf	#28
     724:	00000710 	udf	#1808
     728:	400041f4 	.inst	0x400041f4 ; undefined
     72c:	00000000 	udf	#0
     730:	00000054 	udf	#84
     734:	00000000 	udf	#0
     738:	9d500e41 	.inst	0x9d500e41 ; undefined
     73c:	00099e0a 	.inst	0x00099e0a ; undefined
     740:	0000000c 	udf	#12
     744:	ffffffff 	.inst	0xffffffff ; undefined
     748:	78040001 	sturh	w1, [x0, #64]
     74c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     750:	0000001c 	udf	#28
     754:	00000740 	udf	#1856
     758:	40004248 	.inst	0x40004248 ; undefined
     75c:	00000000 	udf	#0
     760:	00000054 	udf	#84
     764:	00000000 	udf	#0
     768:	9d500e41 	.inst	0x9d500e41 ; undefined
     76c:	00099e0a 	.inst	0x00099e0a ; undefined
     770:	0000000c 	udf	#12
     774:	ffffffff 	.inst	0xffffffff ; undefined
     778:	78040001 	sturh	w1, [x0, #64]
     77c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     780:	0000001c 	udf	#28
     784:	00000770 	udf	#1904
     788:	4000429c 	.inst	0x4000429c ; undefined
     78c:	00000000 	udf	#0
     790:	00000054 	udf	#84
     794:	00000000 	udf	#0
     798:	9d500e41 	.inst	0x9d500e41 ; undefined
     79c:	00099e0a 	.inst	0x00099e0a ; undefined
     7a0:	0000000c 	udf	#12
     7a4:	ffffffff 	.inst	0xffffffff ; undefined
     7a8:	78040001 	sturh	w1, [x0, #64]
     7ac:	001f0c1e 	.inst	0x001f0c1e ; undefined
     7b0:	0000001c 	udf	#28
     7b4:	000007a0 	udf	#1952
     7b8:	400042f0 	.inst	0x400042f0 ; undefined
     7bc:	00000000 	udf	#0
     7c0:	00000054 	udf	#84
     7c4:	00000000 	udf	#0
     7c8:	9d500e41 	.inst	0x9d500e41 ; undefined
     7cc:	00099e0a 	.inst	0x00099e0a ; undefined
     7d0:	0000000c 	udf	#12
     7d4:	ffffffff 	.inst	0xffffffff ; undefined
     7d8:	78040001 	sturh	w1, [x0, #64]
     7dc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     7e0:	0000001c 	udf	#28
     7e4:	000007d0 	udf	#2000
     7e8:	40004344 	.inst	0x40004344 ; undefined
     7ec:	00000000 	udf	#0
     7f0:	00000054 	udf	#84
     7f4:	00000000 	udf	#0
     7f8:	9d500e41 	.inst	0x9d500e41 ; undefined
     7fc:	00099e0a 	.inst	0x00099e0a ; undefined
     800:	0000000c 	udf	#12
     804:	ffffffff 	.inst	0xffffffff ; undefined
     808:	78040001 	sturh	w1, [x0, #64]
     80c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     810:	00000024 	udf	#36
     814:	00000800 	udf	#2048
     818:	40004398 	.inst	0x40004398 ; undefined
     81c:	00000000 	udf	#0
     820:	00000094 	udf	#148
     824:	00000000 	udf	#0
     828:	9d300e41 	.inst	0x9d300e41 ; undefined
     82c:	42059e06 	.inst	0x42059e06 ; undefined
     830:	de610493 	.inst	0xde610493 ; undefined
     834:	000ed3dd 	.inst	0x000ed3dd ; undefined
     838:	00000024 	udf	#36
     83c:	00000800 	udf	#2048
     840:	4000442c 	.inst	0x4000442c ; undefined
     844:	00000000 	udf	#0
     848:	0000011c 	udf	#284
     84c:	00000000 	udf	#0
     850:	9d700e41 	.inst	0x9d700e41 ; undefined
     854:	020d9e0e 	.inst	0x020d9e0e ; undefined
     858:	0eddde45 	.inst	0x0eddde45 ; undefined
     85c:	00000000 	udf	#0
     860:	00000024 	udf	#36
     864:	00000800 	udf	#2048
     868:	40004548 	.inst	0x40004548 ; undefined
     86c:	00000000 	udf	#0
     870:	00000074 	udf	#116
     874:	00000000 	udf	#0
     878:	9d200e41 	.inst	0x9d200e41 ; undefined
     87c:	5b039e04 	.inst	0x5b039e04 ; undefined
     880:	000eddde 	.inst	0x000eddde ; undefined
     884:	00000000 	udf	#0
     888:	00000024 	udf	#36
     88c:	00000800 	udf	#2048
     890:	400045bc 	.inst	0x400045bc ; undefined
     894:	00000000 	udf	#0
     898:	00000074 	udf	#116
     89c:	00000000 	udf	#0
     8a0:	9d200e41 	.inst	0x9d200e41 ; undefined
     8a4:	5b039e04 	.inst	0x5b039e04 ; undefined
     8a8:	000eddde 	.inst	0x000eddde ; undefined
     8ac:	00000000 	udf	#0
     8b0:	00000024 	udf	#36
     8b4:	00000800 	udf	#2048
     8b8:	40004630 	.inst	0x40004630 ; undefined
     8bc:	00000000 	udf	#0
     8c0:	00000014 	udf	#20
     8c4:	00000000 	udf	#0
     8c8:	9d100e41 	.inst	0x9d100e41 ; undefined
     8cc:	43019e02 	.inst	0x43019e02 ; undefined
     8d0:	000eddde 	.inst	0x000eddde ; undefined
     8d4:	00000000 	udf	#0
     8d8:	0000000c 	udf	#12
     8dc:	ffffffff 	.inst	0xffffffff ; undefined
     8e0:	78040001 	sturh	w1, [x0, #64]
     8e4:	001f0c1e 	.inst	0x001f0c1e ; undefined
     8e8:	0000001c 	udf	#28
     8ec:	000008d8 	udf	#2264
     8f0:	40004644 	.inst	0x40004644 ; undefined
     8f4:	00000000 	udf	#0
     8f8:	00000094 	udf	#148
     8fc:	00000000 	udf	#0
     900:	63300e41 	.inst	0x63300e41 ; undefined
     904:	0000000e 	udf	#14
     908:	00000024 	udf	#36
     90c:	000008d8 	udf	#2264
     910:	400046d8 	.inst	0x400046d8 ; undefined
     914:	00000000 	udf	#0
     918:	00000078 	udf	#120
     91c:	00000000 	udf	#0
     920:	9d600e41 	.inst	0x9d600e41 ; undefined
     924:	5c0b9e0c 	ldr	d12, 17ce4 <GPR_FRAME_SIZE+0x17be4>
     928:	000eddde 	.inst	0x000eddde ; undefined
     92c:	00000000 	udf	#0
     930:	00000024 	udf	#36
     934:	000008d8 	udf	#2264
     938:	40004750 	.inst	0x40004750 ; undefined
     93c:	00000000 	udf	#0
     940:	000006e0 	udf	#1760
     944:	00000000 	udf	#0
     948:	01f00e41 	.inst	0x01f00e41 ; undefined
     94c:	1d9e1e9d 	.inst	0x1d9e1e9d ; undefined
     950:	de01b603 	.inst	0xde01b603 ; undefined
     954:	00000edd 	udf	#3805
     958:	0000000c 	udf	#12
     95c:	ffffffff 	.inst	0xffffffff ; undefined
     960:	78040001 	sturh	w1, [x0, #64]
     964:	001f0c1e 	.inst	0x001f0c1e ; undefined
     968:	00000024 	udf	#36
     96c:	00000958 	udf	#2392
     970:	40004e30 	.inst	0x40004e30 ; undefined
     974:	00000000 	udf	#0
     978:	00000154 	udf	#340
     97c:	00000000 	udf	#0
     980:	9d700e41 	.inst	0x9d700e41 ; undefined
     984:	020d9e0e 	.inst	0x020d9e0e ; undefined
     988:	0eddde53 	.inst	0x0eddde53 ; undefined
     98c:	00000000 	udf	#0
     990:	00000024 	udf	#36
     994:	00000958 	udf	#2392
     998:	40004f84 	.inst	0x40004f84 ; undefined
     99c:	00000000 	udf	#0
     9a0:	0000009c 	udf	#156
     9a4:	00000000 	udf	#0
     9a8:	9d700e41 	.inst	0x9d700e41 ; undefined
     9ac:	650d9e0e 	.inst	0x650d9e0e ; undefined
     9b0:	000eddde 	.inst	0x000eddde ; undefined
     9b4:	00000000 	udf	#0
     9b8:	00000024 	udf	#36
     9bc:	00000958 	udf	#2392
     9c0:	40005020 	.inst	0x40005020 ; undefined
     9c4:	00000000 	udf	#0
     9c8:	00000228 	udf	#552
     9cc:	00000000 	udf	#0
     9d0:	01b00e41 	.inst	0x01b00e41 ; undefined
     9d4:	159e169d 	b	6786448 <GPR_FRAME_SIZE+0x6786348>
     9d8:	ddde8802 	.inst	0xddde8802 ; undefined
     9dc:	0000000e 	udf	#14
     9e0:	0000000c 	udf	#12
     9e4:	ffffffff 	.inst	0xffffffff ; undefined
     9e8:	78040001 	sturh	w1, [x0, #64]
     9ec:	001f0c1e 	.inst	0x001f0c1e ; undefined
     9f0:	00000024 	udf	#36
     9f4:	000009e0 	udf	#2528
     9f8:	40005248 	.inst	0x40005248 ; undefined
     9fc:	00000000 	udf	#0
     a00:	00000108 	udf	#264
     a04:	00000000 	udf	#0
     a08:	9d200e41 	.inst	0x9d200e41 ; undefined
     a0c:	02039e04 	.inst	0x02039e04 ; undefined
     a10:	0eddde40 	.inst	0x0eddde40 ; undefined
     a14:	00000000 	udf	#0
     a18:	00000024 	udf	#36
     a1c:	000009e0 	udf	#2528
     a20:	40005350 	.inst	0x40005350 ; undefined
     a24:	00000000 	udf	#0
     a28:	00000080 	udf	#128
     a2c:	00000000 	udf	#0
     a30:	9d200e41 	.inst	0x9d200e41 ; undefined
     a34:	42039e04 	.inst	0x42039e04 ; undefined
     a38:	de5c0293 	.inst	0xde5c0293 ; undefined
     a3c:	000ed3dd 	.inst	0x000ed3dd ; undefined
     a40:	0000001c 	udf	#28
     a44:	000009e0 	udf	#2528
     a48:	400053d0 	.inst	0x400053d0 ; undefined
     a4c:	00000000 	udf	#0
     a50:	000001e8 	udf	#488
     a54:	00000000 	udf	#0
     a58:	02800e41 	.inst	0x02800e41 ; undefined
     a5c:	1f9e209d 	.inst	0x1f9e209d ; undefined
     a60:	00000024 	udf	#36
     a64:	000009e0 	udf	#2528
     a68:	400055b8 	.inst	0x400055b8 ; undefined
     a6c:	00000000 	udf	#0
     a70:	00000038 	udf	#56
     a74:	00000000 	udf	#0
     a78:	9d400e41 	.inst	0x9d400e41 ; undefined
     a7c:	42079e08 	.inst	0x42079e08 ; undefined
     a80:	00000693 	udf	#1683
     a84:	00000000 	udf	#0
     a88:	00000024 	udf	#36
     a8c:	000009e0 	udf	#2528
     a90:	400055f0 	.inst	0x400055f0 ; undefined
     a94:	00000000 	udf	#0
     a98:	00000140 	udf	#320
     a9c:	00000000 	udf	#0
     aa0:	9d300e41 	.inst	0x9d300e41 ; undefined
     aa4:	02059e06 	.inst	0x02059e06 ; undefined
     aa8:	0eddde4e 	.inst	0x0eddde4e ; undefined
     aac:	00000000 	udf	#0
     ab0:	00000024 	udf	#36
     ab4:	000009e0 	udf	#2528
     ab8:	40005730 	.inst	0x40005730 ; undefined
     abc:	00000000 	udf	#0
     ac0:	00000220 	udf	#544
     ac4:	00000000 	udf	#0
     ac8:	02f00e41 	.inst	0x02f00e41 ; undefined
     acc:	2d9e2e9d 	stp	s29, s11, [x20, #240]!
     ad0:	ddde8602 	.inst	0xddde8602 ; undefined
     ad4:	0000000e 	udf	#14
     ad8:	00000024 	udf	#36
     adc:	000009e0 	udf	#2528
     ae0:	40005950 	.inst	0x40005950 ; undefined
     ae4:	00000000 	udf	#0
     ae8:	00000104 	udf	#260
     aec:	00000000 	udf	#0
     af0:	9d400e41 	.inst	0x9d400e41 ; undefined
     af4:	7f079e08 	.inst	0x7f079e08 ; undefined
     af8:	000eddde 	.inst	0x000eddde ; undefined
     afc:	00000000 	udf	#0
     b00:	0000000c 	udf	#12
     b04:	ffffffff 	.inst	0xffffffff ; undefined
     b08:	78040001 	sturh	w1, [x0, #64]
     b0c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     b10:	0000001c 	udf	#28
     b14:	00000b00 	udf	#2816
     b18:	40005a54 	.inst	0x40005a54 ; undefined
     b1c:	00000000 	udf	#0
     b20:	0000001c 	udf	#28
     b24:	00000000 	udf	#0
     b28:	45100e41 	.inst	0x45100e41 ; undefined
     b2c:	0000000e 	udf	#14
     b30:	0000001c 	udf	#28
     b34:	00000b00 	udf	#2816
     b38:	40005a70 	.inst	0x40005a70 ; undefined
     b3c:	00000000 	udf	#0
     b40:	00000038 	udf	#56
     b44:	00000000 	udf	#0
     b48:	4c100e41 	.inst	0x4c100e41 ; undefined
     b4c:	0000000e 	udf	#14
     b50:	0000001c 	udf	#28
     b54:	00000b00 	udf	#2816
     b58:	40005aa8 	.inst	0x40005aa8 ; undefined
     b5c:	00000000 	udf	#0
     b60:	00000028 	udf	#40
     b64:	00000000 	udf	#0
     b68:	48100e41 	stxrh	w16, w1, [x18]
     b6c:	0000000e 	udf	#14
     b70:	0000001c 	udf	#28
     b74:	00000b00 	udf	#2816
     b78:	40005ad0 	.inst	0x40005ad0 ; undefined
     b7c:	00000000 	udf	#0
     b80:	00000034 	udf	#52
     b84:	00000000 	udf	#0
     b88:	4b100e41 	sub	w1, w18, w16, lsl #3
     b8c:	0000000e 	udf	#14
     b90:	00000024 	udf	#36
     b94:	00000b00 	udf	#2816
     b98:	40005b04 	.inst	0x40005b04 ; undefined
     b9c:	00000000 	udf	#0
     ba0:	000000ac 	udf	#172
     ba4:	00000000 	udf	#0
     ba8:	9d600e41 	.inst	0x9d600e41 ; undefined
     bac:	690b9e0c 	stgp	x12, x7, [x16, #368]
     bb0:	000eddde 	.inst	0x000eddde ; undefined
     bb4:	00000000 	udf	#0
     bb8:	00000014 	udf	#20
     bbc:	00000b00 	udf	#2816
     bc0:	40005bb0 	.inst	0x40005bb0 ; undefined
     bc4:	00000000 	udf	#0
     bc8:	00000010 	udf	#16
     bcc:	00000000 	udf	#0
     bd0:	0000001c 	udf	#28
     bd4:	00000b00 	udf	#2816
     bd8:	40005bc0 	.inst	0x40005bc0 ; undefined
     bdc:	00000000 	udf	#0
     be0:	00000020 	udf	#32
     be4:	00000000 	udf	#0
     be8:	46100e41 	.inst	0x46100e41 ; undefined
     bec:	0000000e 	udf	#14
     bf0:	0000001c 	udf	#28
     bf4:	00000b00 	udf	#2816
     bf8:	40005be0 	.inst	0x40005be0 ; undefined
     bfc:	00000000 	udf	#0
     c00:	00000028 	udf	#40
     c04:	00000000 	udf	#0
     c08:	48100e41 	stxrh	w16, w1, [x18]
     c0c:	0000000e 	udf	#14
     c10:	0000001c 	udf	#28
     c14:	00000b00 	udf	#2816
     c18:	40005c08 	.inst	0x40005c08 ; undefined
     c1c:	00000000 	udf	#0
     c20:	00000034 	udf	#52
     c24:	00000000 	udf	#0
     c28:	4b100e41 	sub	w1, w18, w16, lsl #3
     c2c:	0000000e 	udf	#14
     c30:	00000024 	udf	#36
     c34:	00000b00 	udf	#2816
     c38:	40005c3c 	.inst	0x40005c3c ; undefined
     c3c:	00000000 	udf	#0
     c40:	00000120 	udf	#288
     c44:	00000000 	udf	#0
     c48:	01800e41 	.inst	0x01800e41 ; undefined
     c4c:	0f9e109d 	fmla	v29.2s, v4.2s, v30.s[0]
     c50:	ddde4602 	.inst	0xddde4602 ; undefined
     c54:	0000000e 	udf	#14
     c58:	0000001c 	udf	#28
     c5c:	00000b00 	udf	#2816
     c60:	40005d5c 	.inst	0x40005d5c ; undefined
     c64:	00000000 	udf	#0
     c68:	00000028 	udf	#40
     c6c:	00000000 	udf	#0
     c70:	48100e41 	stxrh	w16, w1, [x18]
     c74:	0000000e 	udf	#14
     c78:	0000001c 	udf	#28
     c7c:	00000b00 	udf	#2816
     c80:	40005d84 	.inst	0x40005d84 ; undefined
     c84:	00000000 	udf	#0
     c88:	00000034 	udf	#52
     c8c:	00000000 	udf	#0
     c90:	4b100e41 	sub	w1, w18, w16, lsl #3
     c94:	0000000e 	udf	#14
     c98:	00000024 	udf	#36
     c9c:	00000b00 	udf	#2816
     ca0:	40005db8 	.inst	0x40005db8 ; undefined
     ca4:	00000000 	udf	#0
     ca8:	000000b8 	udf	#184
     cac:	00000000 	udf	#0
     cb0:	01800e41 	.inst	0x01800e41 ; undefined
     cb4:	0f9e109d 	fmla	v29.2s, v4.2s, v30.s[0]
     cb8:	0eddde6c 	.inst	0x0eddde6c ; undefined
     cbc:	00000000 	udf	#0
     cc0:	0000001c 	udf	#28
     cc4:	00000b00 	udf	#2816
     cc8:	40005e70 	.inst	0x40005e70 ; undefined
     ccc:	00000000 	udf	#0
     cd0:	00000034 	udf	#52
     cd4:	00000000 	udf	#0
     cd8:	4b100e41 	sub	w1, w18, w16, lsl #3
     cdc:	0000000e 	udf	#14
     ce0:	0000001c 	udf	#28
     ce4:	00000b00 	udf	#2816
     ce8:	40005ea4 	.inst	0x40005ea4 ; undefined
     cec:	00000000 	udf	#0
     cf0:	00000038 	udf	#56
     cf4:	00000000 	udf	#0
     cf8:	4c100e41 	.inst	0x4c100e41 ; undefined
     cfc:	0000000e 	udf	#14
     d00:	0000001c 	udf	#28
     d04:	00000b00 	udf	#2816
     d08:	40005edc 	.inst	0x40005edc ; undefined
     d0c:	00000000 	udf	#0
     d10:	00000038 	udf	#56
     d14:	00000000 	udf	#0
     d18:	4c100e41 	.inst	0x4c100e41 ; undefined
     d1c:	0000000e 	udf	#14
     d20:	0000001c 	udf	#28
     d24:	00000b00 	udf	#2816
     d28:	40005f14 	.inst	0x40005f14 ; undefined
     d2c:	00000000 	udf	#0
     d30:	00000038 	udf	#56
     d34:	00000000 	udf	#0
     d38:	4c100e41 	.inst	0x4c100e41 ; undefined
     d3c:	0000000e 	udf	#14
     d40:	0000001c 	udf	#28
     d44:	00000b00 	udf	#2816
     d48:	40005f4c 	.inst	0x40005f4c ; undefined
     d4c:	00000000 	udf	#0
     d50:	00000038 	udf	#56
     d54:	00000000 	udf	#0
     d58:	4c100e41 	.inst	0x4c100e41 ; undefined
     d5c:	0000000e 	udf	#14
     d60:	0000001c 	udf	#28
     d64:	00000b00 	udf	#2816
     d68:	40005f84 	.inst	0x40005f84 ; undefined
     d6c:	00000000 	udf	#0
     d70:	00000030 	udf	#48
     d74:	00000000 	udf	#0
     d78:	4a100e41 	eor	w1, w18, w16, lsl #3
     d7c:	0000000e 	udf	#14
     d80:	00000024 	udf	#36
     d84:	00000b00 	udf	#2816
     d88:	40005fb4 	.inst	0x40005fb4 ; undefined
     d8c:	00000000 	udf	#0
     d90:	0000009c 	udf	#156
     d94:	00000000 	udf	#0
     d98:	9d600e41 	.inst	0x9d600e41 ; undefined
     d9c:	650b9e0c 	.inst	0x650b9e0c ; undefined
     da0:	000eddde 	.inst	0x000eddde ; undefined
     da4:	00000000 	udf	#0
     da8:	0000001c 	udf	#28
     dac:	00000b00 	udf	#2816
     db0:	40006050 	.inst	0x40006050 ; undefined
     db4:	00000000 	udf	#0
     db8:	00000028 	udf	#40
     dbc:	00000000 	udf	#0
     dc0:	48100e41 	stxrh	w16, w1, [x18]
     dc4:	0000000e 	udf	#14
     dc8:	0000001c 	udf	#28
     dcc:	00000b00 	udf	#2816
     dd0:	40006078 	.inst	0x40006078 ; undefined
     dd4:	00000000 	udf	#0
     dd8:	00000034 	udf	#52
     ddc:	00000000 	udf	#0
     de0:	4b100e41 	sub	w1, w18, w16, lsl #3
     de4:	0000000e 	udf	#14
     de8:	0000001c 	udf	#28
     dec:	00000b00 	udf	#2816
     df0:	400060ac 	.inst	0x400060ac ; undefined
     df4:	00000000 	udf	#0
     df8:	00000024 	udf	#36
     dfc:	00000000 	udf	#0
     e00:	47100e41 	.inst	0x47100e41 ; undefined
     e04:	0000000e 	udf	#14
     e08:	0000001c 	udf	#28
     e0c:	00000b00 	udf	#2816
     e10:	400060d0 	.inst	0x400060d0 ; undefined
     e14:	00000000 	udf	#0
     e18:	00000038 	udf	#56
     e1c:	00000000 	udf	#0
     e20:	4c100e41 	.inst	0x4c100e41 ; undefined
     e24:	0000000e 	udf	#14
     e28:	00000024 	udf	#36
     e2c:	00000b00 	udf	#2816
     e30:	40006108 	.inst	0x40006108 ; undefined
     e34:	00000000 	udf	#0
     e38:	0000002c 	udf	#44
     e3c:	00000000 	udf	#0
     e40:	9d100e41 	.inst	0x9d100e41 ; undefined
     e44:	49019e02 	.inst	0x49019e02 ; undefined
     e48:	000eddde 	.inst	0x000eddde ; undefined
     e4c:	00000000 	udf	#0
     e50:	00000024 	udf	#36
     e54:	00000b00 	udf	#2816
     e58:	40006134 	.inst	0x40006134 ; undefined
     e5c:	00000000 	udf	#0
     e60:	000000a8 	udf	#168
     e64:	00000000 	udf	#0
     e68:	9d700e41 	.inst	0x9d700e41 ; undefined
     e6c:	680d9e0e 	.inst	0x680d9e0e ; undefined
     e70:	000eddde 	.inst	0x000eddde ; undefined
     e74:	00000000 	udf	#0
     e78:	00000024 	udf	#36
     e7c:	00000b00 	udf	#2816
     e80:	400061dc 	.inst	0x400061dc ; undefined
     e84:	00000000 	udf	#0
     e88:	00000070 	udf	#112
     e8c:	00000000 	udf	#0
     e90:	9d300e41 	.inst	0x9d300e41 ; undefined
     e94:	5a059e06 	.inst	0x5a059e06 ; undefined
     e98:	000eddde 	.inst	0x000eddde ; undefined
     e9c:	00000000 	udf	#0
     ea0:	00000024 	udf	#36
     ea4:	00000b00 	udf	#2816
     ea8:	4000624c 	.inst	0x4000624c ; undefined
     eac:	00000000 	udf	#0
     eb0:	0000007c 	udf	#124
     eb4:	00000000 	udf	#0
     eb8:	9d300e41 	.inst	0x9d300e41 ; undefined
     ebc:	5d059e06 	.inst	0x5d059e06 ; undefined
     ec0:	000eddde 	.inst	0x000eddde ; undefined
     ec4:	00000000 	udf	#0
     ec8:	00000024 	udf	#36
     ecc:	00000b00 	udf	#2816
     ed0:	400062c8 	.inst	0x400062c8 ; undefined
     ed4:	00000000 	udf	#0
     ed8:	00000028 	udf	#40
     edc:	00000000 	udf	#0
     ee0:	9d200e41 	.inst	0x9d200e41 ; undefined
     ee4:	48039e04 	stlxrh	w3, w4, [x16]
     ee8:	000eddde 	.inst	0x000eddde ; undefined
     eec:	00000000 	udf	#0
     ef0:	00000024 	udf	#36
     ef4:	00000b00 	udf	#2816
     ef8:	400062f0 	.inst	0x400062f0 ; undefined
     efc:	00000000 	udf	#0
     f00:	00000050 	udf	#80
     f04:	00000000 	udf	#0
     f08:	9d300e41 	.inst	0x9d300e41 ; undefined
     f0c:	52059e06 	eor	w6, w16, #0xf807f807
     f10:	000eddde 	.inst	0x000eddde ; undefined
     f14:	00000000 	udf	#0
     f18:	00000024 	udf	#36
     f1c:	00000b00 	udf	#2816
     f20:	40006340 	.inst	0x40006340 ; undefined
     f24:	00000000 	udf	#0
     f28:	00000070 	udf	#112
     f2c:	00000000 	udf	#0
     f30:	9d300e41 	.inst	0x9d300e41 ; undefined
     f34:	5a059e06 	.inst	0x5a059e06 ; undefined
     f38:	000eddde 	.inst	0x000eddde ; undefined
     f3c:	00000000 	udf	#0
     f40:	00000024 	udf	#36
     f44:	00000b00 	udf	#2816
     f48:	400063b0 	.inst	0x400063b0 ; undefined
     f4c:	00000000 	udf	#0
     f50:	0000006c 	udf	#108
     f54:	00000000 	udf	#0
     f58:	9d300e41 	.inst	0x9d300e41 ; undefined
     f5c:	59059e06 	.inst	0x59059e06 ; undefined
     f60:	000eddde 	.inst	0x000eddde ; undefined
     f64:	00000000 	udf	#0
     f68:	00000024 	udf	#36
     f6c:	00000b00 	udf	#2816
     f70:	4000641c 	.inst	0x4000641c ; undefined
     f74:	00000000 	udf	#0
     f78:	0000006c 	udf	#108
     f7c:	00000000 	udf	#0
     f80:	9d300e41 	.inst	0x9d300e41 ; undefined
     f84:	59059e06 	.inst	0x59059e06 ; undefined
     f88:	000eddde 	.inst	0x000eddde ; undefined
     f8c:	00000000 	udf	#0
     f90:	00000024 	udf	#36
     f94:	00000b00 	udf	#2816
     f98:	40006488 	.inst	0x40006488 ; undefined
     f9c:	00000000 	udf	#0
     fa0:	0000009c 	udf	#156
     fa4:	00000000 	udf	#0
     fa8:	9d400e41 	.inst	0x9d400e41 ; undefined
     fac:	65079e08 	bfmin	z8.h, p7/m, z8.h, z16.h
     fb0:	000eddde 	.inst	0x000eddde ; undefined
     fb4:	00000000 	udf	#0
     fb8:	00000024 	udf	#36
     fbc:	00000b00 	udf	#2816
     fc0:	40006524 	.inst	0x40006524 ; undefined
     fc4:	00000000 	udf	#0
     fc8:	0000003c 	udf	#60
     fcc:	00000000 	udf	#0
     fd0:	9d200e41 	.inst	0x9d200e41 ; undefined
     fd4:	4d039e04 	.inst	0x4d039e04 ; undefined
     fd8:	000eddde 	.inst	0x000eddde ; undefined
     fdc:	00000000 	udf	#0
     fe0:	00000024 	udf	#36
     fe4:	00000b00 	udf	#2816
     fe8:	40006560 	.inst	0x40006560 ; undefined
     fec:	00000000 	udf	#0
     ff0:	00000024 	udf	#36
     ff4:	00000000 	udf	#0
     ff8:	9d200e41 	.inst	0x9d200e41 ; undefined
     ffc:	47039e04 	.inst	0x47039e04 ; undefined
    1000:	000eddde 	.inst	0x000eddde ; undefined
    1004:	00000000 	udf	#0
    1008:	00000024 	udf	#36
    100c:	00000b00 	udf	#2816
    1010:	40006584 	.inst	0x40006584 ; undefined
    1014:	00000000 	udf	#0
    1018:	0000004c 	udf	#76
    101c:	00000000 	udf	#0
    1020:	9d200e41 	.inst	0x9d200e41 ; undefined
    1024:	51039e04 	sub	w4, w16, #0xe7
    1028:	000eddde 	.inst	0x000eddde ; undefined
    102c:	00000000 	udf	#0
    1030:	00000024 	udf	#36
    1034:	00000b00 	udf	#2816
    1038:	400065d0 	.inst	0x400065d0 ; undefined
    103c:	00000000 	udf	#0
    1040:	00000018 	udf	#24
    1044:	00000000 	udf	#0
    1048:	9d100e41 	.inst	0x9d100e41 ; undefined
    104c:	44019e02 	.inst	0x44019e02 ; undefined
    1050:	000eddde 	.inst	0x000eddde ; undefined
    1054:	00000000 	udf	#0
    1058:	00000024 	udf	#36
    105c:	00000b00 	udf	#2816
    1060:	400065e8 	.inst	0x400065e8 ; undefined
    1064:	00000000 	udf	#0
    1068:	00000114 	udf	#276
    106c:	00000000 	udf	#0
    1070:	02b00e41 	.inst	0x02b00e41 ; undefined
    1074:	259e269d 	cmple	p13.s, p1/z, z20.s, #-2
    1078:	ddde4302 	.inst	0xddde4302 ; undefined
    107c:	0000000e 	udf	#14
    1080:	00000024 	udf	#36
    1084:	00000b00 	udf	#2816
    1088:	400066fc 	.inst	0x400066fc ; undefined
    108c:	00000000 	udf	#0
    1090:	00000020 	udf	#32
    1094:	00000000 	udf	#0
    1098:	9d200e41 	.inst	0x9d200e41 ; undefined
    109c:	46039e04 	.inst	0x46039e04 ; undefined
    10a0:	000eddde 	.inst	0x000eddde ; undefined
    10a4:	00000000 	udf	#0
    10a8:	0000000c 	udf	#12
    10ac:	ffffffff 	.inst	0xffffffff ; undefined
    10b0:	78040001 	sturh	w1, [x0, #64]
    10b4:	001f0c1e 	.inst	0x001f0c1e ; undefined
    10b8:	0000001c 	udf	#28
    10bc:	000010a8 	udf	#4264
    10c0:	4000671c 	.inst	0x4000671c ; undefined
    10c4:	00000000 	udf	#0
    10c8:	00000028 	udf	#40
    10cc:	00000000 	udf	#0
    10d0:	48100e41 	stxrh	w16, w1, [x18]
    10d4:	0000000e 	udf	#14
    10d8:	0000001c 	udf	#28
    10dc:	000010a8 	udf	#4264
    10e0:	40006744 	.inst	0x40006744 ; undefined
    10e4:	00000000 	udf	#0
    10e8:	00000030 	udf	#48
    10ec:	00000000 	udf	#0
    10f0:	4a100e41 	eor	w1, w18, w16, lsl #3
    10f4:	0000000e 	udf	#14
    10f8:	0000001c 	udf	#28
    10fc:	000010a8 	udf	#4264
    1100:	40006774 	.inst	0x40006774 ; undefined
    1104:	00000000 	udf	#0
    1108:	00000028 	udf	#40
    110c:	00000000 	udf	#0
    1110:	48100e41 	stxrh	w16, w1, [x18]
    1114:	0000000e 	udf	#14
    1118:	0000001c 	udf	#28
    111c:	000010a8 	udf	#4264
    1120:	4000679c 	.inst	0x4000679c ; undefined
    1124:	00000000 	udf	#0
    1128:	00000030 	udf	#48
    112c:	00000000 	udf	#0
    1130:	4a100e41 	eor	w1, w18, w16, lsl #3
    1134:	0000000e 	udf	#14
    1138:	0000001c 	udf	#28
    113c:	000010a8 	udf	#4264
    1140:	400067cc 	.inst	0x400067cc ; undefined
    1144:	00000000 	udf	#0
    1148:	0000001c 	udf	#28
    114c:	00000000 	udf	#0
    1150:	45100e41 	.inst	0x45100e41 ; undefined
    1154:	0000000e 	udf	#14
    1158:	0000001c 	udf	#28
    115c:	000010a8 	udf	#4264
    1160:	400067e8 	.inst	0x400067e8 ; undefined
    1164:	00000000 	udf	#0
    1168:	00000028 	udf	#40
    116c:	00000000 	udf	#0
    1170:	48100e41 	stxrh	w16, w1, [x18]
    1174:	0000000e 	udf	#14
    1178:	0000001c 	udf	#28
    117c:	000010a8 	udf	#4264
    1180:	40006810 	.inst	0x40006810 ; undefined
    1184:	00000000 	udf	#0
    1188:	00000030 	udf	#48
    118c:	00000000 	udf	#0
    1190:	4a100e41 	eor	w1, w18, w16, lsl #3
    1194:	0000000e 	udf	#14
    1198:	0000001c 	udf	#28
    119c:	000010a8 	udf	#4264
    11a0:	40006840 	.inst	0x40006840 ; undefined
    11a4:	00000000 	udf	#0
    11a8:	00000024 	udf	#36
    11ac:	00000000 	udf	#0
    11b0:	47100e41 	.inst	0x47100e41 ; undefined
    11b4:	0000000e 	udf	#14
    11b8:	0000001c 	udf	#28
    11bc:	000010a8 	udf	#4264
    11c0:	40006864 	.inst	0x40006864 ; undefined
    11c4:	00000000 	udf	#0
    11c8:	00000024 	udf	#36
    11cc:	00000000 	udf	#0
    11d0:	47100e41 	.inst	0x47100e41 ; undefined
    11d4:	0000000e 	udf	#14
    11d8:	0000001c 	udf	#28
    11dc:	000010a8 	udf	#4264
    11e0:	40006888 	.inst	0x40006888 ; undefined
    11e4:	00000000 	udf	#0
    11e8:	00000024 	udf	#36
    11ec:	00000000 	udf	#0
    11f0:	47100e41 	.inst	0x47100e41 ; undefined
    11f4:	0000000e 	udf	#14
    11f8:	0000001c 	udf	#28
    11fc:	000010a8 	udf	#4264
    1200:	400068ac 	.inst	0x400068ac ; undefined
    1204:	00000000 	udf	#0
    1208:	00000038 	udf	#56
    120c:	00000000 	udf	#0
    1210:	4c100e41 	.inst	0x4c100e41 ; undefined
    1214:	0000000e 	udf	#14
    1218:	0000001c 	udf	#28
    121c:	000010a8 	udf	#4264
    1220:	400068e4 	.inst	0x400068e4 ; undefined
    1224:	00000000 	udf	#0
    1228:	00000024 	udf	#36
    122c:	00000000 	udf	#0
    1230:	47100e41 	.inst	0x47100e41 ; undefined
    1234:	0000000e 	udf	#14
    1238:	0000001c 	udf	#28
    123c:	000010a8 	udf	#4264
    1240:	40006908 	.inst	0x40006908 ; undefined
    1244:	00000000 	udf	#0
    1248:	00000038 	udf	#56
    124c:	00000000 	udf	#0
    1250:	4c100e41 	.inst	0x4c100e41 ; undefined
    1254:	0000000e 	udf	#14
    1258:	0000001c 	udf	#28
    125c:	000010a8 	udf	#4264
    1260:	40006940 	.inst	0x40006940 ; undefined
    1264:	00000000 	udf	#0
    1268:	00000024 	udf	#36
    126c:	00000000 	udf	#0
    1270:	47100e41 	.inst	0x47100e41 ; undefined
    1274:	0000000e 	udf	#14
    1278:	0000001c 	udf	#28
    127c:	000010a8 	udf	#4264
    1280:	40006964 	.inst	0x40006964 ; undefined
    1284:	00000000 	udf	#0
    1288:	0000001c 	udf	#28
    128c:	00000000 	udf	#0
    1290:	45100e41 	.inst	0x45100e41 ; undefined
    1294:	0000000e 	udf	#14
    1298:	0000001c 	udf	#28
    129c:	000010a8 	udf	#4264
    12a0:	40006980 	.inst	0x40006980 ; undefined
    12a4:	00000000 	udf	#0
    12a8:	00000028 	udf	#40
    12ac:	00000000 	udf	#0
    12b0:	48100e41 	stxrh	w16, w1, [x18]
    12b4:	0000000e 	udf	#14
    12b8:	0000001c 	udf	#28
    12bc:	000010a8 	udf	#4264
    12c0:	400069a8 	.inst	0x400069a8 ; undefined
    12c4:	00000000 	udf	#0
    12c8:	00000024 	udf	#36
    12cc:	00000000 	udf	#0
    12d0:	47100e41 	.inst	0x47100e41 ; undefined
    12d4:	0000000e 	udf	#14
    12d8:	0000001c 	udf	#28
    12dc:	000010a8 	udf	#4264
    12e0:	400069cc 	.inst	0x400069cc ; undefined
    12e4:	00000000 	udf	#0
    12e8:	00000038 	udf	#56
    12ec:	00000000 	udf	#0
    12f0:	4c100e41 	.inst	0x4c100e41 ; undefined
    12f4:	0000000e 	udf	#14
    12f8:	0000001c 	udf	#28
    12fc:	000010a8 	udf	#4264
    1300:	40006a04 	.inst	0x40006a04 ; undefined
    1304:	00000000 	udf	#0
    1308:	00000038 	udf	#56
    130c:	00000000 	udf	#0
    1310:	4c100e41 	.inst	0x4c100e41 ; undefined
    1314:	0000000e 	udf	#14
    1318:	0000001c 	udf	#28
    131c:	000010a8 	udf	#4264
    1320:	40006a3c 	.inst	0x40006a3c ; undefined
    1324:	00000000 	udf	#0
    1328:	00000024 	udf	#36
    132c:	00000000 	udf	#0
    1330:	47100e41 	.inst	0x47100e41 ; undefined
    1334:	0000000e 	udf	#14
    1338:	0000001c 	udf	#28
    133c:	000010a8 	udf	#4264
    1340:	40006a60 	.inst	0x40006a60 ; undefined
    1344:	00000000 	udf	#0
    1348:	00000038 	udf	#56
    134c:	00000000 	udf	#0
    1350:	4c100e41 	.inst	0x4c100e41 ; undefined
    1354:	0000000e 	udf	#14
    1358:	0000001c 	udf	#28
    135c:	000010a8 	udf	#4264
    1360:	40006a98 	.inst	0x40006a98 ; undefined
    1364:	00000000 	udf	#0
    1368:	00000038 	udf	#56
    136c:	00000000 	udf	#0
    1370:	4c100e41 	.inst	0x4c100e41 ; undefined
    1374:	0000000e 	udf	#14
    1378:	0000001c 	udf	#28
    137c:	000010a8 	udf	#4264
    1380:	40006ad0 	.inst	0x40006ad0 ; undefined
    1384:	00000000 	udf	#0
    1388:	00000030 	udf	#48
    138c:	00000000 	udf	#0
    1390:	4a100e41 	eor	w1, w18, w16, lsl #3
    1394:	0000000e 	udf	#14
    1398:	0000001c 	udf	#28
    139c:	000010a8 	udf	#4264
    13a0:	40006b00 	.inst	0x40006b00 ; undefined
    13a4:	00000000 	udf	#0
    13a8:	0000001c 	udf	#28
    13ac:	00000000 	udf	#0
    13b0:	45100e41 	.inst	0x45100e41 ; undefined
    13b4:	0000000e 	udf	#14
    13b8:	0000001c 	udf	#28
    13bc:	000010a8 	udf	#4264
    13c0:	40006b1c 	.inst	0x40006b1c ; undefined
    13c4:	00000000 	udf	#0
    13c8:	00000028 	udf	#40
    13cc:	00000000 	udf	#0
    13d0:	48100e41 	stxrh	w16, w1, [x18]
    13d4:	0000000e 	udf	#14
    13d8:	0000001c 	udf	#28
    13dc:	000010a8 	udf	#4264
    13e0:	40006b44 	.inst	0x40006b44 ; undefined
    13e4:	00000000 	udf	#0
    13e8:	00000024 	udf	#36
    13ec:	00000000 	udf	#0
    13f0:	47100e41 	.inst	0x47100e41 ; undefined
    13f4:	0000000e 	udf	#14
    13f8:	0000001c 	udf	#28
    13fc:	000010a8 	udf	#4264
    1400:	40006b68 	.inst	0x40006b68 ; undefined
    1404:	00000000 	udf	#0
    1408:	00000024 	udf	#36
    140c:	00000000 	udf	#0
    1410:	47100e41 	.inst	0x47100e41 ; undefined
    1414:	0000000e 	udf	#14
    1418:	0000001c 	udf	#28
    141c:	000010a8 	udf	#4264
    1420:	40006b8c 	.inst	0x40006b8c ; undefined
    1424:	00000000 	udf	#0
    1428:	00000038 	udf	#56
    142c:	00000000 	udf	#0
    1430:	4c100e41 	.inst	0x4c100e41 ; undefined
    1434:	0000000e 	udf	#14
    1438:	0000001c 	udf	#28
    143c:	000010a8 	udf	#4264
    1440:	40006bc4 	.inst	0x40006bc4 ; undefined
    1444:	00000000 	udf	#0
    1448:	00000038 	udf	#56
    144c:	00000000 	udf	#0
    1450:	4c100e41 	.inst	0x4c100e41 ; undefined
    1454:	0000000e 	udf	#14
    1458:	0000001c 	udf	#28
    145c:	000010a8 	udf	#4264
    1460:	40006bfc 	.inst	0x40006bfc ; undefined
    1464:	00000000 	udf	#0
    1468:	00000038 	udf	#56
    146c:	00000000 	udf	#0
    1470:	4c100e41 	.inst	0x4c100e41 ; undefined
    1474:	0000000e 	udf	#14
    1478:	0000001c 	udf	#28
    147c:	000010a8 	udf	#4264
    1480:	40006c34 	.inst	0x40006c34 ; undefined
    1484:	00000000 	udf	#0
    1488:	0000001c 	udf	#28
    148c:	00000000 	udf	#0
    1490:	45100e41 	.inst	0x45100e41 ; undefined
    1494:	0000000e 	udf	#14
    1498:	0000001c 	udf	#28
    149c:	000010a8 	udf	#4264
    14a0:	40006c50 	.inst	0x40006c50 ; undefined
    14a4:	00000000 	udf	#0
    14a8:	00000028 	udf	#40
    14ac:	00000000 	udf	#0
    14b0:	48100e41 	stxrh	w16, w1, [x18]
    14b4:	0000000e 	udf	#14
    14b8:	0000001c 	udf	#28
    14bc:	000010a8 	udf	#4264
    14c0:	40006c78 	.inst	0x40006c78 ; undefined
    14c4:	00000000 	udf	#0
    14c8:	00000038 	udf	#56
    14cc:	00000000 	udf	#0
    14d0:	4c100e41 	.inst	0x4c100e41 ; undefined
    14d4:	0000000e 	udf	#14
    14d8:	0000001c 	udf	#28
    14dc:	000010a8 	udf	#4264
    14e0:	40006cb0 	.inst	0x40006cb0 ; undefined
    14e4:	00000000 	udf	#0
    14e8:	00000024 	udf	#36
    14ec:	00000000 	udf	#0
    14f0:	47100e41 	.inst	0x47100e41 ; undefined
    14f4:	0000000e 	udf	#14
    14f8:	0000001c 	udf	#28
    14fc:	000010a8 	udf	#4264
    1500:	40006cd4 	.inst	0x40006cd4 ; undefined
    1504:	00000000 	udf	#0
    1508:	00000024 	udf	#36
    150c:	00000000 	udf	#0
    1510:	47100e41 	.inst	0x47100e41 ; undefined
    1514:	0000000e 	udf	#14
    1518:	0000001c 	udf	#28
    151c:	000010a8 	udf	#4264
    1520:	40006cf8 	.inst	0x40006cf8 ; undefined
    1524:	00000000 	udf	#0
    1528:	00000024 	udf	#36
    152c:	00000000 	udf	#0
    1530:	47100e41 	.inst	0x47100e41 ; undefined
    1534:	0000000e 	udf	#14
    1538:	0000001c 	udf	#28
    153c:	000010a8 	udf	#4264
    1540:	40006d1c 	.inst	0x40006d1c ; undefined
    1544:	00000000 	udf	#0
    1548:	00000024 	udf	#36
    154c:	00000000 	udf	#0
    1550:	47100e41 	.inst	0x47100e41 ; undefined
    1554:	0000000e 	udf	#14
    1558:	0000001c 	udf	#28
    155c:	000010a8 	udf	#4264
    1560:	40006d40 	.inst	0x40006d40 ; undefined
    1564:	00000000 	udf	#0
    1568:	00000028 	udf	#40
    156c:	00000000 	udf	#0
    1570:	48100e41 	stxrh	w16, w1, [x18]
    1574:	0000000e 	udf	#14
    1578:	0000001c 	udf	#28
    157c:	000010a8 	udf	#4264
    1580:	40006d68 	.inst	0x40006d68 ; undefined
    1584:	00000000 	udf	#0
    1588:	00000038 	udf	#56
    158c:	00000000 	udf	#0
    1590:	4c100e41 	.inst	0x4c100e41 ; undefined
    1594:	0000000e 	udf	#14
    1598:	0000001c 	udf	#28
    159c:	000010a8 	udf	#4264
    15a0:	40006da0 	.inst	0x40006da0 ; undefined
    15a4:	00000000 	udf	#0
    15a8:	00000038 	udf	#56
    15ac:	00000000 	udf	#0
    15b0:	4c100e41 	.inst	0x4c100e41 ; undefined
    15b4:	0000000e 	udf	#14
    15b8:	0000001c 	udf	#28
    15bc:	000010a8 	udf	#4264
    15c0:	40006dd8 	.inst	0x40006dd8 ; undefined
    15c4:	00000000 	udf	#0
    15c8:	00000038 	udf	#56
    15cc:	00000000 	udf	#0
    15d0:	4c100e41 	.inst	0x4c100e41 ; undefined
    15d4:	0000000e 	udf	#14
    15d8:	0000001c 	udf	#28
    15dc:	000010a8 	udf	#4264
    15e0:	40006e10 	.inst	0x40006e10 ; undefined
    15e4:	00000000 	udf	#0
    15e8:	00000034 	udf	#52
    15ec:	00000000 	udf	#0
    15f0:	4b100e41 	sub	w1, w18, w16, lsl #3
    15f4:	0000000e 	udf	#14
    15f8:	0000001c 	udf	#28
    15fc:	000010a8 	udf	#4264
    1600:	40006e44 	.inst	0x40006e44 ; undefined
    1604:	00000000 	udf	#0
    1608:	00000028 	udf	#40
    160c:	00000000 	udf	#0
    1610:	48100e41 	stxrh	w16, w1, [x18]
    1614:	0000000e 	udf	#14
    1618:	0000001c 	udf	#28
    161c:	000010a8 	udf	#4264
    1620:	40006e6c 	.inst	0x40006e6c ; undefined
    1624:	00000000 	udf	#0
    1628:	00000018 	udf	#24
    162c:	00000000 	udf	#0
    1630:	44100e41 	.inst	0x44100e41 ; undefined
    1634:	0000000e 	udf	#14
    1638:	0000001c 	udf	#28
    163c:	000010a8 	udf	#4264
    1640:	40006e84 	.inst	0x40006e84 ; undefined
    1644:	00000000 	udf	#0
    1648:	00000018 	udf	#24
    164c:	00000000 	udf	#0
    1650:	44100e41 	.inst	0x44100e41 ; undefined
    1654:	0000000e 	udf	#14
    1658:	0000001c 	udf	#28
    165c:	000010a8 	udf	#4264
    1660:	40006e9c 	.inst	0x40006e9c ; undefined
    1664:	00000000 	udf	#0
    1668:	0000001c 	udf	#28
    166c:	00000000 	udf	#0
    1670:	45100e41 	.inst	0x45100e41 ; undefined
    1674:	0000000e 	udf	#14
    1678:	0000001c 	udf	#28
    167c:	000010a8 	udf	#4264
    1680:	40006eb8 	.inst	0x40006eb8 ; undefined
    1684:	00000000 	udf	#0
    1688:	00000028 	udf	#40
    168c:	00000000 	udf	#0
    1690:	48100e41 	stxrh	w16, w1, [x18]
    1694:	0000000e 	udf	#14
    1698:	0000001c 	udf	#28
    169c:	000010a8 	udf	#4264
    16a0:	40006ee0 	.inst	0x40006ee0 ; undefined
    16a4:	00000000 	udf	#0
    16a8:	00000024 	udf	#36
    16ac:	00000000 	udf	#0
    16b0:	47100e41 	.inst	0x47100e41 ; undefined
    16b4:	0000000e 	udf	#14
    16b8:	0000001c 	udf	#28
    16bc:	000010a8 	udf	#4264
    16c0:	40006f04 	.inst	0x40006f04 ; undefined
    16c4:	00000000 	udf	#0
    16c8:	00000024 	udf	#36
    16cc:	00000000 	udf	#0
    16d0:	47100e41 	.inst	0x47100e41 ; undefined
    16d4:	0000000e 	udf	#14
    16d8:	0000001c 	udf	#28
    16dc:	000010a8 	udf	#4264
    16e0:	40006f28 	.inst	0x40006f28 ; undefined
    16e4:	00000000 	udf	#0
    16e8:	00000024 	udf	#36
    16ec:	00000000 	udf	#0
    16f0:	47100e41 	.inst	0x47100e41 ; undefined
    16f4:	0000000e 	udf	#14
    16f8:	0000001c 	udf	#28
    16fc:	000010a8 	udf	#4264
    1700:	40006f4c 	.inst	0x40006f4c ; undefined
    1704:	00000000 	udf	#0
    1708:	00000024 	udf	#36
    170c:	00000000 	udf	#0
    1710:	47100e41 	.inst	0x47100e41 ; undefined
    1714:	0000000e 	udf	#14
    1718:	0000001c 	udf	#28
    171c:	000010a8 	udf	#4264
    1720:	40006f70 	.inst	0x40006f70 ; undefined
    1724:	00000000 	udf	#0
    1728:	00000024 	udf	#36
    172c:	00000000 	udf	#0
    1730:	47100e41 	.inst	0x47100e41 ; undefined
    1734:	0000000e 	udf	#14
    1738:	0000001c 	udf	#28
    173c:	000010a8 	udf	#4264
    1740:	40006f94 	.inst	0x40006f94 ; undefined
    1744:	00000000 	udf	#0
    1748:	00000024 	udf	#36
    174c:	00000000 	udf	#0
    1750:	47100e41 	.inst	0x47100e41 ; undefined
    1754:	0000000e 	udf	#14
    1758:	0000001c 	udf	#28
    175c:	000010a8 	udf	#4264
    1760:	40006fb8 	.inst	0x40006fb8 ; undefined
    1764:	00000000 	udf	#0
    1768:	00000024 	udf	#36
    176c:	00000000 	udf	#0
    1770:	47100e41 	.inst	0x47100e41 ; undefined
    1774:	0000000e 	udf	#14
    1778:	0000001c 	udf	#28
    177c:	000010a8 	udf	#4264
    1780:	40006fdc 	.inst	0x40006fdc ; undefined
    1784:	00000000 	udf	#0
    1788:	0000001c 	udf	#28
    178c:	00000000 	udf	#0
    1790:	45100e41 	.inst	0x45100e41 ; undefined
    1794:	0000000e 	udf	#14
    1798:	0000001c 	udf	#28
    179c:	000010a8 	udf	#4264
    17a0:	40006ff8 	.inst	0x40006ff8 ; undefined
    17a4:	00000000 	udf	#0
    17a8:	00000028 	udf	#40
    17ac:	00000000 	udf	#0
    17b0:	48100e41 	stxrh	w16, w1, [x18]
    17b4:	0000000e 	udf	#14
    17b8:	0000001c 	udf	#28
    17bc:	000010a8 	udf	#4264
    17c0:	40007020 	.inst	0x40007020 ; undefined
    17c4:	00000000 	udf	#0
    17c8:	00000024 	udf	#36
    17cc:	00000000 	udf	#0
    17d0:	47100e41 	.inst	0x47100e41 ; undefined
    17d4:	0000000e 	udf	#14
    17d8:	0000001c 	udf	#28
    17dc:	000010a8 	udf	#4264
    17e0:	40007044 	.inst	0x40007044 ; undefined
    17e4:	00000000 	udf	#0
    17e8:	00000024 	udf	#36
    17ec:	00000000 	udf	#0
    17f0:	47100e41 	.inst	0x47100e41 ; undefined
    17f4:	0000000e 	udf	#14
    17f8:	0000001c 	udf	#28
    17fc:	000010a8 	udf	#4264
    1800:	40007068 	.inst	0x40007068 ; undefined
    1804:	00000000 	udf	#0
    1808:	00000024 	udf	#36
    180c:	00000000 	udf	#0
    1810:	47100e41 	.inst	0x47100e41 ; undefined
    1814:	0000000e 	udf	#14
    1818:	0000001c 	udf	#28
    181c:	000010a8 	udf	#4264
    1820:	4000708c 	.inst	0x4000708c ; undefined
    1824:	00000000 	udf	#0
    1828:	00000024 	udf	#36
    182c:	00000000 	udf	#0
    1830:	47100e41 	.inst	0x47100e41 ; undefined
    1834:	0000000e 	udf	#14
    1838:	0000001c 	udf	#28
    183c:	000010a8 	udf	#4264
    1840:	400070b0 	.inst	0x400070b0 ; undefined
    1844:	00000000 	udf	#0
    1848:	00000024 	udf	#36
    184c:	00000000 	udf	#0
    1850:	47100e41 	.inst	0x47100e41 ; undefined
    1854:	0000000e 	udf	#14
    1858:	0000001c 	udf	#28
    185c:	000010a8 	udf	#4264
    1860:	400070d4 	.inst	0x400070d4 ; undefined
    1864:	00000000 	udf	#0
    1868:	00000024 	udf	#36
    186c:	00000000 	udf	#0
    1870:	47100e41 	.inst	0x47100e41 ; undefined
    1874:	0000000e 	udf	#14
    1878:	0000001c 	udf	#28
    187c:	000010a8 	udf	#4264
    1880:	400070f8 	.inst	0x400070f8 ; undefined
    1884:	00000000 	udf	#0
    1888:	0000001c 	udf	#28
    188c:	00000000 	udf	#0
    1890:	45100e41 	.inst	0x45100e41 ; undefined
    1894:	0000000e 	udf	#14
    1898:	0000001c 	udf	#28
    189c:	000010a8 	udf	#4264
    18a0:	40007114 	.inst	0x40007114 ; undefined
    18a4:	00000000 	udf	#0
    18a8:	00000024 	udf	#36
    18ac:	00000000 	udf	#0
    18b0:	47100e41 	.inst	0x47100e41 ; undefined
    18b4:	0000000e 	udf	#14
    18b8:	0000001c 	udf	#28
    18bc:	000010a8 	udf	#4264
    18c0:	40007138 	.inst	0x40007138 ; undefined
    18c4:	00000000 	udf	#0
    18c8:	00000024 	udf	#36
    18cc:	00000000 	udf	#0
    18d0:	47100e41 	.inst	0x47100e41 ; undefined
    18d4:	0000000e 	udf	#14
    18d8:	0000001c 	udf	#28
    18dc:	000010a8 	udf	#4264
    18e0:	4000715c 	.inst	0x4000715c ; undefined
    18e4:	00000000 	udf	#0
    18e8:	00000028 	udf	#40
    18ec:	00000000 	udf	#0
    18f0:	48100e41 	stxrh	w16, w1, [x18]
    18f4:	0000000e 	udf	#14
    18f8:	00000024 	udf	#36
    18fc:	000010a8 	udf	#4264
    1900:	40007184 	.inst	0x40007184 ; undefined
    1904:	00000000 	udf	#0
    1908:	0000002c 	udf	#44
    190c:	00000000 	udf	#0
    1910:	9d300e41 	.inst	0x9d300e41 ; undefined
    1914:	49059e06 	.inst	0x49059e06 ; undefined
    1918:	000eddde 	.inst	0x000eddde ; undefined
    191c:	00000000 	udf	#0
    1920:	00000024 	udf	#36
    1924:	000010a8 	udf	#4264
    1928:	400071b0 	.inst	0x400071b0 ; undefined
    192c:	00000000 	udf	#0
    1930:	00000068 	udf	#104
    1934:	00000000 	udf	#0
    1938:	9d300e41 	.inst	0x9d300e41 ; undefined
    193c:	58059e06 	ldr	x6, ccfc <GPR_FRAME_SIZE+0xcbfc>
    1940:	000eddde 	.inst	0x000eddde ; undefined
    1944:	00000000 	udf	#0
    1948:	00000024 	udf	#36
    194c:	000010a8 	udf	#4264
    1950:	40007218 	.inst	0x40007218 ; undefined
    1954:	00000000 	udf	#0
    1958:	00000050 	udf	#80
    195c:	00000000 	udf	#0
    1960:	9d200e41 	.inst	0x9d200e41 ; undefined
    1964:	52039e04 	eor	w4, w16, #0xe01fe01f
    1968:	000eddde 	.inst	0x000eddde ; undefined
    196c:	00000000 	udf	#0
    1970:	00000024 	udf	#36
    1974:	000010a8 	udf	#4264
    1978:	40007268 	.inst	0x40007268 ; undefined
    197c:	00000000 	udf	#0
    1980:	00000058 	udf	#88
    1984:	00000000 	udf	#0
    1988:	9d300e41 	.inst	0x9d300e41 ; undefined
    198c:	54059e06 	b.vs	cd4c <GPR_FRAME_SIZE+0xcc4c>
    1990:	000eddde 	.inst	0x000eddde ; undefined
    1994:	00000000 	udf	#0
    1998:	00000024 	udf	#36
    199c:	000010a8 	udf	#4264
    19a0:	400072c0 	.inst	0x400072c0 ; undefined
    19a4:	00000000 	udf	#0
    19a8:	00000290 	udf	#656
    19ac:	00000000 	udf	#0
    19b0:	01900e41 	.inst	0x01900e41 ; undefined
    19b4:	119e129d 	.inst	0x119e129d ; undefined
    19b8:	dddea202 	.inst	0xdddea202 ; undefined
    19bc:	0000000e 	udf	#14
    19c0:	00000024 	udf	#36
    19c4:	000010a8 	udf	#4264
    19c8:	40007550 	.inst	0x40007550 ; undefined
    19cc:	00000000 	udf	#0
    19d0:	00000074 	udf	#116
    19d4:	00000000 	udf	#0
    19d8:	9d300e41 	.inst	0x9d300e41 ; undefined
    19dc:	5b059e06 	.inst	0x5b059e06 ; undefined
    19e0:	000eddde 	.inst	0x000eddde ; undefined
    19e4:	00000000 	udf	#0
    19e8:	0000002c 	udf	#44
    19ec:	000010a8 	udf	#4264
    19f0:	400075c4 	.inst	0x400075c4 ; undefined
    19f4:	00000000 	udf	#0
    19f8:	00000388 	udf	#904
    19fc:	00000000 	udf	#0
    1a00:	9d700e41 	.inst	0x9d700e41 ; undefined
    1a04:	420d9e0e 	.inst	0x420d9e0e ; undefined
    1a08:	de020c93 	.inst	0xde020c93 ; undefined
    1a0c:	0ed3ddde 	.inst	0x0ed3ddde ; undefined
	...
