
ES_Praktikum_1_Vorlage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a3c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08004bcc  08004bcc  00014bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dbc  08004dbc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004dbc  08004dbc  00014dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004dc4  08004dc4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dc4  08004dc4  00014dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004dc8  08004dc8  00014dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004dcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000070  08004e3c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  08004e3c  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb71  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002434  00000000  00000000  0002ec11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  00031048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d28  00000000  00000000  00031e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a3b  00000000  00000000  00032bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000118e6  00000000  00000000  000555f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd4ac  00000000  00000000  00066ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00134385  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045c8  00000000  00000000  001343d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bb4 	.word	0x08004bb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004bb4 	.word	0x08004bb4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <lcd_command>:
#include <assert.h>
#include "LCD_I2C_Driver.h"

void lcd_command(LCD_Handle_t* lcd_config, uint8_t cmd){
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af02      	add	r7, sp, #8
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	460b      	mov	r3, r1
 800057e:	70fb      	strb	r3, [r7, #3]
	uint8_t data_u = 0, data_l = 0;
 8000580:	2300      	movs	r3, #0
 8000582:	74fb      	strb	r3, [r7, #19]
 8000584:	2300      	movs	r3, #0
 8000586:	74bb      	strb	r3, [r7, #18]
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000588:	78fb      	ldrb	r3, [r7, #3]
 800058a:	f023 030f 	bic.w	r3, r3, #15
 800058e:	74fb      	strb	r3, [r7, #19]
	data_l = ((cmd<<4)&0xf0);
 8000590:	78fb      	ldrb	r3, [r7, #3]
 8000592:	011b      	lsls	r3, r3, #4
 8000594:	74bb      	strb	r3, [r7, #18]
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	799b      	ldrb	r3, [r3, #6]
 800059a:	00db      	lsls	r3, r3, #3
 800059c:	b2da      	uxtb	r2, r3
 800059e:	7cfb      	ldrb	r3, [r7, #19]
 80005a0:	4313      	orrs	r3, r2
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	f043 0304 	orr.w	r3, r3, #4
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	733b      	strb	r3, [r7, #12]
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	799b      	ldrb	r3, [r3, #6]
 80005b0:	00db      	lsls	r3, r3, #3
 80005b2:	b25a      	sxtb	r2, r3
 80005b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80005b8:	4313      	orrs	r3, r2
 80005ba:	b25b      	sxtb	r3, r3
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	737b      	strb	r3, [r7, #13]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	799b      	ldrb	r3, [r3, #6]
 80005c4:	00db      	lsls	r3, r3, #3
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	7cbb      	ldrb	r3, [r7, #18]
 80005ca:	4313      	orrs	r3, r2
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	f043 0304 	orr.w	r3, r3, #4
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	73bb      	strb	r3, [r7, #14]
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	799b      	ldrb	r3, [r3, #6]
 80005da:	00db      	lsls	r3, r3, #3
 80005dc:	b25a      	sxtb	r2, r3
 80005de:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80005e2:	4313      	orrs	r3, r2
 80005e4:	b25b      	sxtb	r3, r3
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	73fb      	strb	r3, [r7, #15]
	// Check is RW is set,
	for (int i = 0; i< 4; i++){
 80005ea:	2300      	movs	r3, #0
 80005ec:	617b      	str	r3, [r7, #20]
 80005ee:	e011      	b.n	8000614 <lcd_command+0xa0>
		assert( (data_t[i] & 1 << 1)  == 0);
 80005f0:	f107 020c 	add.w	r2, r7, #12
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	4413      	add	r3, r2
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	f003 0302 	and.w	r3, r3, #2
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d005      	beq.n	800060e <lcd_command+0x9a>
 8000602:	4b0d      	ldr	r3, [pc, #52]	; (8000638 <lcd_command+0xc4>)
 8000604:	4a0d      	ldr	r2, [pc, #52]	; (800063c <lcd_command+0xc8>)
 8000606:	210f      	movs	r1, #15
 8000608:	480d      	ldr	r0, [pc, #52]	; (8000640 <lcd_command+0xcc>)
 800060a:	f003 f8c1 	bl	8003790 <__assert_func>
	for (int i = 0; i< 4; i++){
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	3301      	adds	r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	2b03      	cmp	r3, #3
 8000618:	ddea      	ble.n	80005f0 <lcd_command+0x7c>
	}
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6818      	ldr	r0, [r3, #0]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	8899      	ldrh	r1, [r3, #4]
 8000622:	f107 020c 	add.w	r2, r7, #12
 8000626:	2364      	movs	r3, #100	; 0x64
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2304      	movs	r3, #4
 800062c:	f001 fd4a 	bl	80020c4 <HAL_I2C_Master_Transmit>
}
 8000630:	bf00      	nop
 8000632:	3718      	adds	r7, #24
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	08004bcc 	.word	0x08004bcc
 800063c:	08004cb8 	.word	0x08004cb8
 8000640:	08004be8 	.word	0x08004be8

08000644 <printLetter>:

void printLetter(LCD_Handle_t* lcd_config, uint8_t letter){
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af02      	add	r7, sp, #8
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	460b      	mov	r3, r1
 800064e:	70fb      	strb	r3, [r7, #3]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (letter&0xf0);
 8000650:	78fb      	ldrb	r3, [r7, #3]
 8000652:	f023 030f 	bic.w	r3, r3, #15
 8000656:	74fb      	strb	r3, [r7, #19]
	data_l = ((letter<<4)&0xf0);
 8000658:	78fb      	ldrb	r3, [r7, #3]
 800065a:	011b      	lsls	r3, r3, #4
 800065c:	74bb      	strb	r3, [r7, #18]
	data_t[0] = data_u|0x05| (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=1
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	799b      	ldrb	r3, [r3, #6]
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	b2da      	uxtb	r2, r3
 8000666:	7cfb      	ldrb	r3, [r7, #19]
 8000668:	4313      	orrs	r3, r2
 800066a:	b2db      	uxtb	r3, r3
 800066c:	f043 0305 	orr.w	r3, r3, #5
 8000670:	b2db      	uxtb	r3, r3
 8000672:	733b      	strb	r3, [r7, #12]
	data_t[1] = data_u|0x01| (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=1
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	799b      	ldrb	r3, [r3, #6]
 8000678:	00db      	lsls	r3, r3, #3
 800067a:	b2da      	uxtb	r2, r3
 800067c:	7cfb      	ldrb	r3, [r7, #19]
 800067e:	4313      	orrs	r3, r2
 8000680:	b2db      	uxtb	r3, r3
 8000682:	f043 0301 	orr.w	r3, r3, #1
 8000686:	b2db      	uxtb	r3, r3
 8000688:	737b      	strb	r3, [r7, #13]
	data_t[2] = data_l|0x05| (lcd_config->bg << BG_BIT_POSITION); //en=1, rs=1
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	799b      	ldrb	r3, [r3, #6]
 800068e:	00db      	lsls	r3, r3, #3
 8000690:	b2da      	uxtb	r2, r3
 8000692:	7cbb      	ldrb	r3, [r7, #18]
 8000694:	4313      	orrs	r3, r2
 8000696:	b2db      	uxtb	r3, r3
 8000698:	f043 0305 	orr.w	r3, r3, #5
 800069c:	b2db      	uxtb	r3, r3
 800069e:	73bb      	strb	r3, [r7, #14]
	data_t[3] = data_l|0x01| (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=1
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	799b      	ldrb	r3, [r3, #6]
 80006a4:	00db      	lsls	r3, r3, #3
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	7cbb      	ldrb	r3, [r7, #18]
 80006aa:	4313      	orrs	r3, r2
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	f043 0301 	orr.w	r3, r3, #1
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	73fb      	strb	r3, [r7, #15]
	// Check is RW is set,
	for (int i = 0; i< 4; i++){
 80006b6:	2300      	movs	r3, #0
 80006b8:	617b      	str	r3, [r7, #20]
 80006ba:	e011      	b.n	80006e0 <printLetter+0x9c>
		assert( (data_t[i] & 1 << 1)  == 0);
 80006bc:	f107 020c 	add.w	r2, r7, #12
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	4413      	add	r3, r2
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	f003 0302 	and.w	r3, r3, #2
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d005      	beq.n	80006da <printLetter+0x96>
 80006ce:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <printLetter+0xc0>)
 80006d0:	4a0d      	ldr	r2, [pc, #52]	; (8000708 <printLetter+0xc4>)
 80006d2:	211f      	movs	r1, #31
 80006d4:	480d      	ldr	r0, [pc, #52]	; (800070c <printLetter+0xc8>)
 80006d6:	f003 f85b 	bl	8003790 <__assert_func>
	for (int i = 0; i< 4; i++){
 80006da:	697b      	ldr	r3, [r7, #20]
 80006dc:	3301      	adds	r3, #1
 80006de:	617b      	str	r3, [r7, #20]
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	2b03      	cmp	r3, #3
 80006e4:	ddea      	ble.n	80006bc <printLetter+0x78>
	}

	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	6818      	ldr	r0, [r3, #0]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	8899      	ldrh	r1, [r3, #4]
 80006ee:	f107 020c 	add.w	r2, r7, #12
 80006f2:	2364      	movs	r3, #100	; 0x64
 80006f4:	9300      	str	r3, [sp, #0]
 80006f6:	2304      	movs	r3, #4
 80006f8:	f001 fce4 	bl	80020c4 <HAL_I2C_Master_Transmit>
}
 80006fc:	bf00      	nop
 80006fe:	3718      	adds	r7, #24
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	08004bcc 	.word	0x08004bcc
 8000708:	08004cc4 	.word	0x08004cc4
 800070c:	08004be8 	.word	0x08004be8

08000710 <lcd_init>:


// Inistialiserung des Displays
void lcd_init(LCD_Handle_t* lcd_config){
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000718:	2032      	movs	r0, #50	; 0x32
 800071a:	f001 f865 	bl	80017e8 <HAL_Delay>
	lcd_command (lcd_config, 0x30);
 800071e:	2130      	movs	r1, #48	; 0x30
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f7ff ff27 	bl	8000574 <lcd_command>
	HAL_Delay(5);  // wait for >4.1ms
 8000726:	2005      	movs	r0, #5
 8000728:	f001 f85e 	bl	80017e8 <HAL_Delay>
	lcd_command (lcd_config, 0x30);
 800072c:	2130      	movs	r1, #48	; 0x30
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f7ff ff20 	bl	8000574 <lcd_command>
	HAL_Delay(1);  // wait for >100us
 8000734:	2001      	movs	r0, #1
 8000736:	f001 f857 	bl	80017e8 <HAL_Delay>
	lcd_command (lcd_config, 0x30);
 800073a:	2130      	movs	r1, #48	; 0x30
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ff19 	bl	8000574 <lcd_command>
	HAL_Delay(10);
 8000742:	200a      	movs	r0, #10
 8000744:	f001 f850 	bl	80017e8 <HAL_Delay>
	lcd_command (lcd_config,0x20);  // 4bit mode
 8000748:	2120      	movs	r1, #32
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f7ff ff12 	bl	8000574 <lcd_command>
	HAL_Delay(10);
 8000750:	200a      	movs	r0, #10
 8000752:	f001 f849 	bl	80017e8 <HAL_Delay>
	HAL_Delay(100);  // wait for >40ms
 8000756:	2064      	movs	r0, #100	; 0x64
 8000758:	f001 f846 	bl	80017e8 <HAL_Delay>

	// dislay initialisation
	lcd_command(lcd_config, CMD_LCD_SET_4BIT_2LINE);
 800075c:	2128      	movs	r1, #40	; 0x28
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ff08 	bl	8000574 <lcd_command>
	HAL_Delay(100);
 8000764:	2064      	movs	r0, #100	; 0x64
 8000766:	f001 f83f 	bl	80017e8 <HAL_Delay>
	lcd_command (lcd_config, CMD_LCD_CONTROL_ON);
 800076a:	210f      	movs	r1, #15
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff ff01 	bl	8000574 <lcd_command>
	HAL_Delay(100);
 8000772:	2064      	movs	r0, #100	; 0x64
 8000774:	f001 f838 	bl	80017e8 <HAL_Delay>
	lcd_command (lcd_config, CMD_LCD_CLEAR);
 8000778:	2101      	movs	r1, #1
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f7ff fefa 	bl	8000574 <lcd_command>
	HAL_Delay(100);
 8000780:	2064      	movs	r0, #100	; 0x64
 8000782:	f001 f831 	bl	80017e8 <HAL_Delay>
	lcd_command (lcd_config, CMD_LCD_ENTRY_MODE_INC);
 8000786:	2106      	movs	r1, #6
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f7ff fef3 	bl	8000574 <lcd_command>
	HAL_Delay(100);
 800078e:	2064      	movs	r0, #100	; 0x64
 8000790:	f001 f82a 	bl	80017e8 <HAL_Delay>
	lcd_command (lcd_config, CMD_LCD_CONTROL_ON);
 8000794:	210f      	movs	r1, #15
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f7ff feec 	bl	8000574 <lcd_command>
}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <printText>:



void printText(LCD_Handle_t* lcd_config, char *Text, uint32_t delayvalue){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]
	lcd_command(lcd_config, CMD_LCD_CLEAR);
 80007b0:	2101      	movs	r1, #1
 80007b2:	68f8      	ldr	r0, [r7, #12]
 80007b4:	f7ff fede 	bl	8000574 <lcd_command>
	HAL_Delay(delayvalue);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f001 f815 	bl	80017e8 <HAL_Delay>
	// Print a text to the display
	char *tmp = Text;
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	617b      	str	r3, [r7, #20]
	uint8_t counter = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	74fb      	strb	r3, [r7, #19]

	while(*tmp != '\0')
 80007c6:	e01a      	b.n	80007fe <printText+0x5a>
	{
		printLetter(lcd_config, *tmp);
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	4619      	mov	r1, r3
 80007ce:	68f8      	ldr	r0, [r7, #12]
 80007d0:	f7ff ff38 	bl	8000644 <printLetter>
		tmp++;
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	3301      	adds	r3, #1
 80007d8:	617b      	str	r3, [r7, #20]
		counter++;
 80007da:	7cfb      	ldrb	r3, [r7, #19]
 80007dc:	3301      	adds	r3, #1
 80007de:	74fb      	strb	r3, [r7, #19]
		HAL_Delay(delayvalue);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f001 f801 	bl	80017e8 <HAL_Delay>
		if(counter >= 16)
 80007e6:	7cfb      	ldrb	r3, [r7, #19]
 80007e8:	2b0f      	cmp	r3, #15
 80007ea:	d908      	bls.n	80007fe <printText+0x5a>
		{
			lcd_command(lcd_config, CMD_LCD_SET_SECOND_LINE);
 80007ec:	21c0      	movs	r1, #192	; 0xc0
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f7ff fec0 	bl	8000574 <lcd_command>
			HAL_Delay(delayvalue);
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f000 fff7 	bl	80017e8 <HAL_Delay>
			counter = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	74fb      	strb	r3, [r7, #19]
	while(*tmp != '\0')
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d1e0      	bne.n	80007c8 <printText+0x24>
		}
	}
}
 8000806:	bf00      	nop
 8000808:	bf00      	nop
 800080a:	3718      	adds	r7, #24
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}

08000810 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08c      	sub	sp, #48	; 0x30
 8000814:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
 800082a:	4b97      	ldr	r3, [pc, #604]	; (8000a88 <MX_GPIO_Init+0x278>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a96      	ldr	r2, [pc, #600]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000830:	f043 0310 	orr.w	r3, r3, #16
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b94      	ldr	r3, [pc, #592]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0310 	and.w	r3, r3, #16
 800083e:	61bb      	str	r3, [r7, #24]
 8000840:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
 8000846:	4b90      	ldr	r3, [pc, #576]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a8f      	ldr	r2, [pc, #572]	; (8000a88 <MX_GPIO_Init+0x278>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b8d      	ldr	r3, [pc, #564]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	613b      	str	r3, [r7, #16]
 8000862:	4b89      	ldr	r3, [pc, #548]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a88      	ldr	r2, [pc, #544]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b86      	ldr	r3, [pc, #536]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	4b82      	ldr	r3, [pc, #520]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a81      	ldr	r2, [pc, #516]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b7f      	ldr	r3, [pc, #508]	; (8000a88 <MX_GPIO_Init+0x278>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	4b7b      	ldr	r3, [pc, #492]	; (8000a88 <MX_GPIO_Init+0x278>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a7a      	ldr	r2, [pc, #488]	; (8000a88 <MX_GPIO_Init+0x278>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b78      	ldr	r3, [pc, #480]	; (8000a88 <MX_GPIO_Init+0x278>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b74      	ldr	r3, [pc, #464]	; (8000a88 <MX_GPIO_Init+0x278>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a73      	ldr	r2, [pc, #460]	; (8000a88 <MX_GPIO_Init+0x278>)
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b71      	ldr	r3, [pc, #452]	; (8000a88 <MX_GPIO_Init+0x278>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0308 	and.w	r3, r3, #8
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2108      	movs	r1, #8
 80008d2:	486e      	ldr	r0, [pc, #440]	; (8000a8c <MX_GPIO_Init+0x27c>)
 80008d4:	f001 fa5a 	bl	8001d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008d8:	2201      	movs	r2, #1
 80008da:	2101      	movs	r1, #1
 80008dc:	486c      	ldr	r0, [pc, #432]	; (8000a90 <MX_GPIO_Init+0x280>)
 80008de:	f001 fa55 	bl	8001d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TIM7OUT_Pin|RNGOUT_Pin|USERTIME_Pin|BTNTRG_Pin, GPIO_PIN_RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2136      	movs	r1, #54	; 0x36
 80008e6:	486a      	ldr	r0, [pc, #424]	; (8000a90 <MX_GPIO_Init+0x280>)
 80008e8:	f001 fa50 	bl	8001d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GREENLED_Pin|ORANGELED_Pin|REDLED_Pin|BLUELED_Pin
 80008ec:	2200      	movs	r2, #0
 80008ee:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008f2:	4868      	ldr	r0, [pc, #416]	; (8000a94 <MX_GPIO_Init+0x284>)
 80008f4:	f001 fa4a 	bl	8001d8c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008f8:	2308      	movs	r3, #8
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fc:	2301      	movs	r3, #1
 80008fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	2300      	movs	r3, #0
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4619      	mov	r1, r3
 800090e:	485f      	ldr	r0, [pc, #380]	; (8000a8c <MX_GPIO_Init+0x27c>)
 8000910:	f001 f8a0 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|TIM7OUT_Pin|RNGOUT_Pin|USERTIME_Pin
 8000914:	2337      	movs	r3, #55	; 0x37
 8000916:	61fb      	str	r3, [r7, #28]
                          |BTNTRG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000918:	2301      	movs	r3, #1
 800091a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4619      	mov	r1, r3
 800092a:	4859      	ldr	r0, [pc, #356]	; (8000a90 <MX_GPIO_Init+0x280>)
 800092c:	f001 f892 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000930:	2308      	movs	r3, #8
 8000932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000934:	2302      	movs	r3, #2
 8000936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093c:	2300      	movs	r3, #0
 800093e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000940:	2305      	movs	r3, #5
 8000942:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	4851      	ldr	r0, [pc, #324]	; (8000a90 <MX_GPIO_Init+0x280>)
 800094c:	f001 f882 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000950:	2301      	movs	r3, #1
 8000952:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000954:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	484c      	ldr	r0, [pc, #304]	; (8000a98 <MX_GPIO_Init+0x288>)
 8000966:	f001 f875 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800096a:	2310      	movs	r3, #16
 800096c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	2302      	movs	r3, #2
 8000970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800097a:	2306      	movs	r3, #6
 800097c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800097e:	f107 031c 	add.w	r3, r7, #28
 8000982:	4619      	mov	r1, r3
 8000984:	4844      	ldr	r0, [pc, #272]	; (8000a98 <MX_GPIO_Init+0x288>)
 8000986:	f001 f865 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800098a:	23e0      	movs	r3, #224	; 0xe0
 800098c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800099a:	2305      	movs	r3, #5
 800099c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	4619      	mov	r1, r3
 80009a4:	483c      	ldr	r0, [pc, #240]	; (8000a98 <MX_GPIO_Init+0x288>)
 80009a6:	f001 f855 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009aa:	2304      	movs	r3, #4
 80009ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ae:	2300      	movs	r3, #0
 80009b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 031c 	add.w	r3, r7, #28
 80009ba:	4619      	mov	r1, r3
 80009bc:	4837      	ldr	r0, [pc, #220]	; (8000a9c <MX_GPIO_Init+0x28c>)
 80009be:	f001 f849 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = GREENLED_Pin|ORANGELED_Pin|REDLED_Pin|BLUELED_Pin
 80009c2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80009c6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	2301      	movs	r3, #1
 80009ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d0:	2300      	movs	r3, #0
 80009d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009d4:	f107 031c 	add.w	r3, r7, #28
 80009d8:	4619      	mov	r1, r3
 80009da:	482e      	ldr	r0, [pc, #184]	; (8000a94 <MX_GPIO_Init+0x284>)
 80009dc:	f001 f83a 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009e0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e6:	2302      	movs	r3, #2
 80009e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2300      	movs	r3, #0
 80009f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009f2:	2306      	movs	r3, #6
 80009f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	4824      	ldr	r0, [pc, #144]	; (8000a90 <MX_GPIO_Init+0x280>)
 80009fe:	f001 f829 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000a10:	f107 031c 	add.w	r3, r7, #28
 8000a14:	4619      	mov	r1, r3
 8000a16:	4820      	ldr	r0, [pc, #128]	; (8000a98 <MX_GPIO_Init+0x288>)
 8000a18:	f001 f81c 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000a1c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a22:	2302      	movs	r3, #2
 8000a24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a2e:	230a      	movs	r3, #10
 8000a30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 031c 	add.w	r3, r7, #28
 8000a36:	4619      	mov	r1, r3
 8000a38:	4817      	ldr	r0, [pc, #92]	; (8000a98 <MX_GPIO_Init+0x288>)
 8000a3a:	f001 f80b 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a3e:	2320      	movs	r3, #32
 8000a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a42:	2300      	movs	r3, #0
 8000a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a4a:	f107 031c 	add.w	r3, r7, #28
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4810      	ldr	r0, [pc, #64]	; (8000a94 <MX_GPIO_Init+0x284>)
 8000a52:	f000 ffff 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a56:	2302      	movs	r3, #2
 8000a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a5a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a64:	f107 031c 	add.w	r3, r7, #28
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4808      	ldr	r0, [pc, #32]	; (8000a8c <MX_GPIO_Init+0x27c>)
 8000a6c:	f000 fff2 	bl	8001a54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8000a70:	2200      	movs	r2, #0
 8000a72:	2101      	movs	r1, #1
 8000a74:	2006      	movs	r0, #6
 8000a76:	f000 ffb6 	bl	80019e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a7a:	2006      	movs	r0, #6
 8000a7c:	f000 ffcf 	bl	8001a1e <HAL_NVIC_EnableIRQ>

}
 8000a80:	bf00      	nop
 8000a82:	3730      	adds	r7, #48	; 0x30
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	40021000 	.word	0x40021000
 8000a90:	40020800 	.word	0x40020800
 8000a94:	40020c00 	.word	0x40020c00
 8000a98:	40020000 	.word	0x40020000
 8000a9c:	40020400 	.word	0x40020400

08000aa0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000aa4:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000aa6:	4a13      	ldr	r2, [pc, #76]	; (8000af4 <MX_I2C1_Init+0x54>)
 8000aa8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000aaa:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000aac:	4a12      	ldr	r2, [pc, #72]	; (8000af8 <MX_I2C1_Init+0x58>)
 8000aae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ab0:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000abe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ac2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ac4:	4b0a      	ldr	r3, [pc, #40]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000aca:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ad0:	4b07      	ldr	r3, [pc, #28]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ad6:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000adc:	4804      	ldr	r0, [pc, #16]	; (8000af0 <MX_I2C1_Init+0x50>)
 8000ade:	f001 f9ad 	bl	8001e3c <HAL_I2C_Init>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ae8:	f000 fb78 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	2000008c 	.word	0x2000008c
 8000af4:	40005400 	.word	0x40005400
 8000af8:	000186a0 	.word	0x000186a0

08000afc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b00:	4b12      	ldr	r3, [pc, #72]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b02:	4a13      	ldr	r2, [pc, #76]	; (8000b50 <MX_I2C2_Init+0x54>)
 8000b04:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000b06:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b08:	4a12      	ldr	r2, [pc, #72]	; (8000b54 <MX_I2C2_Init+0x58>)
 8000b0a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000b12:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b18:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b1e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b20:	4b0a      	ldr	r3, [pc, #40]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000b26:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b38:	4804      	ldr	r0, [pc, #16]	; (8000b4c <MX_I2C2_Init+0x50>)
 8000b3a:	f001 f97f 	bl	8001e3c <HAL_I2C_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b44:	f000 fb4a 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	200000e0 	.word	0x200000e0
 8000b50:	40005800 	.word	0x40005800
 8000b54:	000186a0 	.word	0x000186a0

08000b58 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b5c:	4b12      	ldr	r3, [pc, #72]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b5e:	4a13      	ldr	r2, [pc, #76]	; (8000bac <MX_I2C3_Init+0x54>)
 8000b60:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000b62:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b64:	4a12      	ldr	r2, [pc, #72]	; (8000bb0 <MX_I2C3_Init+0x58>)
 8000b66:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b68:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b7a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000b82:	4b09      	ldr	r3, [pc, #36]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b88:	4b07      	ldr	r3, [pc, #28]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b8e:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000b94:	4804      	ldr	r0, [pc, #16]	; (8000ba8 <MX_I2C3_Init+0x50>)
 8000b96:	f001 f951 	bl	8001e3c <HAL_I2C_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000ba0:	f000 fb1c 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	20000134 	.word	0x20000134
 8000bac:	40005c00 	.word	0x40005c00
 8000bb0:	000186a0 	.word	0x000186a0

08000bb4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08e      	sub	sp, #56	; 0x38
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a5c      	ldr	r2, [pc, #368]	; (8000d44 <HAL_I2C_MspInit+0x190>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d12d      	bne.n	8000c32 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	623b      	str	r3, [r7, #32]
 8000bda:	4b5b      	ldr	r3, [pc, #364]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	4a5a      	ldr	r2, [pc, #360]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000be0:	f043 0302 	orr.w	r3, r3, #2
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	4b58      	ldr	r3, [pc, #352]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	f003 0302 	and.w	r3, r3, #2
 8000bee:	623b      	str	r3, [r7, #32]
 8000bf0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000bf2:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bf6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bf8:	2312      	movs	r3, #18
 8000bfa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c04:	2304      	movs	r3, #4
 8000c06:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	484f      	ldr	r0, [pc, #316]	; (8000d4c <HAL_I2C_MspInit+0x198>)
 8000c10:	f000 ff20 	bl	8001a54 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c14:	2300      	movs	r3, #0
 8000c16:	61fb      	str	r3, [r7, #28]
 8000c18:	4b4b      	ldr	r3, [pc, #300]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1c:	4a4a      	ldr	r2, [pc, #296]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c22:	6413      	str	r3, [r2, #64]	; 0x40
 8000c24:	4b48      	ldr	r3, [pc, #288]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c2c:	61fb      	str	r3, [r7, #28]
 8000c2e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000c30:	e083      	b.n	8000d3a <HAL_I2C_MspInit+0x186>
  else if(i2cHandle->Instance==I2C2)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a46      	ldr	r2, [pc, #280]	; (8000d50 <HAL_I2C_MspInit+0x19c>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d12d      	bne.n	8000c98 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	61bb      	str	r3, [r7, #24]
 8000c40:	4b41      	ldr	r3, [pc, #260]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c44:	4a40      	ldr	r2, [pc, #256]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c46:	f043 0302 	orr.w	r3, r3, #2
 8000c4a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4c:	4b3e      	ldr	r3, [pc, #248]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c50:	f003 0302 	and.w	r3, r3, #2
 8000c54:	61bb      	str	r3, [r7, #24]
 8000c56:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c58:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c5e:	2312      	movs	r3, #18
 8000c60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c62:	2301      	movs	r3, #1
 8000c64:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c66:	2303      	movs	r3, #3
 8000c68:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c6a:	2304      	movs	r3, #4
 8000c6c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c72:	4619      	mov	r1, r3
 8000c74:	4835      	ldr	r0, [pc, #212]	; (8000d4c <HAL_I2C_MspInit+0x198>)
 8000c76:	f000 feed 	bl	8001a54 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]
 8000c7e:	4b32      	ldr	r3, [pc, #200]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c82:	4a31      	ldr	r2, [pc, #196]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c88:	6413      	str	r3, [r2, #64]	; 0x40
 8000c8a:	4b2f      	ldr	r3, [pc, #188]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	697b      	ldr	r3, [r7, #20]
}
 8000c96:	e050      	b.n	8000d3a <HAL_I2C_MspInit+0x186>
  else if(i2cHandle->Instance==I2C3)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a2d      	ldr	r2, [pc, #180]	; (8000d54 <HAL_I2C_MspInit+0x1a0>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d14b      	bne.n	8000d3a <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	4b28      	ldr	r3, [pc, #160]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	4a27      	ldr	r2, [pc, #156]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000cac:	f043 0304 	orr.w	r3, r3, #4
 8000cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb2:	4b25      	ldr	r3, [pc, #148]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	f003 0304 	and.w	r3, r3, #4
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	4b21      	ldr	r3, [pc, #132]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	4a20      	ldr	r2, [pc, #128]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cce:	4b1e      	ldr	r3, [pc, #120]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000cda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ce0:	2312      	movs	r3, #18
 8000ce2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000cec:	2304      	movs	r3, #4
 8000cee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4818      	ldr	r0, [pc, #96]	; (8000d58 <HAL_I2C_MspInit+0x1a4>)
 8000cf8:	f000 feac 	bl	8001a54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000cfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d02:	2312      	movs	r3, #18
 8000d04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d06:	2301      	movs	r3, #1
 8000d08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000d0e:	2304      	movs	r3, #4
 8000d10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d16:	4619      	mov	r1, r3
 8000d18:	4810      	ldr	r0, [pc, #64]	; (8000d5c <HAL_I2C_MspInit+0x1a8>)
 8000d1a:	f000 fe9b 	bl	8001a54 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60bb      	str	r3, [r7, #8]
 8000d22:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d26:	4a08      	ldr	r2, [pc, #32]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000d28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d2e:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <HAL_I2C_MspInit+0x194>)
 8000d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000d36:	60bb      	str	r3, [r7, #8]
 8000d38:	68bb      	ldr	r3, [r7, #8]
}
 8000d3a:	bf00      	nop
 8000d3c:	3738      	adds	r7, #56	; 0x38
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40005400 	.word	0x40005400
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	40020400 	.word	0x40020400
 8000d50:	40005800 	.word	0x40005800
 8000d54:	40005c00 	.word	0x40005c00
 8000d58:	40020800 	.word	0x40020800
 8000d5c:	40020000 	.word	0x40020000

08000d60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08e      	sub	sp, #56	; 0x38
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d66:	f000 fccd 	bl	8001704 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d6a:	f000 f929 	bl	8000fc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d6e:	f7ff fd4f 	bl	8000810 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d72:	f7ff fe95 	bl	8000aa0 <MX_I2C1_Init>
  MX_RNG_Init();
 8000d76:	f000 fa37 	bl	80011e8 <MX_RNG_Init>
  MX_TIM6_Init();
 8000d7a:	f000 fbe7 	bl	800154c <MX_TIM6_Init>
  MX_TIM7_Init();
 8000d7e:	f000 fc1b 	bl	80015b8 <MX_TIM7_Init>
  MX_I2C2_Init();
 8000d82:	f7ff febb 	bl	8000afc <MX_I2C2_Init>
  MX_I2C3_Init();
 8000d86:	f7ff fee7 	bl	8000b58 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  // Settings for LCD-display via I2C
  LCD_Handle_t lcd_handle;
  lcd_handle.Slave_address = 0x4E;
 8000d8a:	234e      	movs	r3, #78	; 0x4e
 8000d8c:	853b      	strh	r3, [r7, #40]	; 0x28
  lcd_handle.i2c_handle = &hi2c1;
 8000d8e:	4b7d      	ldr	r3, [pc, #500]	; (8000f84 <main+0x224>)
 8000d90:	627b      	str	r3, [r7, #36]	; 0x24
  lcd_handle.bg = 1;
 8000d92:	2301      	movs	r3, #1
 8000d94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  lcd_init(&lcd_handle);
 8000d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fcb7 	bl	8000710 <lcd_init>

  // Print welcome message
  char* text = "Willkommen in Embedded Software!\0";
 8000da2:	4b79      	ldr	r3, [pc, #484]	; (8000f88 <main+0x228>)
 8000da4:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t delayValue = 100;
 8000da6:	2364      	movs	r3, #100	; 0x64
 8000da8:	62fb      	str	r3, [r7, #44]	; 0x2c
  printText(&lcd_handle, text, delayValue);
 8000daa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000db0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fcf6 	bl	80007a4 <printText>
  reaction_time_in_ms = 0;
 8000db8:	4b74      	ldr	r3, [pc, #464]	; (8000f8c <main+0x22c>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		switch(status){
 8000dbe:	4b74      	ldr	r3, [pc, #464]	; (8000f90 <main+0x230>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b06      	cmp	r3, #6
 8000dc4:	d8fb      	bhi.n	8000dbe <main+0x5e>
 8000dc6:	a201      	add	r2, pc, #4	; (adr r2, 8000dcc <main+0x6c>)
 8000dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dcc:	08000de9 	.word	0x08000de9
 8000dd0:	08000dfd 	.word	0x08000dfd
 8000dd4:	08000dbf 	.word	0x08000dbf
 8000dd8:	08000e11 	.word	0x08000e11
 8000ddc:	08000dbf 	.word	0x08000dbf
 8000de0:	08000e53 	.word	0x08000e53
 8000de4:	08000f31 	.word	0x08000f31

		case STATUS_START_NEW_GAME:
			printText(&lcd_handle, "Starting Game!", delayValue);
 8000de8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000dee:	4969      	ldr	r1, [pc, #420]	; (8000f94 <main+0x234>)
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fcd7 	bl	80007a4 <printText>
			startNewGame();
 8000df6:	f000 f9e1 	bl	80011bc <startNewGame>
			break;
 8000dfa:	e0c1      	b.n	8000f80 <main+0x220>

		case STATUS_RANDOM_TIMER_READY:
			printText(&lcd_handle, "Get ready! ... ", delayValue);
 8000dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e02:	4965      	ldr	r1, [pc, #404]	; (8000f98 <main+0x238>)
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff fccd 	bl	80007a4 <printText>
			start_random_timer();
 8000e0a:	f000 f943 	bl	8001094 <start_random_timer>
			break;
 8000e0e:	e0b7      	b.n	8000f80 <main+0x220>
			// Nothing to do :-)
			break;

		case STATUS_RANDOM_TIMER_EXPIRED:
			//STOP TIMER 6
			HAL_TIM_Base_Stop_IT(&htim6);
 8000e10:	4862      	ldr	r0, [pc, #392]	; (8000f9c <main+0x23c>)
 8000e12:	f002 fa23 	bl	800325c <HAL_TIM_Base_Stop_IT>
			//PRINT MSG
			printText(&lcd_handle, "Go!", delayValue);
 8000e16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e1c:	4960      	ldr	r1, [pc, #384]	; (8000fa0 <main+0x240>)
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fcc0 	bl	80007a4 <printText>
			status = STATUS_MEASURE_REACTION_TIME;
 8000e24:	4b5a      	ldr	r3, [pc, #360]	; (8000f90 <main+0x230>)
 8000e26:	2204      	movs	r2, #4
 8000e28:	701a      	strb	r2, [r3, #0]
			//SET LED
			HAL_GPIO_WritePin(REDLED_GPIO_Port, REDLED_Pin, GPIO_PIN_SET);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e30:	485c      	ldr	r0, [pc, #368]	; (8000fa4 <main+0x244>)
 8000e32:	f000 ffab 	bl	8001d8c <HAL_GPIO_WritePin>

#ifdef DEBUG
			HAL_GPIO_WritePin(USERTIME_GPIO_Port, USERTIME_Pin, GPIO_PIN_SET);
 8000e36:	2201      	movs	r2, #1
 8000e38:	2110      	movs	r1, #16
 8000e3a:	485b      	ldr	r0, [pc, #364]	; (8000fa8 <main+0x248>)
 8000e3c:	f000 ffa6 	bl	8001d8c <HAL_GPIO_WritePin>
#endif

#ifdef DEBUG
			HAL_GPIO_WritePin(BTNTRG_GPIO_Port, BTNTRG_Pin, GPIO_PIN_SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2120      	movs	r1, #32
 8000e44:	4858      	ldr	r0, [pc, #352]	; (8000fa8 <main+0x248>)
 8000e46:	f000 ffa1 	bl	8001d8c <HAL_GPIO_WritePin>
#endif
			//START MEASUREMENT TIMER
			HAL_TIM_Base_Start_IT(&htim7);
 8000e4a:	4858      	ldr	r0, [pc, #352]	; (8000fac <main+0x24c>)
 8000e4c:	f002 f996 	bl	800317c <HAL_TIM_Base_Start_IT>

			break;
 8000e50:	e096      	b.n	8000f80 <main+0x220>

		case STATUS_MEASUREMENT_DONE:
			HAL_TIM_Base_Stop_IT(&htim7);
 8000e52:	4856      	ldr	r0, [pc, #344]	; (8000fac <main+0x24c>)
 8000e54:	f002 fa02 	bl	800325c <HAL_TIM_Base_Stop_IT>

#ifdef DEBUG
			HAL_GPIO_WritePin(USERTIME_GPIO_Port, USERTIME_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	4852      	ldr	r0, [pc, #328]	; (8000fa8 <main+0x248>)
 8000e5e:	f000 ff95 	bl	8001d8c <HAL_GPIO_WritePin>
#endif

#ifdef DEBUG
			HAL_GPIO_WritePin(BTNTRG_GPIO_Port, BTNTRG_Pin, GPIO_PIN_SET);
 8000e62:	2201      	movs	r2, #1
 8000e64:	2120      	movs	r1, #32
 8000e66:	4850      	ldr	r0, [pc, #320]	; (8000fa8 <main+0x248>)
 8000e68:	f000 ff90 	bl	8001d8c <HAL_GPIO_WritePin>
#endif
			//reaction_time_in_ms = htim7.Instance->CNT / 10;
			//Switch off all LEDs
			switch_all_leds(DISABLE, 0);
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	2000      	movs	r0, #0
 8000e70:	f000 f942 	bl	80010f8 <switch_all_leds>
			// Wait until showing the result.
			HAL_Delay(500);
 8000e74:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e78:	f000 fcb6 	bl	80017e8 <HAL_Delay>
			char textBuffer[32] = {0};
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	607b      	str	r3, [r7, #4]
 8000e80:	f107 0308 	add.w	r3, r7, #8
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
 8000e8a:	609a      	str	r2, [r3, #8]
 8000e8c:	60da      	str	r2, [r3, #12]
 8000e8e:	611a      	str	r2, [r3, #16]
 8000e90:	615a      	str	r2, [r3, #20]
 8000e92:	619a      	str	r2, [r3, #24]
			//SWITCH LEDS OFF
			switch_all_leds(DISABLE, 0);
 8000e94:	2100      	movs	r1, #0
 8000e96:	2000      	movs	r0, #0
 8000e98:	f000 f92e 	bl	80010f8 <switch_all_leds>
			//SWITCH DEPENDING SPEED
			if(reaction_time_in_ms < 500){
 8000e9c:	4b3b      	ldr	r3, [pc, #236]	; (8000f8c <main+0x22c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000ea4:	d20e      	bcs.n	8000ec4 <main+0x164>
				snprintf (textBuffer, 32, "Time: %4u ms.  Well done!", (uint16_t) reaction_time_in_ms);
 8000ea6:	4b39      	ldr	r3, [pc, #228]	; (8000f8c <main+0x22c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	1d38      	adds	r0, r7, #4
 8000eae:	4a40      	ldr	r2, [pc, #256]	; (8000fb0 <main+0x250>)
 8000eb0:	2120      	movs	r1, #32
 8000eb2:	f002 ffbd 	bl	8003e30 <sniprintf>
				HAL_GPIO_WritePin(GREENLED_GPIO_Port, GREENLED_Pin, GPIO_PIN_SET);
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ebc:	4839      	ldr	r0, [pc, #228]	; (8000fa4 <main+0x244>)
 8000ebe:	f000 ff65 	bl	8001d8c <HAL_GPIO_WritePin>
 8000ec2:	e026      	b.n	8000f12 <main+0x1b2>
			}else if(reaction_time_in_ms >= 500 && reaction_time_in_ms <= 1000){
 8000ec4:	4b31      	ldr	r3, [pc, #196]	; (8000f8c <main+0x22c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000ecc:	d313      	bcc.n	8000ef6 <main+0x196>
 8000ece:	4b2f      	ldr	r3, [pc, #188]	; (8000f8c <main+0x22c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ed6:	d80e      	bhi.n	8000ef6 <main+0x196>
				snprintf (textBuffer, 32, "Time: %4u ms.  Okay!", (uint16_t) reaction_time_in_ms);
 8000ed8:	4b2c      	ldr	r3, [pc, #176]	; (8000f8c <main+0x22c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	1d38      	adds	r0, r7, #4
 8000ee0:	4a34      	ldr	r2, [pc, #208]	; (8000fb4 <main+0x254>)
 8000ee2:	2120      	movs	r1, #32
 8000ee4:	f002 ffa4 	bl	8003e30 <sniprintf>
				HAL_GPIO_WritePin(ORANGELED_GPIO_Port, ORANGELED_Pin, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eee:	482d      	ldr	r0, [pc, #180]	; (8000fa4 <main+0x244>)
 8000ef0:	f000 ff4c 	bl	8001d8c <HAL_GPIO_WritePin>
 8000ef4:	e00d      	b.n	8000f12 <main+0x1b2>
			}else{
				snprintf (textBuffer, 32, "Time: %4u ms.  Are you asleep?", (uint16_t) reaction_time_in_ms);
 8000ef6:	4b25      	ldr	r3, [pc, #148]	; (8000f8c <main+0x22c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	1d38      	adds	r0, r7, #4
 8000efe:	4a2e      	ldr	r2, [pc, #184]	; (8000fb8 <main+0x258>)
 8000f00:	2120      	movs	r1, #32
 8000f02:	f002 ff95 	bl	8003e30 <sniprintf>
				HAL_GPIO_WritePin(REDLED_GPIO_Port, REDLED_Pin, GPIO_PIN_SET);
 8000f06:	2201      	movs	r2, #1
 8000f08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f0c:	4825      	ldr	r0, [pc, #148]	; (8000fa4 <main+0x244>)
 8000f0e:	f000 ff3d 	bl	8001d8c <HAL_GPIO_WritePin>
			}

			printText(&lcd_handle, textBuffer, delayValue);
 8000f12:	1d39      	adds	r1, r7, #4
 8000f14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fc42 	bl	80007a4 <printText>

			HAL_Delay(500);
 8000f20:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f24:	f000 fc60 	bl	80017e8 <HAL_Delay>
			//STAQRT NEW GAME
			status =STATUS_START_NEW_GAME;
 8000f28:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <main+0x230>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]
			break;
 8000f2e:	e027      	b.n	8000f80 <main+0x220>

		case STATUS_INVALID_MEASUREMENT:


			printText(&lcd_handle, "Invalid Measurement!", delayValue);
 8000f30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f36:	4921      	ldr	r1, [pc, #132]	; (8000fbc <main+0x25c>)
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fc33 	bl	80007a4 <printText>

			for(int i = 0; i < 4; i++){
 8000f3e:	2300      	movs	r3, #0
 8000f40:	637b      	str	r3, [r7, #52]	; 0x34
 8000f42:	e012      	b.n	8000f6a <main+0x20a>
				switch_all_leds(ENABLE, 0);
 8000f44:	2100      	movs	r1, #0
 8000f46:	2001      	movs	r0, #1
 8000f48:	f000 f8d6 	bl	80010f8 <switch_all_leds>
				HAL_Delay(500);
 8000f4c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f50:	f000 fc4a 	bl	80017e8 <HAL_Delay>
				switch_all_leds(DISABLE, 0);
 8000f54:	2100      	movs	r1, #0
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f8ce 	bl	80010f8 <switch_all_leds>
				HAL_Delay(500);
 8000f5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f60:	f000 fc42 	bl	80017e8 <HAL_Delay>
			for(int i = 0; i < 4; i++){
 8000f64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f66:	3301      	adds	r3, #1
 8000f68:	637b      	str	r3, [r7, #52]	; 0x34
 8000f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	dde9      	ble.n	8000f44 <main+0x1e4>
			}
			HAL_Delay(3000);
 8000f70:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000f74:	f000 fc38 	bl	80017e8 <HAL_Delay>
			status = STATUS_START_NEW_GAME;
 8000f78:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <main+0x230>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
			break;
 8000f7e:	bf00      	nop
		switch(status){
 8000f80:	e71d      	b.n	8000dbe <main+0x5e>
 8000f82:	bf00      	nop
 8000f84:	2000008c 	.word	0x2000008c
 8000f88:	08004c04 	.word	0x08004c04
 8000f8c:	2000018c 	.word	0x2000018c
 8000f90:	20000188 	.word	0x20000188
 8000f94:	08004c28 	.word	0x08004c28
 8000f98:	08004c38 	.word	0x08004c38
 8000f9c:	200001a4 	.word	0x200001a4
 8000fa0:	08004c48 	.word	0x08004c48
 8000fa4:	40020c00 	.word	0x40020c00
 8000fa8:	40020800 	.word	0x40020800
 8000fac:	200001ec 	.word	0x200001ec
 8000fb0:	08004c4c 	.word	0x08004c4c
 8000fb4:	08004c68 	.word	0x08004c68
 8000fb8:	08004c80 	.word	0x08004c80
 8000fbc:	08004ca0 	.word	0x08004ca0

08000fc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b094      	sub	sp, #80	; 0x50
 8000fc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fc6:	f107 0320 	add.w	r3, r7, #32
 8000fca:	2230      	movs	r2, #48	; 0x30
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f002 fc38 	bl	8003844 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd4:	f107 030c 	add.w	r3, r7, #12
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	4b28      	ldr	r3, [pc, #160]	; (800108c <SystemClock_Config+0xcc>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fec:	4a27      	ldr	r2, [pc, #156]	; (800108c <SystemClock_Config+0xcc>)
 8000fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ff4:	4b25      	ldr	r3, [pc, #148]	; (800108c <SystemClock_Config+0xcc>)
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001000:	2300      	movs	r3, #0
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	4b22      	ldr	r3, [pc, #136]	; (8001090 <SystemClock_Config+0xd0>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a21      	ldr	r2, [pc, #132]	; (8001090 <SystemClock_Config+0xd0>)
 800100a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	4b1f      	ldr	r3, [pc, #124]	; (8001090 <SystemClock_Config+0xd0>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800101c:	2301      	movs	r3, #1
 800101e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001020:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001026:	2302      	movs	r3, #2
 8001028:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800102a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800102e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001030:	2308      	movs	r3, #8
 8001032:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001034:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001038:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800103a:	2302      	movs	r3, #2
 800103c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800103e:	2307      	movs	r3, #7
 8001040:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001042:	f107 0320 	add.w	r3, r7, #32
 8001046:	4618      	mov	r0, r3
 8001048:	f001 fb44 	bl	80026d4 <HAL_RCC_OscConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001052:	f000 f8c3 	bl	80011dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001056:	230f      	movs	r3, #15
 8001058:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105a:	2302      	movs	r3, #2
 800105c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8001062:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001066:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001068:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800106c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800106e:	f107 030c 	add.w	r3, r7, #12
 8001072:	2105      	movs	r1, #5
 8001074:	4618      	mov	r0, r3
 8001076:	f001 fda5 	bl	8002bc4 <HAL_RCC_ClockConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001080:	f000 f8ac 	bl	80011dc <Error_Handler>
  }
}
 8001084:	bf00      	nop
 8001086:	3750      	adds	r7, #80	; 0x50
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40023800 	.word	0x40023800
 8001090:	40007000 	.word	0x40007000

08001094 <start_random_timer>:

/* USER CODE BEGIN 4 */
void start_random_timer(){
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0


	//GET RANDOM NUMBER
	uint32_t rng = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]
	HAL_RNG_GenerateRandomNumber(&hrng, &rng);
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	4619      	mov	r1, r3
 80010a2:	4810      	ldr	r0, [pc, #64]	; (80010e4 <start_random_timer+0x50>)
 80010a4:	f001 ffc4 	bl	8003030 <HAL_RNG_GenerateRandomNumber>
	//MAP 0-65536 => MIN_RND_VALUE-MAX_RND_VALUE
	rng =  ((uint16_t)rng) * ((MAX_RND_VALUE - MIN_RND_VALUE)/65535) + MIN_RND_VALUE;
 80010a8:	f241 3388 	movw	r3, #5000	; 0x1388
 80010ac:	607b      	str	r3, [r7, #4]

	//SET PERIOD
	//START TIMER FIRST => INIT AGAIN WITH NEW PERIOD
	HAL_TIM_Base_Start_IT(&htim6);
 80010ae:	480e      	ldr	r0, [pc, #56]	; (80010e8 <start_random_timer+0x54>)
 80010b0:	f002 f864 	bl	800317c <HAL_TIM_Base_Start_IT>
	htim6.Init.Period = rng;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a0c      	ldr	r2, [pc, #48]	; (80010e8 <start_random_timer+0x54>)
 80010b8:	60d3      	str	r3, [r2, #12]
	//htim6.Instance->CNT = 0;
	//htim6.Instance->ARR  = MAX_RND_VALUE;
	HAL_TIM_Base_Init(&htim6);
 80010ba:	480b      	ldr	r0, [pc, #44]	; (80010e8 <start_random_timer+0x54>)
 80010bc:	f002 f80e 	bl	80030dc <HAL_TIM_Base_Init>

	//SET STATE
	HAL_GPIO_WritePin(BLUELED_GPIO_Port, BLUELED_Pin,GPIO_PIN_SET);
 80010c0:	2201      	movs	r2, #1
 80010c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010c6:	4809      	ldr	r0, [pc, #36]	; (80010ec <start_random_timer+0x58>)
 80010c8:	f000 fe60 	bl	8001d8c <HAL_GPIO_WritePin>
#ifdef DEBUG
			HAL_GPIO_WritePin(RNGOUT_GPIO_Port, RNGOUT_Pin, GPIO_PIN_SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2104      	movs	r1, #4
 80010d0:	4807      	ldr	r0, [pc, #28]	; (80010f0 <start_random_timer+0x5c>)
 80010d2:	f000 fe5b 	bl	8001d8c <HAL_GPIO_WritePin>
#endif
	status = STATUS_RANDOM_TIMER_RUNNING;
 80010d6:	4b07      	ldr	r3, [pc, #28]	; (80010f4 <start_random_timer+0x60>)
 80010d8:	2202      	movs	r2, #2
 80010da:	701a      	strb	r2, [r3, #0]


}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000190 	.word	0x20000190
 80010e8:	200001a4 	.word	0x200001a4
 80010ec:	40020c00 	.word	0x40020c00
 80010f0:	40020800 	.word	0x40020800
 80010f4:	20000188 	.word	0x20000188

080010f8 <switch_all_leds>:




void switch_all_leds(uint8_t ENorDI, uint32_t delay_value){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	6039      	str	r1, [r7, #0]
 8001102:	71fb      	strb	r3, [r7, #7]

	if(delay_value <= 0){
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d11c      	bne.n	8001144 <switch_all_leds+0x4c>
		HAL_GPIO_WritePin(GREENLED_GPIO_Port, GREENLED_Pin, ENorDI);
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	461a      	mov	r2, r3
 800110e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001112:	4822      	ldr	r0, [pc, #136]	; (800119c <switch_all_leds+0xa4>)
 8001114:	f000 fe3a 	bl	8001d8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ORANGELED_GPIO_Port, ORANGELED_Pin, ENorDI);
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	461a      	mov	r2, r3
 800111c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001120:	481e      	ldr	r0, [pc, #120]	; (800119c <switch_all_leds+0xa4>)
 8001122:	f000 fe33 	bl	8001d8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(REDLED_GPIO_Port, REDLED_Pin, ENorDI);
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	461a      	mov	r2, r3
 800112a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800112e:	481b      	ldr	r0, [pc, #108]	; (800119c <switch_all_leds+0xa4>)
 8001130:	f000 fe2c 	bl	8001d8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUELED_GPIO_Port, BLUELED_Pin, ENorDI);
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	461a      	mov	r2, r3
 8001138:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800113c:	4817      	ldr	r0, [pc, #92]	; (800119c <switch_all_leds+0xa4>)
 800113e:	f000 fe25 	bl	8001d8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(REDLED_GPIO_Port, REDLED_Pin, ENorDI);
		HAL_Delay(delay_value);
		HAL_GPIO_WritePin(BLUELED_GPIO_Port, BLUELED_Pin, ENorDI);
		HAL_Delay(delay_value);
	}
}
 8001142:	e027      	b.n	8001194 <switch_all_leds+0x9c>
		HAL_GPIO_WritePin(GREENLED_GPIO_Port, GREENLED_Pin, ENorDI);
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	461a      	mov	r2, r3
 8001148:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800114c:	4813      	ldr	r0, [pc, #76]	; (800119c <switch_all_leds+0xa4>)
 800114e:	f000 fe1d 	bl	8001d8c <HAL_GPIO_WritePin>
		HAL_Delay(delay_value);
 8001152:	6838      	ldr	r0, [r7, #0]
 8001154:	f000 fb48 	bl	80017e8 <HAL_Delay>
		HAL_GPIO_WritePin(ORANGELED_GPIO_Port, ORANGELED_Pin, ENorDI);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	461a      	mov	r2, r3
 800115c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001160:	480e      	ldr	r0, [pc, #56]	; (800119c <switch_all_leds+0xa4>)
 8001162:	f000 fe13 	bl	8001d8c <HAL_GPIO_WritePin>
		HAL_Delay(delay_value);
 8001166:	6838      	ldr	r0, [r7, #0]
 8001168:	f000 fb3e 	bl	80017e8 <HAL_Delay>
		HAL_GPIO_WritePin(REDLED_GPIO_Port, REDLED_Pin, ENorDI);
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	461a      	mov	r2, r3
 8001170:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001174:	4809      	ldr	r0, [pc, #36]	; (800119c <switch_all_leds+0xa4>)
 8001176:	f000 fe09 	bl	8001d8c <HAL_GPIO_WritePin>
		HAL_Delay(delay_value);
 800117a:	6838      	ldr	r0, [r7, #0]
 800117c:	f000 fb34 	bl	80017e8 <HAL_Delay>
		HAL_GPIO_WritePin(BLUELED_GPIO_Port, BLUELED_Pin, ENorDI);
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	461a      	mov	r2, r3
 8001184:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001188:	4804      	ldr	r0, [pc, #16]	; (800119c <switch_all_leds+0xa4>)
 800118a:	f000 fdff 	bl	8001d8c <HAL_GPIO_WritePin>
		HAL_Delay(delay_value);
 800118e:	6838      	ldr	r0, [r7, #0]
 8001190:	f000 fb2a 	bl	80017e8 <HAL_Delay>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40020c00 	.word	0x40020c00

080011a0 <led_new_game>:

void led_new_game(){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	//Switch on LEDs (LD4,LD3,LD5,LD6 subsequently with a delay of 500 ms)
	switch_all_leds(ENABLE, 500);
 80011a4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80011a8:	2001      	movs	r0, #1
 80011aa:	f7ff ffa5 	bl	80010f8 <switch_all_leds>
	// Switch all LEDs off without delay
	switch_all_leds(DISABLE,0);
 80011ae:	2100      	movs	r1, #0
 80011b0:	2000      	movs	r0, #0
 80011b2:	f7ff ffa1 	bl	80010f8 <switch_all_leds>
	//Switch blue LED on to indicate that the game ist starting.
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <startNewGame>:

void startNewGame(){
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
	led_new_game();
 80011c0:	f7ff ffee 	bl	80011a0 <led_new_game>
	status = STATUS_RANDOM_TIMER_READY;
 80011c4:	4b03      	ldr	r3, [pc, #12]	; (80011d4 <startNewGame+0x18>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	701a      	strb	r2, [r3, #0]
	reaction_time_in_ms = 0;
 80011ca:	4b03      	ldr	r3, [pc, #12]	; (80011d8 <startNewGame+0x1c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000188 	.word	0x20000188
 80011d8:	2000018c 	.word	0x2000018c

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80011e4:	e7fe      	b.n	80011e4 <Error_Handler+0x8>
	...

080011e8 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <MX_RNG_Init+0x20>)
 80011ee:	4a07      	ldr	r2, [pc, #28]	; (800120c <MX_RNG_Init+0x24>)
 80011f0:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80011f2:	4805      	ldr	r0, [pc, #20]	; (8001208 <MX_RNG_Init+0x20>)
 80011f4:	f001 fef2 	bl	8002fdc <HAL_RNG_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80011fe:	f7ff ffed 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000190 	.word	0x20000190
 800120c:	50060800 	.word	0x50060800

08001210 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a0b      	ldr	r2, [pc, #44]	; (800124c <HAL_RNG_MspInit+0x3c>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d10d      	bne.n	800123e <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	4b0a      	ldr	r3, [pc, #40]	; (8001250 <HAL_RNG_MspInit+0x40>)
 8001228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800122a:	4a09      	ldr	r2, [pc, #36]	; (8001250 <HAL_RNG_MspInit+0x40>)
 800122c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001230:	6353      	str	r3, [r2, #52]	; 0x34
 8001232:	4b07      	ldr	r3, [pc, #28]	; (8001250 <HAL_RNG_MspInit+0x40>)
 8001234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800123e:	bf00      	nop
 8001240:	3714      	adds	r7, #20
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	50060800 	.word	0x50060800
 8001250:	40023800 	.word	0x40023800

08001254 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <HAL_MspInit+0x4c>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001262:	4a0f      	ldr	r2, [pc, #60]	; (80012a0 <HAL_MspInit+0x4c>)
 8001264:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001268:	6453      	str	r3, [r2, #68]	; 0x44
 800126a:	4b0d      	ldr	r3, [pc, #52]	; (80012a0 <HAL_MspInit+0x4c>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	603b      	str	r3, [r7, #0]
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <HAL_MspInit+0x4c>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127e:	4a08      	ldr	r2, [pc, #32]	; (80012a0 <HAL_MspInit+0x4c>)
 8001280:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001284:	6413      	str	r3, [r2, #64]	; 0x40
 8001286:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <HAL_MspInit+0x4c>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001292:	2005      	movs	r0, #5
 8001294:	f000 fb9c 	bl	80019d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40023800 	.word	0x40023800

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 80012a8:	e7fe      	b.n	80012a8 <NMI_Handler+0x4>

080012aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ae:	e7fe      	b.n	80012ae <HardFault_Handler+0x4>

080012b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <MemManage_Handler+0x4>

080012b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ba:	e7fe      	b.n	80012ba <BusFault_Handler+0x4>

080012bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <UsageFault_Handler+0x4>

080012c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f0:	f000 fa5a 	bl	80017a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	HAL_Delay(2); //wait till button de-bouncing gets over
 80012fc:	2002      	movs	r0, #2
 80012fe:	f000 fa73 	bl	80017e8 <HAL_Delay>

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001302:	2001      	movs	r0, #1
 8001304:	f000 fd76 	bl	8001df4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

#ifdef DEBUG
			HAL_GPIO_WritePin(BTNTRG_GPIO_Port, BTNTRG_Pin, GPIO_PIN_RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	2120      	movs	r1, #32
 800130c:	4809      	ldr	r0, [pc, #36]	; (8001334 <EXTI0_IRQHandler+0x3c>)
 800130e:	f000 fd3d 	bl	8001d8c <HAL_GPIO_WritePin>
#endif

  if(status == STATUS_RANDOM_TIMER_RUNNING){
 8001312:	4b09      	ldr	r3, [pc, #36]	; (8001338 <EXTI0_IRQHandler+0x40>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b02      	cmp	r3, #2
 8001318:	d103      	bne.n	8001322 <EXTI0_IRQHandler+0x2a>
	  status = STATUS_INVALID_MEASUREMENT;
 800131a:	4b07      	ldr	r3, [pc, #28]	; (8001338 <EXTI0_IRQHandler+0x40>)
 800131c:	2206      	movs	r2, #6
 800131e:	701a      	strb	r2, [r3, #0]
  }else if(status == STATUS_MEASURE_REACTION_TIME){
	  status = STATUS_MEASUREMENT_DONE;
  }

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001320:	e006      	b.n	8001330 <EXTI0_IRQHandler+0x38>
  }else if(status == STATUS_MEASURE_REACTION_TIME){
 8001322:	4b05      	ldr	r3, [pc, #20]	; (8001338 <EXTI0_IRQHandler+0x40>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b04      	cmp	r3, #4
 8001328:	d102      	bne.n	8001330 <EXTI0_IRQHandler+0x38>
	  status = STATUS_MEASUREMENT_DONE;
 800132a:	4b03      	ldr	r3, [pc, #12]	; (8001338 <EXTI0_IRQHandler+0x40>)
 800132c:	2205      	movs	r2, #5
 800132e:	701a      	strb	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40020800 	.word	0x40020800
 8001338:	20000188 	.word	0x20000188

0800133c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001340:	4808      	ldr	r0, [pc, #32]	; (8001364 <TIM6_DAC_IRQHandler+0x28>)
 8001342:	f001 ffba 	bl	80032ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

#ifdef DEBUG
			HAL_GPIO_WritePin(RNGOUT_GPIO_Port, RNGOUT_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	2104      	movs	r1, #4
 800134a:	4807      	ldr	r0, [pc, #28]	; (8001368 <TIM6_DAC_IRQHandler+0x2c>)
 800134c:	f000 fd1e 	bl	8001d8c <HAL_GPIO_WritePin>
#endif

  if(status == STATUS_RANDOM_TIMER_RUNNING){
 8001350:	4b06      	ldr	r3, [pc, #24]	; (800136c <TIM6_DAC_IRQHandler+0x30>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d102      	bne.n	800135e <TIM6_DAC_IRQHandler+0x22>
  	 status = STATUS_RANDOM_TIMER_EXPIRED;
 8001358:	4b04      	ldr	r3, [pc, #16]	; (800136c <TIM6_DAC_IRQHandler+0x30>)
 800135a:	2203      	movs	r2, #3
 800135c:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200001a4 	.word	0x200001a4
 8001368:	40020800 	.word	0x40020800
 800136c:	20000188 	.word	0x20000188

08001370 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001374:	4806      	ldr	r0, [pc, #24]	; (8001390 <TIM7_IRQHandler+0x20>)
 8001376:	f001 ffa0 	bl	80032ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

#ifdef DEBUG
  HAL_GPIO_TogglePin(TIM7OUT_GPIO_Port, TIM7OUT_Pin);
 800137a:	2102      	movs	r1, #2
 800137c:	4805      	ldr	r0, [pc, #20]	; (8001394 <TIM7_IRQHandler+0x24>)
 800137e:	f000 fd1e 	bl	8001dbe <HAL_GPIO_TogglePin>
#endif
  //INCREASE TIMER
  reaction_time_in_ms++;
 8001382:	4b05      	ldr	r3, [pc, #20]	; (8001398 <TIM7_IRQHandler+0x28>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	3301      	adds	r3, #1
 8001388:	4a03      	ldr	r2, [pc, #12]	; (8001398 <TIM7_IRQHandler+0x28>)
 800138a:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM7_IRQn 1 */
}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200001ec 	.word	0x200001ec
 8001394:	40020800 	.word	0x40020800
 8001398:	2000018c 	.word	0x2000018c

0800139c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
	return 1;
 80013a0:	2301      	movs	r3, #1
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <_kill>:

int _kill(int pid, int sig)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80013b6:	f002 fa09 	bl	80037cc <__errno>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2216      	movs	r2, #22
 80013be:	601a      	str	r2, [r3, #0]
	return -1;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <_exit>:

void _exit (int status)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80013d4:	f04f 31ff 	mov.w	r1, #4294967295
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ffe7 	bl	80013ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80013de:	e7fe      	b.n	80013de <_exit+0x12>

080013e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	e00a      	b.n	8001408 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013f2:	f3af 8000 	nop.w
 80013f6:	4601      	mov	r1, r0
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	1c5a      	adds	r2, r3, #1
 80013fc:	60ba      	str	r2, [r7, #8]
 80013fe:	b2ca      	uxtb	r2, r1
 8001400:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	3301      	adds	r3, #1
 8001406:	617b      	str	r3, [r7, #20]
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	429a      	cmp	r2, r3
 800140e:	dbf0      	blt.n	80013f2 <_read+0x12>
	}

return len;
 8001410:	687b      	ldr	r3, [r7, #4]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b086      	sub	sp, #24
 800141e:	af00      	add	r7, sp, #0
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	60b9      	str	r1, [r7, #8]
 8001424:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	e009      	b.n	8001440 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	1c5a      	adds	r2, r3, #1
 8001430:	60ba      	str	r2, [r7, #8]
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	3301      	adds	r3, #1
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	429a      	cmp	r2, r3
 8001446:	dbf1      	blt.n	800142c <_write+0x12>
	}
	return len;
 8001448:	687b      	ldr	r3, [r7, #4]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <_close>:

int _close(int file)
{
 8001452:	b480      	push	{r7}
 8001454:	b083      	sub	sp, #12
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
	return -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800145e:	4618      	mov	r0, r3
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr

0800146a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146a:	b480      	push	{r7}
 800146c:	b083      	sub	sp, #12
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
 8001472:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800147a:	605a      	str	r2, [r3, #4]
	return 0;
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <_isatty>:

int _isatty(int file)
{
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
	return 1;
 8001492:	2301      	movs	r3, #1
}
 8001494:	4618      	mov	r0, r3
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
	return 0;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
	...

080014bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c4:	4a14      	ldr	r2, [pc, #80]	; (8001518 <_sbrk+0x5c>)
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <_sbrk+0x60>)
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d0:	4b13      	ldr	r3, [pc, #76]	; (8001520 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d102      	bne.n	80014de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <_sbrk+0x64>)
 80014da:	4a12      	ldr	r2, [pc, #72]	; (8001524 <_sbrk+0x68>)
 80014dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014de:	4b10      	ldr	r3, [pc, #64]	; (8001520 <_sbrk+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d207      	bcs.n	80014fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014ec:	f002 f96e 	bl	80037cc <__errno>
 80014f0:	4603      	mov	r3, r0
 80014f2:	220c      	movs	r2, #12
 80014f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014f6:	f04f 33ff 	mov.w	r3, #4294967295
 80014fa:	e009      	b.n	8001510 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014fc:	4b08      	ldr	r3, [pc, #32]	; (8001520 <_sbrk+0x64>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001502:	4b07      	ldr	r3, [pc, #28]	; (8001520 <_sbrk+0x64>)
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	4a05      	ldr	r2, [pc, #20]	; (8001520 <_sbrk+0x64>)
 800150c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800150e:	68fb      	ldr	r3, [r7, #12]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20020000 	.word	0x20020000
 800151c:	00000400 	.word	0x00000400
 8001520:	200001a0 	.word	0x200001a0
 8001524:	20000248 	.word	0x20000248

08001528 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <SystemInit+0x20>)
 800152e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001532:	4a05      	ldr	r2, [pc, #20]	; (8001548 <SystemInit+0x20>)
 8001534:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001538:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001552:	463b      	mov	r3, r7
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <MX_TIM6_Init+0x64>)
 800155c:	4a15      	ldr	r2, [pc, #84]	; (80015b4 <MX_TIM6_Init+0x68>)
 800155e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1060;
 8001560:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <MX_TIM6_Init+0x64>)
 8001562:	f240 4224 	movw	r2, #1060	; 0x424
 8001566:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MX_TIM6_Init+0x64>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0;
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <MX_TIM6_Init+0x64>)
 8001570:	2200      	movs	r2, #0
 8001572:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001574:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <MX_TIM6_Init+0x64>)
 8001576:	2280      	movs	r2, #128	; 0x80
 8001578:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800157a:	480d      	ldr	r0, [pc, #52]	; (80015b0 <MX_TIM6_Init+0x64>)
 800157c:	f001 fdae 	bl	80030dc <HAL_TIM_Base_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001586:	f7ff fe29 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158a:	2300      	movs	r3, #0
 800158c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001592:	463b      	mov	r3, r7
 8001594:	4619      	mov	r1, r3
 8001596:	4806      	ldr	r0, [pc, #24]	; (80015b0 <MX_TIM6_Init+0x64>)
 8001598:	f002 f86a 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80015a2:	f7ff fe1b 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200001a4 	.word	0x200001a4
 80015b4:	40001000 	.word	0x40001000

080015b8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015be:	463b      	mov	r3, r7
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80015c6:	4b15      	ldr	r3, [pc, #84]	; (800161c <MX_TIM7_Init+0x64>)
 80015c8:	4a15      	ldr	r2, [pc, #84]	; (8001620 <MX_TIM7_Init+0x68>)
 80015ca:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2000;
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <MX_TIM7_Init+0x64>)
 80015ce:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80015d2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d4:	4b11      	ldr	r3, [pc, #68]	; (800161c <MX_TIM7_Init+0x64>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10;
 80015da:	4b10      	ldr	r3, [pc, #64]	; (800161c <MX_TIM7_Init+0x64>)
 80015dc:	220a      	movs	r2, #10
 80015de:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e0:	4b0e      	ldr	r3, [pc, #56]	; (800161c <MX_TIM7_Init+0x64>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80015e6:	480d      	ldr	r0, [pc, #52]	; (800161c <MX_TIM7_Init+0x64>)
 80015e8:	f001 fd78 	bl	80030dc <HAL_TIM_Base_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80015f2:	f7ff fdf3 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015fe:	463b      	mov	r3, r7
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	; (800161c <MX_TIM7_Init+0x64>)
 8001604:	f002 f834 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800160e:	f7ff fde5 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200001ec 	.word	0x200001ec
 8001620:	40001400 	.word	0x40001400

08001624 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a1c      	ldr	r2, [pc, #112]	; (80016a4 <HAL_TIM_Base_MspInit+0x80>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d116      	bne.n	8001664 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	4a1a      	ldr	r2, [pc, #104]	; (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001640:	f043 0310 	orr.w	r3, r3, #16
 8001644:	6413      	str	r3, [r2, #64]	; 0x40
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	f003 0310 	and.w	r3, r3, #16
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2102      	movs	r1, #2
 8001656:	2036      	movs	r0, #54	; 0x36
 8001658:	f000 f9c5 	bl	80019e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800165c:	2036      	movs	r0, #54	; 0x36
 800165e:	f000 f9de 	bl	8001a1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001662:	e01a      	b.n	800169a <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM7)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a10      	ldr	r2, [pc, #64]	; (80016ac <HAL_TIM_Base_MspInit+0x88>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d115      	bne.n	800169a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	4a0c      	ldr	r2, [pc, #48]	; (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001678:	f043 0320 	orr.w	r3, r3, #32
 800167c:	6413      	str	r3, [r2, #64]	; 0x40
 800167e:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <HAL_TIM_Base_MspInit+0x84>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001682:	f003 0320 	and.w	r3, r3, #32
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 800168a:	2200      	movs	r2, #0
 800168c:	2103      	movs	r1, #3
 800168e:	2037      	movs	r0, #55	; 0x37
 8001690:	f000 f9a9 	bl	80019e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001694:	2037      	movs	r0, #55	; 0x37
 8001696:	f000 f9c2 	bl	8001a1e <HAL_NVIC_EnableIRQ>
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40001000 	.word	0x40001000
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40001400 	.word	0x40001400

080016b0 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack     /* set stack pointer */
 80016b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016b4:	480d      	ldr	r0, [pc, #52]	; (80016ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016b6:	490e      	ldr	r1, [pc, #56]	; (80016f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016b8:	4a0e      	ldr	r2, [pc, #56]	; (80016f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016bc:	e002      	b.n	80016c4 <LoopCopyDataInit>

080016be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016c2:	3304      	adds	r3, #4

080016c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c8:	d3f9      	bcc.n	80016be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ca:	4a0b      	ldr	r2, [pc, #44]	; (80016f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016cc:	4c0b      	ldr	r4, [pc, #44]	; (80016fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80016ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d0:	e001      	b.n	80016d6 <LoopFillZerobss>

080016d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d4:	3204      	adds	r2, #4

080016d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d8:	d3fb      	bcc.n	80016d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80016da:	f7ff ff25 	bl	8001528 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016de:	f002 f88d 	bl	80037fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016e2:	f7ff fb3d 	bl	8000d60 <main>
  bx  lr    
 80016e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80016e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80016f4:	08004dcc 	.word	0x08004dcc
  ldr r2, =_sbss
 80016f8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80016fc:	20000248 	.word	0x20000248

08001700 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001700:	e7fe      	b.n	8001700 <ADC_IRQHandler>
	...

08001704 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001708:	4b0e      	ldr	r3, [pc, #56]	; (8001744 <HAL_Init+0x40>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a0d      	ldr	r2, [pc, #52]	; (8001744 <HAL_Init+0x40>)
 800170e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001712:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001714:	4b0b      	ldr	r3, [pc, #44]	; (8001744 <HAL_Init+0x40>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a0a      	ldr	r2, [pc, #40]	; (8001744 <HAL_Init+0x40>)
 800171a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800171e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001720:	4b08      	ldr	r3, [pc, #32]	; (8001744 <HAL_Init+0x40>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a07      	ldr	r2, [pc, #28]	; (8001744 <HAL_Init+0x40>)
 8001726:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800172a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800172c:	2003      	movs	r0, #3
 800172e:	f000 f94f 	bl	80019d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001732:	2000      	movs	r0, #0
 8001734:	f000 f808 	bl	8001748 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001738:	f7ff fd8c 	bl	8001254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40023c00 	.word	0x40023c00

08001748 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001750:	4b12      	ldr	r3, [pc, #72]	; (800179c <HAL_InitTick+0x54>)
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <HAL_InitTick+0x58>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	4619      	mov	r1, r3
 800175a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800175e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001762:	fbb2 f3f3 	udiv	r3, r2, r3
 8001766:	4618      	mov	r0, r3
 8001768:	f000 f967 	bl	8001a3a <HAL_SYSTICK_Config>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e00e      	b.n	8001794 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2b0f      	cmp	r3, #15
 800177a:	d80a      	bhi.n	8001792 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800177c:	2200      	movs	r2, #0
 800177e:	6879      	ldr	r1, [r7, #4]
 8001780:	f04f 30ff 	mov.w	r0, #4294967295
 8001784:	f000 f92f 	bl	80019e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001788:	4a06      	ldr	r2, [pc, #24]	; (80017a4 <HAL_InitTick+0x5c>)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800178e:	2300      	movs	r3, #0
 8001790:	e000      	b.n	8001794 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
}
 8001794:	4618      	mov	r0, r3
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20000000 	.word	0x20000000
 80017a0:	20000008 	.word	0x20000008
 80017a4:	20000004 	.word	0x20000004

080017a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017ac:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <HAL_IncTick+0x20>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	461a      	mov	r2, r3
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <HAL_IncTick+0x24>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4413      	add	r3, r2
 80017b8:	4a04      	ldr	r2, [pc, #16]	; (80017cc <HAL_IncTick+0x24>)
 80017ba:	6013      	str	r3, [r2, #0]
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	20000008 	.word	0x20000008
 80017cc:	20000234 	.word	0x20000234

080017d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return uwTick;
 80017d4:	4b03      	ldr	r3, [pc, #12]	; (80017e4 <HAL_GetTick+0x14>)
 80017d6:	681b      	ldr	r3, [r3, #0]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000234 	.word	0x20000234

080017e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017f0:	f7ff ffee 	bl	80017d0 <HAL_GetTick>
 80017f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001800:	d005      	beq.n	800180e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001802:	4b0a      	ldr	r3, [pc, #40]	; (800182c <HAL_Delay+0x44>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	461a      	mov	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4413      	add	r3, r2
 800180c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800180e:	bf00      	nop
 8001810:	f7ff ffde 	bl	80017d0 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	68fa      	ldr	r2, [r7, #12]
 800181c:	429a      	cmp	r2, r3
 800181e:	d8f7      	bhi.n	8001810 <HAL_Delay+0x28>
  {
  }
}
 8001820:	bf00      	nop
 8001822:	bf00      	nop
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20000008 	.word	0x20000008

08001830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <__NVIC_SetPriorityGrouping+0x44>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001846:	68ba      	ldr	r2, [r7, #8]
 8001848:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800184c:	4013      	ands	r3, r2
 800184e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001858:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800185c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001860:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001862:	4a04      	ldr	r2, [pc, #16]	; (8001874 <__NVIC_SetPriorityGrouping+0x44>)
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	60d3      	str	r3, [r2, #12]
}
 8001868:	bf00      	nop
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800187c:	4b04      	ldr	r3, [pc, #16]	; (8001890 <__NVIC_GetPriorityGrouping+0x18>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	0a1b      	lsrs	r3, r3, #8
 8001882:	f003 0307 	and.w	r3, r3, #7
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	db0b      	blt.n	80018be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	f003 021f 	and.w	r2, r3, #31
 80018ac:	4907      	ldr	r1, [pc, #28]	; (80018cc <__NVIC_EnableIRQ+0x38>)
 80018ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b2:	095b      	lsrs	r3, r3, #5
 80018b4:	2001      	movs	r0, #1
 80018b6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	e000e100 	.word	0xe000e100

080018d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	6039      	str	r1, [r7, #0]
 80018da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	db0a      	blt.n	80018fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	490c      	ldr	r1, [pc, #48]	; (800191c <__NVIC_SetPriority+0x4c>)
 80018ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ee:	0112      	lsls	r2, r2, #4
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	440b      	add	r3, r1
 80018f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f8:	e00a      	b.n	8001910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	4908      	ldr	r1, [pc, #32]	; (8001920 <__NVIC_SetPriority+0x50>)
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	f003 030f 	and.w	r3, r3, #15
 8001906:	3b04      	subs	r3, #4
 8001908:	0112      	lsls	r2, r2, #4
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	440b      	add	r3, r1
 800190e:	761a      	strb	r2, [r3, #24]
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000e100 	.word	0xe000e100
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001924:	b480      	push	{r7}
 8001926:	b089      	sub	sp, #36	; 0x24
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	f1c3 0307 	rsb	r3, r3, #7
 800193e:	2b04      	cmp	r3, #4
 8001940:	bf28      	it	cs
 8001942:	2304      	movcs	r3, #4
 8001944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	3304      	adds	r3, #4
 800194a:	2b06      	cmp	r3, #6
 800194c:	d902      	bls.n	8001954 <NVIC_EncodePriority+0x30>
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	3b03      	subs	r3, #3
 8001952:	e000      	b.n	8001956 <NVIC_EncodePriority+0x32>
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001958:	f04f 32ff 	mov.w	r2, #4294967295
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	43da      	mvns	r2, r3
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	401a      	ands	r2, r3
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800196c:	f04f 31ff 	mov.w	r1, #4294967295
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	fa01 f303 	lsl.w	r3, r1, r3
 8001976:	43d9      	mvns	r1, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	4313      	orrs	r3, r2
         );
}
 800197e:	4618      	mov	r0, r3
 8001980:	3724      	adds	r7, #36	; 0x24
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3b01      	subs	r3, #1
 8001998:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800199c:	d301      	bcc.n	80019a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800199e:	2301      	movs	r3, #1
 80019a0:	e00f      	b.n	80019c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a2:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <SysTick_Config+0x40>)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019aa:	210f      	movs	r1, #15
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	f7ff ff8e 	bl	80018d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <SysTick_Config+0x40>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ba:	4b04      	ldr	r3, [pc, #16]	; (80019cc <SysTick_Config+0x40>)
 80019bc:	2207      	movs	r2, #7
 80019be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	e000e010 	.word	0xe000e010

080019d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f7ff ff29 	bl	8001830 <__NVIC_SetPriorityGrouping>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	4603      	mov	r3, r0
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
 80019f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019f8:	f7ff ff3e 	bl	8001878 <__NVIC_GetPriorityGrouping>
 80019fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	68b9      	ldr	r1, [r7, #8]
 8001a02:	6978      	ldr	r0, [r7, #20]
 8001a04:	f7ff ff8e 	bl	8001924 <NVIC_EncodePriority>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a0e:	4611      	mov	r1, r2
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff5d 	bl	80018d0 <__NVIC_SetPriority>
}
 8001a16:	bf00      	nop
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff ff31 	bl	8001894 <__NVIC_EnableIRQ>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b082      	sub	sp, #8
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff ffa2 	bl	800198c <SysTick_Config>
 8001a48:	4603      	mov	r3, r0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
	...

08001a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b089      	sub	sp, #36	; 0x24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
 8001a6e:	e16b      	b.n	8001d48 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a70:	2201      	movs	r2, #1
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	4013      	ands	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	f040 815a 	bne.w	8001d42 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f003 0303 	and.w	r3, r3, #3
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d005      	beq.n	8001aa6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d130      	bne.n	8001b08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	2203      	movs	r2, #3
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	4013      	ands	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	68da      	ldr	r2, [r3, #12]
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001adc:	2201      	movs	r2, #1
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	091b      	lsrs	r3, r3, #4
 8001af2:	f003 0201 	and.w	r2, r3, #1
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	2b03      	cmp	r3, #3
 8001b12:	d017      	beq.n	8001b44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	2203      	movs	r2, #3
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 0303 	and.w	r3, r3, #3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d123      	bne.n	8001b98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	08da      	lsrs	r2, r3, #3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3208      	adds	r2, #8
 8001b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	220f      	movs	r2, #15
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	691a      	ldr	r2, [r3, #16]
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	08da      	lsrs	r2, r3, #3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3208      	adds	r2, #8
 8001b92:	69b9      	ldr	r1, [r7, #24]
 8001b94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	4013      	ands	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0203 	and.w	r2, r3, #3
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 80b4 	beq.w	8001d42 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	4b60      	ldr	r3, [pc, #384]	; (8001d60 <HAL_GPIO_Init+0x30c>)
 8001be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be2:	4a5f      	ldr	r2, [pc, #380]	; (8001d60 <HAL_GPIO_Init+0x30c>)
 8001be4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bea:	4b5d      	ldr	r3, [pc, #372]	; (8001d60 <HAL_GPIO_Init+0x30c>)
 8001bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bf6:	4a5b      	ldr	r2, [pc, #364]	; (8001d64 <HAL_GPIO_Init+0x310>)
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	089b      	lsrs	r3, r3, #2
 8001bfc:	3302      	adds	r3, #2
 8001bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	f003 0303 	and.w	r3, r3, #3
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	220f      	movs	r2, #15
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a52      	ldr	r2, [pc, #328]	; (8001d68 <HAL_GPIO_Init+0x314>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d02b      	beq.n	8001c7a <HAL_GPIO_Init+0x226>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a51      	ldr	r2, [pc, #324]	; (8001d6c <HAL_GPIO_Init+0x318>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d025      	beq.n	8001c76 <HAL_GPIO_Init+0x222>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a50      	ldr	r2, [pc, #320]	; (8001d70 <HAL_GPIO_Init+0x31c>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d01f      	beq.n	8001c72 <HAL_GPIO_Init+0x21e>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a4f      	ldr	r2, [pc, #316]	; (8001d74 <HAL_GPIO_Init+0x320>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d019      	beq.n	8001c6e <HAL_GPIO_Init+0x21a>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a4e      	ldr	r2, [pc, #312]	; (8001d78 <HAL_GPIO_Init+0x324>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d013      	beq.n	8001c6a <HAL_GPIO_Init+0x216>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a4d      	ldr	r2, [pc, #308]	; (8001d7c <HAL_GPIO_Init+0x328>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d00d      	beq.n	8001c66 <HAL_GPIO_Init+0x212>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a4c      	ldr	r2, [pc, #304]	; (8001d80 <HAL_GPIO_Init+0x32c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d007      	beq.n	8001c62 <HAL_GPIO_Init+0x20e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a4b      	ldr	r2, [pc, #300]	; (8001d84 <HAL_GPIO_Init+0x330>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d101      	bne.n	8001c5e <HAL_GPIO_Init+0x20a>
 8001c5a:	2307      	movs	r3, #7
 8001c5c:	e00e      	b.n	8001c7c <HAL_GPIO_Init+0x228>
 8001c5e:	2308      	movs	r3, #8
 8001c60:	e00c      	b.n	8001c7c <HAL_GPIO_Init+0x228>
 8001c62:	2306      	movs	r3, #6
 8001c64:	e00a      	b.n	8001c7c <HAL_GPIO_Init+0x228>
 8001c66:	2305      	movs	r3, #5
 8001c68:	e008      	b.n	8001c7c <HAL_GPIO_Init+0x228>
 8001c6a:	2304      	movs	r3, #4
 8001c6c:	e006      	b.n	8001c7c <HAL_GPIO_Init+0x228>
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e004      	b.n	8001c7c <HAL_GPIO_Init+0x228>
 8001c72:	2302      	movs	r3, #2
 8001c74:	e002      	b.n	8001c7c <HAL_GPIO_Init+0x228>
 8001c76:	2301      	movs	r3, #1
 8001c78:	e000      	b.n	8001c7c <HAL_GPIO_Init+0x228>
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	69fa      	ldr	r2, [r7, #28]
 8001c7e:	f002 0203 	and.w	r2, r2, #3
 8001c82:	0092      	lsls	r2, r2, #2
 8001c84:	4093      	lsls	r3, r2
 8001c86:	69ba      	ldr	r2, [r7, #24]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c8c:	4935      	ldr	r1, [pc, #212]	; (8001d64 <HAL_GPIO_Init+0x310>)
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	089b      	lsrs	r3, r3, #2
 8001c92:	3302      	adds	r3, #2
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c9a:	4b3b      	ldr	r3, [pc, #236]	; (8001d88 <HAL_GPIO_Init+0x334>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cbe:	4a32      	ldr	r2, [pc, #200]	; (8001d88 <HAL_GPIO_Init+0x334>)
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cc4:	4b30      	ldr	r3, [pc, #192]	; (8001d88 <HAL_GPIO_Init+0x334>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d003      	beq.n	8001ce8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ce8:	4a27      	ldr	r2, [pc, #156]	; (8001d88 <HAL_GPIO_Init+0x334>)
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cee:	4b26      	ldr	r3, [pc, #152]	; (8001d88 <HAL_GPIO_Init+0x334>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d003      	beq.n	8001d12 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d12:	4a1d      	ldr	r2, [pc, #116]	; (8001d88 <HAL_GPIO_Init+0x334>)
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d18:	4b1b      	ldr	r3, [pc, #108]	; (8001d88 <HAL_GPIO_Init+0x334>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	4013      	ands	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d003      	beq.n	8001d3c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d3c:	4a12      	ldr	r2, [pc, #72]	; (8001d88 <HAL_GPIO_Init+0x334>)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	3301      	adds	r3, #1
 8001d46:	61fb      	str	r3, [r7, #28]
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	2b0f      	cmp	r3, #15
 8001d4c:	f67f ae90 	bls.w	8001a70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d50:	bf00      	nop
 8001d52:	bf00      	nop
 8001d54:	3724      	adds	r7, #36	; 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40013800 	.word	0x40013800
 8001d68:	40020000 	.word	0x40020000
 8001d6c:	40020400 	.word	0x40020400
 8001d70:	40020800 	.word	0x40020800
 8001d74:	40020c00 	.word	0x40020c00
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40021400 	.word	0x40021400
 8001d80:	40021800 	.word	0x40021800
 8001d84:	40021c00 	.word	0x40021c00
 8001d88:	40013c00 	.word	0x40013c00

08001d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	460b      	mov	r3, r1
 8001d96:	807b      	strh	r3, [r7, #2]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d9c:	787b      	ldrb	r3, [r7, #1]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001da2:	887a      	ldrh	r2, [r7, #2]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001da8:	e003      	b.n	8001db2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001daa:	887b      	ldrh	r3, [r7, #2]
 8001dac:	041a      	lsls	r2, r3, #16
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	619a      	str	r2, [r3, #24]
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b085      	sub	sp, #20
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001dd0:	887a      	ldrh	r2, [r7, #2]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	041a      	lsls	r2, r3, #16
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	43d9      	mvns	r1, r3
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	400b      	ands	r3, r1
 8001de0:	431a      	orrs	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	619a      	str	r2, [r3, #24]
}
 8001de6:	bf00      	nop
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001dfe:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e00:	695a      	ldr	r2, [r3, #20]
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	4013      	ands	r3, r2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d006      	beq.n	8001e18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e0a:	4a05      	ldr	r2, [pc, #20]	; (8001e20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e0c:	88fb      	ldrh	r3, [r7, #6]
 8001e0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e10:	88fb      	ldrh	r3, [r7, #6]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 f806 	bl	8001e24 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e18:	bf00      	nop
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40013c00 	.word	0x40013c00

08001e24 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e12b      	b.n	80020a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d106      	bne.n	8001e68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7fe fea6 	bl	8000bb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2224      	movs	r2, #36	; 0x24
 8001e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f022 0201 	bic.w	r2, r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ea0:	f001 f888 	bl	8002fb4 <HAL_RCC_GetPCLK1Freq>
 8001ea4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	4a81      	ldr	r2, [pc, #516]	; (80020b0 <HAL_I2C_Init+0x274>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d807      	bhi.n	8001ec0 <HAL_I2C_Init+0x84>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4a80      	ldr	r2, [pc, #512]	; (80020b4 <HAL_I2C_Init+0x278>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	bf94      	ite	ls
 8001eb8:	2301      	movls	r3, #1
 8001eba:	2300      	movhi	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	e006      	b.n	8001ece <HAL_I2C_Init+0x92>
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4a7d      	ldr	r2, [pc, #500]	; (80020b8 <HAL_I2C_Init+0x27c>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	bf94      	ite	ls
 8001ec8:	2301      	movls	r3, #1
 8001eca:	2300      	movhi	r3, #0
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e0e7      	b.n	80020a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	4a78      	ldr	r2, [pc, #480]	; (80020bc <HAL_I2C_Init+0x280>)
 8001eda:	fba2 2303 	umull	r2, r3, r2, r3
 8001ede:	0c9b      	lsrs	r3, r3, #18
 8001ee0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	68ba      	ldr	r2, [r7, #8]
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6a1b      	ldr	r3, [r3, #32]
 8001efc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	4a6a      	ldr	r2, [pc, #424]	; (80020b0 <HAL_I2C_Init+0x274>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d802      	bhi.n	8001f10 <HAL_I2C_Init+0xd4>
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	e009      	b.n	8001f24 <HAL_I2C_Init+0xe8>
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f16:	fb02 f303 	mul.w	r3, r2, r3
 8001f1a:	4a69      	ldr	r2, [pc, #420]	; (80020c0 <HAL_I2C_Init+0x284>)
 8001f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f20:	099b      	lsrs	r3, r3, #6
 8001f22:	3301      	adds	r3, #1
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	430b      	orrs	r3, r1
 8001f2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f36:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	495c      	ldr	r1, [pc, #368]	; (80020b0 <HAL_I2C_Init+0x274>)
 8001f40:	428b      	cmp	r3, r1
 8001f42:	d819      	bhi.n	8001f78 <HAL_I2C_Init+0x13c>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	1e59      	subs	r1, r3, #1
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f52:	1c59      	adds	r1, r3, #1
 8001f54:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f58:	400b      	ands	r3, r1
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00a      	beq.n	8001f74 <HAL_I2C_Init+0x138>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	1e59      	subs	r1, r3, #1
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f72:	e051      	b.n	8002018 <HAL_I2C_Init+0x1dc>
 8001f74:	2304      	movs	r3, #4
 8001f76:	e04f      	b.n	8002018 <HAL_I2C_Init+0x1dc>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d111      	bne.n	8001fa4 <HAL_I2C_Init+0x168>
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	1e58      	subs	r0, r3, #1
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6859      	ldr	r1, [r3, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	440b      	add	r3, r1
 8001f8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f92:	3301      	adds	r3, #1
 8001f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	bf0c      	ite	eq
 8001f9c:	2301      	moveq	r3, #1
 8001f9e:	2300      	movne	r3, #0
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	e012      	b.n	8001fca <HAL_I2C_Init+0x18e>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	1e58      	subs	r0, r3, #1
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6859      	ldr	r1, [r3, #4]
 8001fac:	460b      	mov	r3, r1
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	0099      	lsls	r1, r3, #2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fba:	3301      	adds	r3, #1
 8001fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	bf0c      	ite	eq
 8001fc4:	2301      	moveq	r3, #1
 8001fc6:	2300      	movne	r3, #0
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <HAL_I2C_Init+0x196>
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e022      	b.n	8002018 <HAL_I2C_Init+0x1dc>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10e      	bne.n	8001ff8 <HAL_I2C_Init+0x1bc>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1e58      	subs	r0, r3, #1
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6859      	ldr	r1, [r3, #4]
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	440b      	add	r3, r1
 8001fe8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fec:	3301      	adds	r3, #1
 8001fee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ff6:	e00f      	b.n	8002018 <HAL_I2C_Init+0x1dc>
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	1e58      	subs	r0, r3, #1
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6859      	ldr	r1, [r3, #4]
 8002000:	460b      	mov	r3, r1
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	440b      	add	r3, r1
 8002006:	0099      	lsls	r1, r3, #2
 8002008:	440b      	add	r3, r1
 800200a:	fbb0 f3f3 	udiv	r3, r0, r3
 800200e:	3301      	adds	r3, #1
 8002010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002014:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	6809      	ldr	r1, [r1, #0]
 800201c:	4313      	orrs	r3, r2
 800201e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69da      	ldr	r2, [r3, #28]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002046:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6911      	ldr	r1, [r2, #16]
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	68d2      	ldr	r2, [r2, #12]
 8002052:	4311      	orrs	r1, r2
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	430b      	orrs	r3, r1
 800205a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	695a      	ldr	r2, [r3, #20]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	430a      	orrs	r2, r1
 8002076:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0201 	orr.w	r2, r2, #1
 8002086:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2220      	movs	r2, #32
 8002092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	000186a0 	.word	0x000186a0
 80020b4:	001e847f 	.word	0x001e847f
 80020b8:	003d08ff 	.word	0x003d08ff
 80020bc:	431bde83 	.word	0x431bde83
 80020c0:	10624dd3 	.word	0x10624dd3

080020c4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af02      	add	r7, sp, #8
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	461a      	mov	r2, r3
 80020d0:	460b      	mov	r3, r1
 80020d2:	817b      	strh	r3, [r7, #10]
 80020d4:	4613      	mov	r3, r2
 80020d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020d8:	f7ff fb7a 	bl	80017d0 <HAL_GetTick>
 80020dc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b20      	cmp	r3, #32
 80020e8:	f040 80e0 	bne.w	80022ac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	2319      	movs	r3, #25
 80020f2:	2201      	movs	r2, #1
 80020f4:	4970      	ldr	r1, [pc, #448]	; (80022b8 <HAL_I2C_Master_Transmit+0x1f4>)
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f000 f964 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002102:	2302      	movs	r3, #2
 8002104:	e0d3      	b.n	80022ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <HAL_I2C_Master_Transmit+0x50>
 8002110:	2302      	movs	r3, #2
 8002112:	e0cc      	b.n	80022ae <HAL_I2C_Master_Transmit+0x1ea>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b01      	cmp	r3, #1
 8002128:	d007      	beq.n	800213a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f042 0201 	orr.w	r2, r2, #1
 8002138:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002148:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2221      	movs	r2, #33	; 0x21
 800214e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2210      	movs	r2, #16
 8002156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2200      	movs	r2, #0
 800215e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	893a      	ldrh	r2, [r7, #8]
 800216a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002170:	b29a      	uxth	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	4a50      	ldr	r2, [pc, #320]	; (80022bc <HAL_I2C_Master_Transmit+0x1f8>)
 800217a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800217c:	8979      	ldrh	r1, [r7, #10]
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	6a3a      	ldr	r2, [r7, #32]
 8002182:	68f8      	ldr	r0, [r7, #12]
 8002184:	f000 f89c 	bl	80022c0 <I2C_MasterRequestWrite>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e08d      	b.n	80022ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002192:	2300      	movs	r3, #0
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	695b      	ldr	r3, [r3, #20]
 800219c:	613b      	str	r3, [r7, #16]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80021a8:	e066      	b.n	8002278 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	6a39      	ldr	r1, [r7, #32]
 80021ae:	68f8      	ldr	r0, [r7, #12]
 80021b0:	f000 f9de 	bl	8002570 <I2C_WaitOnTXEFlagUntilTimeout>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d00d      	beq.n	80021d6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	2b04      	cmp	r3, #4
 80021c0:	d107      	bne.n	80021d2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e06b      	b.n	80022ae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021da:	781a      	ldrb	r2, [r3, #0]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e6:	1c5a      	adds	r2, r3, #1
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	3b01      	subs	r3, #1
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021fe:	3b01      	subs	r3, #1
 8002200:	b29a      	uxth	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b04      	cmp	r3, #4
 8002212:	d11b      	bne.n	800224c <HAL_I2C_Master_Transmit+0x188>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002218:	2b00      	cmp	r3, #0
 800221a:	d017      	beq.n	800224c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	781a      	ldrb	r2, [r3, #0]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	1c5a      	adds	r2, r3, #1
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002236:	b29b      	uxth	r3, r3
 8002238:	3b01      	subs	r3, #1
 800223a:	b29a      	uxth	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002244:	3b01      	subs	r3, #1
 8002246:	b29a      	uxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	6a39      	ldr	r1, [r7, #32]
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 f9ce 	bl	80025f2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00d      	beq.n	8002278 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002260:	2b04      	cmp	r3, #4
 8002262:	d107      	bne.n	8002274 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002272:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e01a      	b.n	80022ae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800227c:	2b00      	cmp	r3, #0
 800227e:	d194      	bne.n	80021aa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800228e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2220      	movs	r2, #32
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80022a8:	2300      	movs	r3, #0
 80022aa:	e000      	b.n	80022ae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80022ac:	2302      	movs	r3, #2
  }
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3718      	adds	r7, #24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	00100002 	.word	0x00100002
 80022bc:	ffff0000 	.word	0xffff0000

080022c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b088      	sub	sp, #32
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	607a      	str	r2, [r7, #4]
 80022ca:	603b      	str	r3, [r7, #0]
 80022cc:	460b      	mov	r3, r1
 80022ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2b08      	cmp	r3, #8
 80022da:	d006      	beq.n	80022ea <I2C_MasterRequestWrite+0x2a>
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d003      	beq.n	80022ea <I2C_MasterRequestWrite+0x2a>
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80022e8:	d108      	bne.n	80022fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	e00b      	b.n	8002314 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002300:	2b12      	cmp	r3, #18
 8002302:	d107      	bne.n	8002314 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002312:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	9300      	str	r3, [sp, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 f84f 	bl	80023c4 <I2C_WaitOnFlagUntilTimeout>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d00d      	beq.n	8002348 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002336:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800233a:	d103      	bne.n	8002344 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002342:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e035      	b.n	80023b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002350:	d108      	bne.n	8002364 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002352:	897b      	ldrh	r3, [r7, #10]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	461a      	mov	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002360:	611a      	str	r2, [r3, #16]
 8002362:	e01b      	b.n	800239c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002364:	897b      	ldrh	r3, [r7, #10]
 8002366:	11db      	asrs	r3, r3, #7
 8002368:	b2db      	uxtb	r3, r3
 800236a:	f003 0306 	and.w	r3, r3, #6
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f063 030f 	orn	r3, r3, #15
 8002374:	b2da      	uxtb	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	490e      	ldr	r1, [pc, #56]	; (80023bc <I2C_MasterRequestWrite+0xfc>)
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	f000 f875 	bl	8002472 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e010      	b.n	80023b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002392:	897b      	ldrh	r3, [r7, #10]
 8002394:	b2da      	uxtb	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	4907      	ldr	r1, [pc, #28]	; (80023c0 <I2C_MasterRequestWrite+0x100>)
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 f865 	bl	8002472 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e000      	b.n	80023b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	00010008 	.word	0x00010008
 80023c0:	00010002 	.word	0x00010002

080023c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	603b      	str	r3, [r7, #0]
 80023d0:	4613      	mov	r3, r2
 80023d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023d4:	e025      	b.n	8002422 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023dc:	d021      	beq.n	8002422 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023de:	f7ff f9f7 	bl	80017d0 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d302      	bcc.n	80023f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d116      	bne.n	8002422 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2200      	movs	r2, #0
 80023f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2220      	movs	r2, #32
 80023fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	f043 0220 	orr.w	r2, r3, #32
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e023      	b.n	800246a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	0c1b      	lsrs	r3, r3, #16
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2b01      	cmp	r3, #1
 800242a:	d10d      	bne.n	8002448 <I2C_WaitOnFlagUntilTimeout+0x84>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	43da      	mvns	r2, r3
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4013      	ands	r3, r2
 8002438:	b29b      	uxth	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	bf0c      	ite	eq
 800243e:	2301      	moveq	r3, #1
 8002440:	2300      	movne	r3, #0
 8002442:	b2db      	uxtb	r3, r3
 8002444:	461a      	mov	r2, r3
 8002446:	e00c      	b.n	8002462 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	43da      	mvns	r2, r3
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	4013      	ands	r3, r2
 8002454:	b29b      	uxth	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	bf0c      	ite	eq
 800245a:	2301      	moveq	r3, #1
 800245c:	2300      	movne	r3, #0
 800245e:	b2db      	uxtb	r3, r3
 8002460:	461a      	mov	r2, r3
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	429a      	cmp	r2, r3
 8002466:	d0b6      	beq.n	80023d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b084      	sub	sp, #16
 8002476:	af00      	add	r7, sp, #0
 8002478:	60f8      	str	r0, [r7, #12]
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
 800247e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002480:	e051      	b.n	8002526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800248c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002490:	d123      	bne.n	80024da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024a0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80024aa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2220      	movs	r2, #32
 80024b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f043 0204 	orr.w	r2, r3, #4
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e046      	b.n	8002568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e0:	d021      	beq.n	8002526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024e2:	f7ff f975 	bl	80017d0 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d302      	bcc.n	80024f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d116      	bne.n	8002526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2220      	movs	r2, #32
 8002502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	f043 0220 	orr.w	r2, r3, #32
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e020      	b.n	8002568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	0c1b      	lsrs	r3, r3, #16
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b01      	cmp	r3, #1
 800252e:	d10c      	bne.n	800254a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	43da      	mvns	r2, r3
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	4013      	ands	r3, r2
 800253c:	b29b      	uxth	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	bf14      	ite	ne
 8002542:	2301      	movne	r3, #1
 8002544:	2300      	moveq	r3, #0
 8002546:	b2db      	uxtb	r3, r3
 8002548:	e00b      	b.n	8002562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	43da      	mvns	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	4013      	ands	r3, r2
 8002556:	b29b      	uxth	r3, r3
 8002558:	2b00      	cmp	r3, #0
 800255a:	bf14      	ite	ne
 800255c:	2301      	movne	r3, #1
 800255e:	2300      	moveq	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d18d      	bne.n	8002482 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800257c:	e02d      	b.n	80025da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 f878 	bl	8002674 <I2C_IsAcknowledgeFailed>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e02d      	b.n	80025ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002594:	d021      	beq.n	80025da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002596:	f7ff f91b 	bl	80017d0 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d302      	bcc.n	80025ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d116      	bne.n	80025da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2220      	movs	r2, #32
 80025b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	f043 0220 	orr.w	r2, r3, #32
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e007      	b.n	80025ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e4:	2b80      	cmp	r3, #128	; 0x80
 80025e6:	d1ca      	bne.n	800257e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b084      	sub	sp, #16
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80025fe:	e02d      	b.n	800265c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 f837 	bl	8002674 <I2C_IsAcknowledgeFailed>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e02d      	b.n	800266c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002616:	d021      	beq.n	800265c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002618:	f7ff f8da 	bl	80017d0 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	429a      	cmp	r2, r3
 8002626:	d302      	bcc.n	800262e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d116      	bne.n	800265c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2220      	movs	r2, #32
 8002638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002648:	f043 0220 	orr.w	r2, r3, #32
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e007      	b.n	800266c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	695b      	ldr	r3, [r3, #20]
 8002662:	f003 0304 	and.w	r3, r3, #4
 8002666:	2b04      	cmp	r3, #4
 8002668:	d1ca      	bne.n	8002600 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002686:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800268a:	d11b      	bne.n	80026c4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002694:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2220      	movs	r2, #32
 80026a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b0:	f043 0204 	orr.w	r2, r3, #4
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e000      	b.n	80026c6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
	...

080026d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e267      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d075      	beq.n	80027de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80026f2:	4b88      	ldr	r3, [pc, #544]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d00c      	beq.n	8002718 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026fe:	4b85      	ldr	r3, [pc, #532]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002706:	2b08      	cmp	r3, #8
 8002708:	d112      	bne.n	8002730 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800270a:	4b82      	ldr	r3, [pc, #520]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002712:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002716:	d10b      	bne.n	8002730 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002718:	4b7e      	ldr	r3, [pc, #504]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d05b      	beq.n	80027dc <HAL_RCC_OscConfig+0x108>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d157      	bne.n	80027dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e242      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002738:	d106      	bne.n	8002748 <HAL_RCC_OscConfig+0x74>
 800273a:	4b76      	ldr	r3, [pc, #472]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a75      	ldr	r2, [pc, #468]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e01d      	b.n	8002784 <HAL_RCC_OscConfig+0xb0>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002750:	d10c      	bne.n	800276c <HAL_RCC_OscConfig+0x98>
 8002752:	4b70      	ldr	r3, [pc, #448]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a6f      	ldr	r2, [pc, #444]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800275c:	6013      	str	r3, [r2, #0]
 800275e:	4b6d      	ldr	r3, [pc, #436]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a6c      	ldr	r2, [pc, #432]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e00b      	b.n	8002784 <HAL_RCC_OscConfig+0xb0>
 800276c:	4b69      	ldr	r3, [pc, #420]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a68      	ldr	r2, [pc, #416]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002772:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	4b66      	ldr	r3, [pc, #408]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a65      	ldr	r2, [pc, #404]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 800277e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002782:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d013      	beq.n	80027b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800278c:	f7ff f820 	bl	80017d0 <HAL_GetTick>
 8002790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002794:	f7ff f81c 	bl	80017d0 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b64      	cmp	r3, #100	; 0x64
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e207      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a6:	4b5b      	ldr	r3, [pc, #364]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0f0      	beq.n	8002794 <HAL_RCC_OscConfig+0xc0>
 80027b2:	e014      	b.n	80027de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b4:	f7ff f80c 	bl	80017d0 <HAL_GetTick>
 80027b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ba:	e008      	b.n	80027ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027bc:	f7ff f808 	bl	80017d0 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b64      	cmp	r3, #100	; 0x64
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e1f3      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ce:	4b51      	ldr	r3, [pc, #324]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f0      	bne.n	80027bc <HAL_RCC_OscConfig+0xe8>
 80027da:	e000      	b.n	80027de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d063      	beq.n	80028b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027ea:	4b4a      	ldr	r3, [pc, #296]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f003 030c 	and.w	r3, r3, #12
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00b      	beq.n	800280e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027f6:	4b47      	ldr	r3, [pc, #284]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027fe:	2b08      	cmp	r3, #8
 8002800:	d11c      	bne.n	800283c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002802:	4b44      	ldr	r3, [pc, #272]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d116      	bne.n	800283c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800280e:	4b41      	ldr	r3, [pc, #260]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d005      	beq.n	8002826 <HAL_RCC_OscConfig+0x152>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d001      	beq.n	8002826 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e1c7      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002826:	4b3b      	ldr	r3, [pc, #236]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	00db      	lsls	r3, r3, #3
 8002834:	4937      	ldr	r1, [pc, #220]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002836:	4313      	orrs	r3, r2
 8002838:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800283a:	e03a      	b.n	80028b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d020      	beq.n	8002886 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002844:	4b34      	ldr	r3, [pc, #208]	; (8002918 <HAL_RCC_OscConfig+0x244>)
 8002846:	2201      	movs	r2, #1
 8002848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284a:	f7fe ffc1 	bl	80017d0 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002852:	f7fe ffbd 	bl	80017d0 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e1a8      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002864:	4b2b      	ldr	r3, [pc, #172]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f0      	beq.n	8002852 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002870:	4b28      	ldr	r3, [pc, #160]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	4925      	ldr	r1, [pc, #148]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 8002880:	4313      	orrs	r3, r2
 8002882:	600b      	str	r3, [r1, #0]
 8002884:	e015      	b.n	80028b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002886:	4b24      	ldr	r3, [pc, #144]	; (8002918 <HAL_RCC_OscConfig+0x244>)
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288c:	f7fe ffa0 	bl	80017d0 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002894:	f7fe ff9c 	bl	80017d0 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e187      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028a6:	4b1b      	ldr	r3, [pc, #108]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1f0      	bne.n	8002894 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d036      	beq.n	800292c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d016      	beq.n	80028f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028c6:	4b15      	ldr	r3, [pc, #84]	; (800291c <HAL_RCC_OscConfig+0x248>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028cc:	f7fe ff80 	bl	80017d0 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028d4:	f7fe ff7c 	bl	80017d0 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e167      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028e6:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <HAL_RCC_OscConfig+0x240>)
 80028e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0x200>
 80028f2:	e01b      	b.n	800292c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028f4:	4b09      	ldr	r3, [pc, #36]	; (800291c <HAL_RCC_OscConfig+0x248>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028fa:	f7fe ff69 	bl	80017d0 <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002900:	e00e      	b.n	8002920 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002902:	f7fe ff65 	bl	80017d0 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d907      	bls.n	8002920 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e150      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
 8002914:	40023800 	.word	0x40023800
 8002918:	42470000 	.word	0x42470000
 800291c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002920:	4b88      	ldr	r3, [pc, #544]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1ea      	bne.n	8002902 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	2b00      	cmp	r3, #0
 8002936:	f000 8097 	beq.w	8002a68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800293a:	2300      	movs	r3, #0
 800293c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800293e:	4b81      	ldr	r3, [pc, #516]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10f      	bne.n	800296a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	4b7d      	ldr	r3, [pc, #500]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	4a7c      	ldr	r2, [pc, #496]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002958:	6413      	str	r3, [r2, #64]	; 0x40
 800295a:	4b7a      	ldr	r3, [pc, #488]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002962:	60bb      	str	r3, [r7, #8]
 8002964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002966:	2301      	movs	r3, #1
 8002968:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800296a:	4b77      	ldr	r3, [pc, #476]	; (8002b48 <HAL_RCC_OscConfig+0x474>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002972:	2b00      	cmp	r3, #0
 8002974:	d118      	bne.n	80029a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002976:	4b74      	ldr	r3, [pc, #464]	; (8002b48 <HAL_RCC_OscConfig+0x474>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a73      	ldr	r2, [pc, #460]	; (8002b48 <HAL_RCC_OscConfig+0x474>)
 800297c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002982:	f7fe ff25 	bl	80017d0 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002988:	e008      	b.n	800299c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800298a:	f7fe ff21 	bl	80017d0 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e10c      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800299c:	4b6a      	ldr	r3, [pc, #424]	; (8002b48 <HAL_RCC_OscConfig+0x474>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0f0      	beq.n	800298a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d106      	bne.n	80029be <HAL_RCC_OscConfig+0x2ea>
 80029b0:	4b64      	ldr	r3, [pc, #400]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b4:	4a63      	ldr	r2, [pc, #396]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029b6:	f043 0301 	orr.w	r3, r3, #1
 80029ba:	6713      	str	r3, [r2, #112]	; 0x70
 80029bc:	e01c      	b.n	80029f8 <HAL_RCC_OscConfig+0x324>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	2b05      	cmp	r3, #5
 80029c4:	d10c      	bne.n	80029e0 <HAL_RCC_OscConfig+0x30c>
 80029c6:	4b5f      	ldr	r3, [pc, #380]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ca:	4a5e      	ldr	r2, [pc, #376]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029cc:	f043 0304 	orr.w	r3, r3, #4
 80029d0:	6713      	str	r3, [r2, #112]	; 0x70
 80029d2:	4b5c      	ldr	r3, [pc, #368]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d6:	4a5b      	ldr	r2, [pc, #364]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	6713      	str	r3, [r2, #112]	; 0x70
 80029de:	e00b      	b.n	80029f8 <HAL_RCC_OscConfig+0x324>
 80029e0:	4b58      	ldr	r3, [pc, #352]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e4:	4a57      	ldr	r2, [pc, #348]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029e6:	f023 0301 	bic.w	r3, r3, #1
 80029ea:	6713      	str	r3, [r2, #112]	; 0x70
 80029ec:	4b55      	ldr	r3, [pc, #340]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f0:	4a54      	ldr	r2, [pc, #336]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 80029f2:	f023 0304 	bic.w	r3, r3, #4
 80029f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d015      	beq.n	8002a2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a00:	f7fe fee6 	bl	80017d0 <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a06:	e00a      	b.n	8002a1e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a08:	f7fe fee2 	bl	80017d0 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e0cb      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a1e:	4b49      	ldr	r3, [pc, #292]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d0ee      	beq.n	8002a08 <HAL_RCC_OscConfig+0x334>
 8002a2a:	e014      	b.n	8002a56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2c:	f7fe fed0 	bl	80017d0 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a32:	e00a      	b.n	8002a4a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a34:	f7fe fecc 	bl	80017d0 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e0b5      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a4a:	4b3e      	ldr	r3, [pc, #248]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1ee      	bne.n	8002a34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a56:	7dfb      	ldrb	r3, [r7, #23]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d105      	bne.n	8002a68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a5c:	4b39      	ldr	r3, [pc, #228]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	4a38      	ldr	r2, [pc, #224]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002a62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f000 80a1 	beq.w	8002bb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a72:	4b34      	ldr	r3, [pc, #208]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 030c 	and.w	r3, r3, #12
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d05c      	beq.n	8002b38 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d141      	bne.n	8002b0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a86:	4b31      	ldr	r3, [pc, #196]	; (8002b4c <HAL_RCC_OscConfig+0x478>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8c:	f7fe fea0 	bl	80017d0 <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a92:	e008      	b.n	8002aa6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a94:	f7fe fe9c 	bl	80017d0 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e087      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aa6:	4b27      	ldr	r3, [pc, #156]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1f0      	bne.n	8002a94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	69da      	ldr	r2, [r3, #28]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	431a      	orrs	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac0:	019b      	lsls	r3, r3, #6
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac8:	085b      	lsrs	r3, r3, #1
 8002aca:	3b01      	subs	r3, #1
 8002acc:	041b      	lsls	r3, r3, #16
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad4:	061b      	lsls	r3, r3, #24
 8002ad6:	491b      	ldr	r1, [pc, #108]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <HAL_RCC_OscConfig+0x478>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fe75 	bl	80017d0 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aea:	f7fe fe71 	bl	80017d0 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e05c      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002afc:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d0f0      	beq.n	8002aea <HAL_RCC_OscConfig+0x416>
 8002b08:	e054      	b.n	8002bb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0a:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <HAL_RCC_OscConfig+0x478>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b10:	f7fe fe5e 	bl	80017d0 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b18:	f7fe fe5a 	bl	80017d0 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e045      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b2a:	4b06      	ldr	r3, [pc, #24]	; (8002b44 <HAL_RCC_OscConfig+0x470>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0x444>
 8002b36:	e03d      	b.n	8002bb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d107      	bne.n	8002b50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e038      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40007000 	.word	0x40007000
 8002b4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b50:	4b1b      	ldr	r3, [pc, #108]	; (8002bc0 <HAL_RCC_OscConfig+0x4ec>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d028      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d121      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d11a      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b80:	4013      	ands	r3, r2
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d111      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b96:	085b      	lsrs	r3, r3, #1
 8002b98:	3b01      	subs	r3, #1
 8002b9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d107      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002baa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d001      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e000      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3718      	adds	r7, #24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40023800 	.word	0x40023800

08002bc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d101      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e0cc      	b.n	8002d72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bd8:	4b68      	ldr	r3, [pc, #416]	; (8002d7c <HAL_RCC_ClockConfig+0x1b8>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d90c      	bls.n	8002c00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be6:	4b65      	ldr	r3, [pc, #404]	; (8002d7c <HAL_RCC_ClockConfig+0x1b8>)
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bee:	4b63      	ldr	r3, [pc, #396]	; (8002d7c <HAL_RCC_ClockConfig+0x1b8>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0307 	and.w	r3, r3, #7
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d001      	beq.n	8002c00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e0b8      	b.n	8002d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d020      	beq.n	8002c4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d005      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c18:	4b59      	ldr	r3, [pc, #356]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	4a58      	ldr	r2, [pc, #352]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0308 	and.w	r3, r3, #8
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d005      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c30:	4b53      	ldr	r3, [pc, #332]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	4a52      	ldr	r2, [pc, #328]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c3c:	4b50      	ldr	r3, [pc, #320]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	494d      	ldr	r1, [pc, #308]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d044      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d107      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c62:	4b47      	ldr	r3, [pc, #284]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d119      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e07f      	b.n	8002d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d003      	beq.n	8002c82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c7e:	2b03      	cmp	r3, #3
 8002c80:	d107      	bne.n	8002c92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c82:	4b3f      	ldr	r3, [pc, #252]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d109      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e06f      	b.n	8002d72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c92:	4b3b      	ldr	r3, [pc, #236]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e067      	b.n	8002d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ca2:	4b37      	ldr	r3, [pc, #220]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f023 0203 	bic.w	r2, r3, #3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	4934      	ldr	r1, [pc, #208]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cb4:	f7fe fd8c 	bl	80017d0 <HAL_GetTick>
 8002cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cba:	e00a      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cbc:	f7fe fd88 	bl	80017d0 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e04f      	b.n	8002d72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd2:	4b2b      	ldr	r3, [pc, #172]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 020c 	and.w	r2, r3, #12
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d1eb      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ce4:	4b25      	ldr	r3, [pc, #148]	; (8002d7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0307 	and.w	r3, r3, #7
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d20c      	bcs.n	8002d0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf2:	4b22      	ldr	r3, [pc, #136]	; (8002d7c <HAL_RCC_ClockConfig+0x1b8>)
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cfa:	4b20      	ldr	r3, [pc, #128]	; (8002d7c <HAL_RCC_ClockConfig+0x1b8>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0307 	and.w	r3, r3, #7
 8002d02:	683a      	ldr	r2, [r7, #0]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d001      	beq.n	8002d0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e032      	b.n	8002d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d008      	beq.n	8002d2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d18:	4b19      	ldr	r3, [pc, #100]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	4916      	ldr	r1, [pc, #88]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0308 	and.w	r3, r3, #8
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d009      	beq.n	8002d4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d36:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	00db      	lsls	r3, r3, #3
 8002d44:	490e      	ldr	r1, [pc, #56]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d4a:	f000 f821 	bl	8002d90 <HAL_RCC_GetSysClockFreq>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	091b      	lsrs	r3, r3, #4
 8002d56:	f003 030f 	and.w	r3, r3, #15
 8002d5a:	490a      	ldr	r1, [pc, #40]	; (8002d84 <HAL_RCC_ClockConfig+0x1c0>)
 8002d5c:	5ccb      	ldrb	r3, [r1, r3]
 8002d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d62:	4a09      	ldr	r2, [pc, #36]	; (8002d88 <HAL_RCC_ClockConfig+0x1c4>)
 8002d64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d66:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <HAL_RCC_ClockConfig+0x1c8>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fe fcec 	bl	8001748 <HAL_InitTick>

  return HAL_OK;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40023c00 	.word	0x40023c00
 8002d80:	40023800 	.word	0x40023800
 8002d84:	08004cd0 	.word	0x08004cd0
 8002d88:	20000000 	.word	0x20000000
 8002d8c:	20000004 	.word	0x20000004

08002d90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d94:	b094      	sub	sp, #80	; 0x50
 8002d96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	647b      	str	r3, [r7, #68]	; 0x44
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002da0:	2300      	movs	r3, #0
 8002da2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002da8:	4b79      	ldr	r3, [pc, #484]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f003 030c 	and.w	r3, r3, #12
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d00d      	beq.n	8002dd0 <HAL_RCC_GetSysClockFreq+0x40>
 8002db4:	2b08      	cmp	r3, #8
 8002db6:	f200 80e1 	bhi.w	8002f7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d002      	beq.n	8002dc4 <HAL_RCC_GetSysClockFreq+0x34>
 8002dbe:	2b04      	cmp	r3, #4
 8002dc0:	d003      	beq.n	8002dca <HAL_RCC_GetSysClockFreq+0x3a>
 8002dc2:	e0db      	b.n	8002f7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dc4:	4b73      	ldr	r3, [pc, #460]	; (8002f94 <HAL_RCC_GetSysClockFreq+0x204>)
 8002dc6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002dc8:	e0db      	b.n	8002f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dca:	4b73      	ldr	r3, [pc, #460]	; (8002f98 <HAL_RCC_GetSysClockFreq+0x208>)
 8002dcc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dce:	e0d8      	b.n	8002f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dd0:	4b6f      	ldr	r3, [pc, #444]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002dd8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dda:	4b6d      	ldr	r3, [pc, #436]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d063      	beq.n	8002eae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de6:	4b6a      	ldr	r3, [pc, #424]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	099b      	lsrs	r3, r3, #6
 8002dec:	2200      	movs	r2, #0
 8002dee:	63bb      	str	r3, [r7, #56]	; 0x38
 8002df0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002df8:	633b      	str	r3, [r7, #48]	; 0x30
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	637b      	str	r3, [r7, #52]	; 0x34
 8002dfe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e02:	4622      	mov	r2, r4
 8002e04:	462b      	mov	r3, r5
 8002e06:	f04f 0000 	mov.w	r0, #0
 8002e0a:	f04f 0100 	mov.w	r1, #0
 8002e0e:	0159      	lsls	r1, r3, #5
 8002e10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e14:	0150      	lsls	r0, r2, #5
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	4621      	mov	r1, r4
 8002e1c:	1a51      	subs	r1, r2, r1
 8002e1e:	6139      	str	r1, [r7, #16]
 8002e20:	4629      	mov	r1, r5
 8002e22:	eb63 0301 	sbc.w	r3, r3, r1
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	f04f 0300 	mov.w	r3, #0
 8002e30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e34:	4659      	mov	r1, fp
 8002e36:	018b      	lsls	r3, r1, #6
 8002e38:	4651      	mov	r1, sl
 8002e3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e3e:	4651      	mov	r1, sl
 8002e40:	018a      	lsls	r2, r1, #6
 8002e42:	4651      	mov	r1, sl
 8002e44:	ebb2 0801 	subs.w	r8, r2, r1
 8002e48:	4659      	mov	r1, fp
 8002e4a:	eb63 0901 	sbc.w	r9, r3, r1
 8002e4e:	f04f 0200 	mov.w	r2, #0
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e62:	4690      	mov	r8, r2
 8002e64:	4699      	mov	r9, r3
 8002e66:	4623      	mov	r3, r4
 8002e68:	eb18 0303 	adds.w	r3, r8, r3
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	462b      	mov	r3, r5
 8002e70:	eb49 0303 	adc.w	r3, r9, r3
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	f04f 0200 	mov.w	r2, #0
 8002e7a:	f04f 0300 	mov.w	r3, #0
 8002e7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e82:	4629      	mov	r1, r5
 8002e84:	024b      	lsls	r3, r1, #9
 8002e86:	4621      	mov	r1, r4
 8002e88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e8c:	4621      	mov	r1, r4
 8002e8e:	024a      	lsls	r2, r1, #9
 8002e90:	4610      	mov	r0, r2
 8002e92:	4619      	mov	r1, r3
 8002e94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e96:	2200      	movs	r2, #0
 8002e98:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ea0:	f7fd f9e6 	bl	8000270 <__aeabi_uldivmod>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002eac:	e058      	b.n	8002f60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eae:	4b38      	ldr	r3, [pc, #224]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	099b      	lsrs	r3, r3, #6
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	4611      	mov	r1, r2
 8002eba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ebe:	623b      	str	r3, [r7, #32]
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ec4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ec8:	4642      	mov	r2, r8
 8002eca:	464b      	mov	r3, r9
 8002ecc:	f04f 0000 	mov.w	r0, #0
 8002ed0:	f04f 0100 	mov.w	r1, #0
 8002ed4:	0159      	lsls	r1, r3, #5
 8002ed6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eda:	0150      	lsls	r0, r2, #5
 8002edc:	4602      	mov	r2, r0
 8002ede:	460b      	mov	r3, r1
 8002ee0:	4641      	mov	r1, r8
 8002ee2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ee6:	4649      	mov	r1, r9
 8002ee8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002eec:	f04f 0200 	mov.w	r2, #0
 8002ef0:	f04f 0300 	mov.w	r3, #0
 8002ef4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ef8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002efc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f00:	ebb2 040a 	subs.w	r4, r2, sl
 8002f04:	eb63 050b 	sbc.w	r5, r3, fp
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	00eb      	lsls	r3, r5, #3
 8002f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f16:	00e2      	lsls	r2, r4, #3
 8002f18:	4614      	mov	r4, r2
 8002f1a:	461d      	mov	r5, r3
 8002f1c:	4643      	mov	r3, r8
 8002f1e:	18e3      	adds	r3, r4, r3
 8002f20:	603b      	str	r3, [r7, #0]
 8002f22:	464b      	mov	r3, r9
 8002f24:	eb45 0303 	adc.w	r3, r5, r3
 8002f28:	607b      	str	r3, [r7, #4]
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	f04f 0300 	mov.w	r3, #0
 8002f32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f36:	4629      	mov	r1, r5
 8002f38:	028b      	lsls	r3, r1, #10
 8002f3a:	4621      	mov	r1, r4
 8002f3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f40:	4621      	mov	r1, r4
 8002f42:	028a      	lsls	r2, r1, #10
 8002f44:	4610      	mov	r0, r2
 8002f46:	4619      	mov	r1, r3
 8002f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	61bb      	str	r3, [r7, #24]
 8002f4e:	61fa      	str	r2, [r7, #28]
 8002f50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f54:	f7fd f98c 	bl	8000270 <__aeabi_uldivmod>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f60:	4b0b      	ldr	r3, [pc, #44]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	0c1b      	lsrs	r3, r3, #16
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002f70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f7a:	e002      	b.n	8002f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f7c:	4b05      	ldr	r3, [pc, #20]	; (8002f94 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f7e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3750      	adds	r7, #80	; 0x50
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f8e:	bf00      	nop
 8002f90:	40023800 	.word	0x40023800
 8002f94:	00f42400 	.word	0x00f42400
 8002f98:	007a1200 	.word	0x007a1200

08002f9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fa0:	4b03      	ldr	r3, [pc, #12]	; (8002fb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	20000000 	.word	0x20000000

08002fb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002fb8:	f7ff fff0 	bl	8002f9c <HAL_RCC_GetHCLKFreq>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	0a9b      	lsrs	r3, r3, #10
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	4903      	ldr	r1, [pc, #12]	; (8002fd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fca:	5ccb      	ldrb	r3, [r1, r3]
 8002fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	08004ce0 	.word	0x08004ce0

08002fdc <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e01c      	b.n	8003028 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	795b      	ldrb	r3, [r3, #5]
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d105      	bne.n	8003004 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7fe f906 	bl	8001210 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f042 0204 	orr.w	r2, r2, #4
 8003018:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	791b      	ldrb	r3, [r3, #4]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d101      	bne.n	800304a <HAL_RNG_GenerateRandomNumber+0x1a>
 8003046:	2302      	movs	r3, #2
 8003048:	e044      	b.n	80030d4 <HAL_RNG_GenerateRandomNumber+0xa4>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	795b      	ldrb	r3, [r3, #5]
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b01      	cmp	r3, #1
 8003058:	d133      	bne.n	80030c2 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2202      	movs	r2, #2
 800305e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003060:	f7fe fbb6 	bl	80017d0 <HAL_GetTick>
 8003064:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003066:	e018      	b.n	800309a <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8003068:	f7fe fbb2 	bl	80017d0 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d911      	bls.n	800309a <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	2b01      	cmp	r3, #1
 8003082:	d00a      	beq.n	800309a <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2202      	movs	r2, #2
 800308e:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e01c      	b.n	80030d4 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d1df      	bne.n	8003068 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689a      	ldr	r2, [r3, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	715a      	strb	r2, [r3, #5]
 80030c0:	e004      	b.n	80030cc <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2204      	movs	r2, #4
 80030c6:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	711a      	strb	r2, [r3, #4]

  return status;
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e041      	b.n	8003172 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d106      	bne.n	8003108 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7fe fa8e 	bl	8001624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3304      	adds	r3, #4
 8003118:	4619      	mov	r1, r3
 800311a:	4610      	mov	r0, r2
 800311c:	f000 fa08 	bl	8003530 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
	...

0800317c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b01      	cmp	r3, #1
 800318e:	d001      	beq.n	8003194 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e04e      	b.n	8003232 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2202      	movs	r2, #2
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68da      	ldr	r2, [r3, #12]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 0201 	orr.w	r2, r2, #1
 80031aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a23      	ldr	r2, [pc, #140]	; (8003240 <HAL_TIM_Base_Start_IT+0xc4>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d022      	beq.n	80031fc <HAL_TIM_Base_Start_IT+0x80>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031be:	d01d      	beq.n	80031fc <HAL_TIM_Base_Start_IT+0x80>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a1f      	ldr	r2, [pc, #124]	; (8003244 <HAL_TIM_Base_Start_IT+0xc8>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d018      	beq.n	80031fc <HAL_TIM_Base_Start_IT+0x80>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a1e      	ldr	r2, [pc, #120]	; (8003248 <HAL_TIM_Base_Start_IT+0xcc>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d013      	beq.n	80031fc <HAL_TIM_Base_Start_IT+0x80>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a1c      	ldr	r2, [pc, #112]	; (800324c <HAL_TIM_Base_Start_IT+0xd0>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d00e      	beq.n	80031fc <HAL_TIM_Base_Start_IT+0x80>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a1b      	ldr	r2, [pc, #108]	; (8003250 <HAL_TIM_Base_Start_IT+0xd4>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d009      	beq.n	80031fc <HAL_TIM_Base_Start_IT+0x80>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a19      	ldr	r2, [pc, #100]	; (8003254 <HAL_TIM_Base_Start_IT+0xd8>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d004      	beq.n	80031fc <HAL_TIM_Base_Start_IT+0x80>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a18      	ldr	r2, [pc, #96]	; (8003258 <HAL_TIM_Base_Start_IT+0xdc>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d111      	bne.n	8003220 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b06      	cmp	r3, #6
 800320c:	d010      	beq.n	8003230 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800321e:	e007      	b.n	8003230 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0201 	orr.w	r2, r2, #1
 800322e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40010000 	.word	0x40010000
 8003244:	40000400 	.word	0x40000400
 8003248:	40000800 	.word	0x40000800
 800324c:	40000c00 	.word	0x40000c00
 8003250:	40010400 	.word	0x40010400
 8003254:	40014000 	.word	0x40014000
 8003258:	40001800 	.word	0x40001800

0800325c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f022 0201 	bic.w	r2, r2, #1
 8003272:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6a1a      	ldr	r2, [r3, #32]
 800327a:	f241 1311 	movw	r3, #4369	; 0x1111
 800327e:	4013      	ands	r3, r2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d10f      	bne.n	80032a4 <HAL_TIM_Base_Stop_IT+0x48>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6a1a      	ldr	r2, [r3, #32]
 800328a:	f240 4344 	movw	r3, #1092	; 0x444
 800328e:	4013      	ands	r3, r2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d107      	bne.n	80032a4 <HAL_TIM_Base_Stop_IT+0x48>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 0201 	bic.w	r2, r2, #1
 80032a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b082      	sub	sp, #8
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d122      	bne.n	8003316 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d11b      	bne.n	8003316 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f06f 0202 	mvn.w	r2, #2
 80032e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	f003 0303 	and.w	r3, r3, #3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f8f8 	bl	80034f2 <HAL_TIM_IC_CaptureCallback>
 8003302:	e005      	b.n	8003310 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 f8ea 	bl	80034de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 f8fb 	bl	8003506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	2b04      	cmp	r3, #4
 8003322:	d122      	bne.n	800336a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	2b04      	cmp	r3, #4
 8003330:	d11b      	bne.n	800336a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f06f 0204 	mvn.w	r2, #4
 800333a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2202      	movs	r2, #2
 8003340:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800334c:	2b00      	cmp	r3, #0
 800334e:	d003      	beq.n	8003358 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 f8ce 	bl	80034f2 <HAL_TIM_IC_CaptureCallback>
 8003356:	e005      	b.n	8003364 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 f8c0 	bl	80034de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 f8d1 	bl	8003506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	f003 0308 	and.w	r3, r3, #8
 8003374:	2b08      	cmp	r3, #8
 8003376:	d122      	bne.n	80033be <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	2b08      	cmp	r3, #8
 8003384:	d11b      	bne.n	80033be <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f06f 0208 	mvn.w	r2, #8
 800338e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2204      	movs	r2, #4
 8003394:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	f003 0303 	and.w	r3, r3, #3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d003      	beq.n	80033ac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 f8a4 	bl	80034f2 <HAL_TIM_IC_CaptureCallback>
 80033aa:	e005      	b.n	80033b8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f000 f896 	bl	80034de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 f8a7 	bl	8003506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	f003 0310 	and.w	r3, r3, #16
 80033c8:	2b10      	cmp	r3, #16
 80033ca:	d122      	bne.n	8003412 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f003 0310 	and.w	r3, r3, #16
 80033d6:	2b10      	cmp	r3, #16
 80033d8:	d11b      	bne.n	8003412 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f06f 0210 	mvn.w	r2, #16
 80033e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2208      	movs	r2, #8
 80033e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	69db      	ldr	r3, [r3, #28]
 80033f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d003      	beq.n	8003400 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f87a 	bl	80034f2 <HAL_TIM_IC_CaptureCallback>
 80033fe:	e005      	b.n	800340c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 f86c 	bl	80034de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f87d 	bl	8003506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	691b      	ldr	r3, [r3, #16]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b01      	cmp	r3, #1
 800341e:	d10e      	bne.n	800343e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b01      	cmp	r3, #1
 800342c:	d107      	bne.n	800343e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f06f 0201 	mvn.w	r2, #1
 8003436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 f846 	bl	80034ca <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003448:	2b80      	cmp	r3, #128	; 0x80
 800344a:	d10e      	bne.n	800346a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003456:	2b80      	cmp	r3, #128	; 0x80
 8003458:	d107      	bne.n	800346a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 f989 	bl	800377c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003474:	2b40      	cmp	r3, #64	; 0x40
 8003476:	d10e      	bne.n	8003496 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003482:	2b40      	cmp	r3, #64	; 0x40
 8003484:	d107      	bne.n	8003496 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800348e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 f842 	bl	800351a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	f003 0320 	and.w	r3, r3, #32
 80034a0:	2b20      	cmp	r3, #32
 80034a2:	d10e      	bne.n	80034c2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b20      	cmp	r3, #32
 80034b0:	d107      	bne.n	80034c2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f06f 0220 	mvn.w	r2, #32
 80034ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f000 f953 	bl	8003768 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80034d2:	bf00      	nop
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr

080034de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr

080034f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034f2:	b480      	push	{r7}
 80034f4:	b083      	sub	sp, #12
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034fa:	bf00      	nop
 80034fc:	370c      	adds	r7, #12
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
	...

08003530 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a40      	ldr	r2, [pc, #256]	; (8003644 <TIM_Base_SetConfig+0x114>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d013      	beq.n	8003570 <TIM_Base_SetConfig+0x40>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800354e:	d00f      	beq.n	8003570 <TIM_Base_SetConfig+0x40>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a3d      	ldr	r2, [pc, #244]	; (8003648 <TIM_Base_SetConfig+0x118>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d00b      	beq.n	8003570 <TIM_Base_SetConfig+0x40>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a3c      	ldr	r2, [pc, #240]	; (800364c <TIM_Base_SetConfig+0x11c>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d007      	beq.n	8003570 <TIM_Base_SetConfig+0x40>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4a3b      	ldr	r2, [pc, #236]	; (8003650 <TIM_Base_SetConfig+0x120>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d003      	beq.n	8003570 <TIM_Base_SetConfig+0x40>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a3a      	ldr	r2, [pc, #232]	; (8003654 <TIM_Base_SetConfig+0x124>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d108      	bne.n	8003582 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003576:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	4313      	orrs	r3, r2
 8003580:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a2f      	ldr	r2, [pc, #188]	; (8003644 <TIM_Base_SetConfig+0x114>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d02b      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003590:	d027      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a2c      	ldr	r2, [pc, #176]	; (8003648 <TIM_Base_SetConfig+0x118>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d023      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a2b      	ldr	r2, [pc, #172]	; (800364c <TIM_Base_SetConfig+0x11c>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d01f      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a2a      	ldr	r2, [pc, #168]	; (8003650 <TIM_Base_SetConfig+0x120>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d01b      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a29      	ldr	r2, [pc, #164]	; (8003654 <TIM_Base_SetConfig+0x124>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d017      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a28      	ldr	r2, [pc, #160]	; (8003658 <TIM_Base_SetConfig+0x128>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d013      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a27      	ldr	r2, [pc, #156]	; (800365c <TIM_Base_SetConfig+0x12c>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d00f      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a26      	ldr	r2, [pc, #152]	; (8003660 <TIM_Base_SetConfig+0x130>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d00b      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a25      	ldr	r2, [pc, #148]	; (8003664 <TIM_Base_SetConfig+0x134>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d007      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a24      	ldr	r2, [pc, #144]	; (8003668 <TIM_Base_SetConfig+0x138>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d003      	beq.n	80035e2 <TIM_Base_SetConfig+0xb2>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a23      	ldr	r2, [pc, #140]	; (800366c <TIM_Base_SetConfig+0x13c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d108      	bne.n	80035f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	4313      	orrs	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a0a      	ldr	r2, [pc, #40]	; (8003644 <TIM_Base_SetConfig+0x114>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d003      	beq.n	8003628 <TIM_Base_SetConfig+0xf8>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a0c      	ldr	r2, [pc, #48]	; (8003654 <TIM_Base_SetConfig+0x124>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d103      	bne.n	8003630 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	691a      	ldr	r2, [r3, #16]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	615a      	str	r2, [r3, #20]
}
 8003636:	bf00      	nop
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40010000 	.word	0x40010000
 8003648:	40000400 	.word	0x40000400
 800364c:	40000800 	.word	0x40000800
 8003650:	40000c00 	.word	0x40000c00
 8003654:	40010400 	.word	0x40010400
 8003658:	40014000 	.word	0x40014000
 800365c:	40014400 	.word	0x40014400
 8003660:	40014800 	.word	0x40014800
 8003664:	40001800 	.word	0x40001800
 8003668:	40001c00 	.word	0x40001c00
 800366c:	40002000 	.word	0x40002000

08003670 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003684:	2302      	movs	r3, #2
 8003686:	e05a      	b.n	800373e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a21      	ldr	r2, [pc, #132]	; (800374c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d022      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d4:	d01d      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a1d      	ldr	r2, [pc, #116]	; (8003750 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d018      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a1b      	ldr	r2, [pc, #108]	; (8003754 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d013      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a1a      	ldr	r2, [pc, #104]	; (8003758 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d00e      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a18      	ldr	r2, [pc, #96]	; (800375c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d009      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a17      	ldr	r2, [pc, #92]	; (8003760 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d004      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a15      	ldr	r2, [pc, #84]	; (8003764 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d10c      	bne.n	800372c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003718:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	4313      	orrs	r3, r2
 8003722:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3714      	adds	r7, #20
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40010000 	.word	0x40010000
 8003750:	40000400 	.word	0x40000400
 8003754:	40000800 	.word	0x40000800
 8003758:	40000c00 	.word	0x40000c00
 800375c:	40010400 	.word	0x40010400
 8003760:	40014000 	.word	0x40014000
 8003764:	40001800 	.word	0x40001800

08003768 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <__assert_func>:
 8003790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003792:	4614      	mov	r4, r2
 8003794:	461a      	mov	r2, r3
 8003796:	4b09      	ldr	r3, [pc, #36]	; (80037bc <__assert_func+0x2c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4605      	mov	r5, r0
 800379c:	68d8      	ldr	r0, [r3, #12]
 800379e:	b14c      	cbz	r4, 80037b4 <__assert_func+0x24>
 80037a0:	4b07      	ldr	r3, [pc, #28]	; (80037c0 <__assert_func+0x30>)
 80037a2:	9100      	str	r1, [sp, #0]
 80037a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80037a8:	4906      	ldr	r1, [pc, #24]	; (80037c4 <__assert_func+0x34>)
 80037aa:	462b      	mov	r3, r5
 80037ac:	f000 f814 	bl	80037d8 <fiprintf>
 80037b0:	f000 fc32 	bl	8004018 <abort>
 80037b4:	4b04      	ldr	r3, [pc, #16]	; (80037c8 <__assert_func+0x38>)
 80037b6:	461c      	mov	r4, r3
 80037b8:	e7f3      	b.n	80037a2 <__assert_func+0x12>
 80037ba:	bf00      	nop
 80037bc:	2000000c 	.word	0x2000000c
 80037c0:	08004ce8 	.word	0x08004ce8
 80037c4:	08004cf5 	.word	0x08004cf5
 80037c8:	08004d23 	.word	0x08004d23

080037cc <__errno>:
 80037cc:	4b01      	ldr	r3, [pc, #4]	; (80037d4 <__errno+0x8>)
 80037ce:	6818      	ldr	r0, [r3, #0]
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	2000000c 	.word	0x2000000c

080037d8 <fiprintf>:
 80037d8:	b40e      	push	{r1, r2, r3}
 80037da:	b503      	push	{r0, r1, lr}
 80037dc:	4601      	mov	r1, r0
 80037de:	ab03      	add	r3, sp, #12
 80037e0:	4805      	ldr	r0, [pc, #20]	; (80037f8 <fiprintf+0x20>)
 80037e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80037e6:	6800      	ldr	r0, [r0, #0]
 80037e8:	9301      	str	r3, [sp, #4]
 80037ea:	f000 f85d 	bl	80038a8 <_vfiprintf_r>
 80037ee:	b002      	add	sp, #8
 80037f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80037f4:	b003      	add	sp, #12
 80037f6:	4770      	bx	lr
 80037f8:	2000000c 	.word	0x2000000c

080037fc <__libc_init_array>:
 80037fc:	b570      	push	{r4, r5, r6, lr}
 80037fe:	4d0d      	ldr	r5, [pc, #52]	; (8003834 <__libc_init_array+0x38>)
 8003800:	4c0d      	ldr	r4, [pc, #52]	; (8003838 <__libc_init_array+0x3c>)
 8003802:	1b64      	subs	r4, r4, r5
 8003804:	10a4      	asrs	r4, r4, #2
 8003806:	2600      	movs	r6, #0
 8003808:	42a6      	cmp	r6, r4
 800380a:	d109      	bne.n	8003820 <__libc_init_array+0x24>
 800380c:	4d0b      	ldr	r5, [pc, #44]	; (800383c <__libc_init_array+0x40>)
 800380e:	4c0c      	ldr	r4, [pc, #48]	; (8003840 <__libc_init_array+0x44>)
 8003810:	f001 f9d0 	bl	8004bb4 <_init>
 8003814:	1b64      	subs	r4, r4, r5
 8003816:	10a4      	asrs	r4, r4, #2
 8003818:	2600      	movs	r6, #0
 800381a:	42a6      	cmp	r6, r4
 800381c:	d105      	bne.n	800382a <__libc_init_array+0x2e>
 800381e:	bd70      	pop	{r4, r5, r6, pc}
 8003820:	f855 3b04 	ldr.w	r3, [r5], #4
 8003824:	4798      	blx	r3
 8003826:	3601      	adds	r6, #1
 8003828:	e7ee      	b.n	8003808 <__libc_init_array+0xc>
 800382a:	f855 3b04 	ldr.w	r3, [r5], #4
 800382e:	4798      	blx	r3
 8003830:	3601      	adds	r6, #1
 8003832:	e7f2      	b.n	800381a <__libc_init_array+0x1e>
 8003834:	08004dc4 	.word	0x08004dc4
 8003838:	08004dc4 	.word	0x08004dc4
 800383c:	08004dc4 	.word	0x08004dc4
 8003840:	08004dc8 	.word	0x08004dc8

08003844 <memset>:
 8003844:	4402      	add	r2, r0
 8003846:	4603      	mov	r3, r0
 8003848:	4293      	cmp	r3, r2
 800384a:	d100      	bne.n	800384e <memset+0xa>
 800384c:	4770      	bx	lr
 800384e:	f803 1b01 	strb.w	r1, [r3], #1
 8003852:	e7f9      	b.n	8003848 <memset+0x4>

08003854 <__sfputc_r>:
 8003854:	6893      	ldr	r3, [r2, #8]
 8003856:	3b01      	subs	r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	b410      	push	{r4}
 800385c:	6093      	str	r3, [r2, #8]
 800385e:	da08      	bge.n	8003872 <__sfputc_r+0x1e>
 8003860:	6994      	ldr	r4, [r2, #24]
 8003862:	42a3      	cmp	r3, r4
 8003864:	db01      	blt.n	800386a <__sfputc_r+0x16>
 8003866:	290a      	cmp	r1, #10
 8003868:	d103      	bne.n	8003872 <__sfputc_r+0x1e>
 800386a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800386e:	f000 bb13 	b.w	8003e98 <__swbuf_r>
 8003872:	6813      	ldr	r3, [r2, #0]
 8003874:	1c58      	adds	r0, r3, #1
 8003876:	6010      	str	r0, [r2, #0]
 8003878:	7019      	strb	r1, [r3, #0]
 800387a:	4608      	mov	r0, r1
 800387c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003880:	4770      	bx	lr

08003882 <__sfputs_r>:
 8003882:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003884:	4606      	mov	r6, r0
 8003886:	460f      	mov	r7, r1
 8003888:	4614      	mov	r4, r2
 800388a:	18d5      	adds	r5, r2, r3
 800388c:	42ac      	cmp	r4, r5
 800388e:	d101      	bne.n	8003894 <__sfputs_r+0x12>
 8003890:	2000      	movs	r0, #0
 8003892:	e007      	b.n	80038a4 <__sfputs_r+0x22>
 8003894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003898:	463a      	mov	r2, r7
 800389a:	4630      	mov	r0, r6
 800389c:	f7ff ffda 	bl	8003854 <__sfputc_r>
 80038a0:	1c43      	adds	r3, r0, #1
 80038a2:	d1f3      	bne.n	800388c <__sfputs_r+0xa>
 80038a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080038a8 <_vfiprintf_r>:
 80038a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038ac:	460d      	mov	r5, r1
 80038ae:	b09d      	sub	sp, #116	; 0x74
 80038b0:	4614      	mov	r4, r2
 80038b2:	4698      	mov	r8, r3
 80038b4:	4606      	mov	r6, r0
 80038b6:	b118      	cbz	r0, 80038c0 <_vfiprintf_r+0x18>
 80038b8:	6983      	ldr	r3, [r0, #24]
 80038ba:	b90b      	cbnz	r3, 80038c0 <_vfiprintf_r+0x18>
 80038bc:	f000 fcce 	bl	800425c <__sinit>
 80038c0:	4b89      	ldr	r3, [pc, #548]	; (8003ae8 <_vfiprintf_r+0x240>)
 80038c2:	429d      	cmp	r5, r3
 80038c4:	d11b      	bne.n	80038fe <_vfiprintf_r+0x56>
 80038c6:	6875      	ldr	r5, [r6, #4]
 80038c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80038ca:	07d9      	lsls	r1, r3, #31
 80038cc:	d405      	bmi.n	80038da <_vfiprintf_r+0x32>
 80038ce:	89ab      	ldrh	r3, [r5, #12]
 80038d0:	059a      	lsls	r2, r3, #22
 80038d2:	d402      	bmi.n	80038da <_vfiprintf_r+0x32>
 80038d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80038d6:	f000 fd5f 	bl	8004398 <__retarget_lock_acquire_recursive>
 80038da:	89ab      	ldrh	r3, [r5, #12]
 80038dc:	071b      	lsls	r3, r3, #28
 80038de:	d501      	bpl.n	80038e4 <_vfiprintf_r+0x3c>
 80038e0:	692b      	ldr	r3, [r5, #16]
 80038e2:	b9eb      	cbnz	r3, 8003920 <_vfiprintf_r+0x78>
 80038e4:	4629      	mov	r1, r5
 80038e6:	4630      	mov	r0, r6
 80038e8:	f000 fb28 	bl	8003f3c <__swsetup_r>
 80038ec:	b1c0      	cbz	r0, 8003920 <_vfiprintf_r+0x78>
 80038ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80038f0:	07dc      	lsls	r4, r3, #31
 80038f2:	d50e      	bpl.n	8003912 <_vfiprintf_r+0x6a>
 80038f4:	f04f 30ff 	mov.w	r0, #4294967295
 80038f8:	b01d      	add	sp, #116	; 0x74
 80038fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038fe:	4b7b      	ldr	r3, [pc, #492]	; (8003aec <_vfiprintf_r+0x244>)
 8003900:	429d      	cmp	r5, r3
 8003902:	d101      	bne.n	8003908 <_vfiprintf_r+0x60>
 8003904:	68b5      	ldr	r5, [r6, #8]
 8003906:	e7df      	b.n	80038c8 <_vfiprintf_r+0x20>
 8003908:	4b79      	ldr	r3, [pc, #484]	; (8003af0 <_vfiprintf_r+0x248>)
 800390a:	429d      	cmp	r5, r3
 800390c:	bf08      	it	eq
 800390e:	68f5      	ldreq	r5, [r6, #12]
 8003910:	e7da      	b.n	80038c8 <_vfiprintf_r+0x20>
 8003912:	89ab      	ldrh	r3, [r5, #12]
 8003914:	0598      	lsls	r0, r3, #22
 8003916:	d4ed      	bmi.n	80038f4 <_vfiprintf_r+0x4c>
 8003918:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800391a:	f000 fd3e 	bl	800439a <__retarget_lock_release_recursive>
 800391e:	e7e9      	b.n	80038f4 <_vfiprintf_r+0x4c>
 8003920:	2300      	movs	r3, #0
 8003922:	9309      	str	r3, [sp, #36]	; 0x24
 8003924:	2320      	movs	r3, #32
 8003926:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800392a:	f8cd 800c 	str.w	r8, [sp, #12]
 800392e:	2330      	movs	r3, #48	; 0x30
 8003930:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003af4 <_vfiprintf_r+0x24c>
 8003934:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003938:	f04f 0901 	mov.w	r9, #1
 800393c:	4623      	mov	r3, r4
 800393e:	469a      	mov	sl, r3
 8003940:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003944:	b10a      	cbz	r2, 800394a <_vfiprintf_r+0xa2>
 8003946:	2a25      	cmp	r2, #37	; 0x25
 8003948:	d1f9      	bne.n	800393e <_vfiprintf_r+0x96>
 800394a:	ebba 0b04 	subs.w	fp, sl, r4
 800394e:	d00b      	beq.n	8003968 <_vfiprintf_r+0xc0>
 8003950:	465b      	mov	r3, fp
 8003952:	4622      	mov	r2, r4
 8003954:	4629      	mov	r1, r5
 8003956:	4630      	mov	r0, r6
 8003958:	f7ff ff93 	bl	8003882 <__sfputs_r>
 800395c:	3001      	adds	r0, #1
 800395e:	f000 80aa 	beq.w	8003ab6 <_vfiprintf_r+0x20e>
 8003962:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003964:	445a      	add	r2, fp
 8003966:	9209      	str	r2, [sp, #36]	; 0x24
 8003968:	f89a 3000 	ldrb.w	r3, [sl]
 800396c:	2b00      	cmp	r3, #0
 800396e:	f000 80a2 	beq.w	8003ab6 <_vfiprintf_r+0x20e>
 8003972:	2300      	movs	r3, #0
 8003974:	f04f 32ff 	mov.w	r2, #4294967295
 8003978:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800397c:	f10a 0a01 	add.w	sl, sl, #1
 8003980:	9304      	str	r3, [sp, #16]
 8003982:	9307      	str	r3, [sp, #28]
 8003984:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003988:	931a      	str	r3, [sp, #104]	; 0x68
 800398a:	4654      	mov	r4, sl
 800398c:	2205      	movs	r2, #5
 800398e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003992:	4858      	ldr	r0, [pc, #352]	; (8003af4 <_vfiprintf_r+0x24c>)
 8003994:	f7fc fc1c 	bl	80001d0 <memchr>
 8003998:	9a04      	ldr	r2, [sp, #16]
 800399a:	b9d8      	cbnz	r0, 80039d4 <_vfiprintf_r+0x12c>
 800399c:	06d1      	lsls	r1, r2, #27
 800399e:	bf44      	itt	mi
 80039a0:	2320      	movmi	r3, #32
 80039a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039a6:	0713      	lsls	r3, r2, #28
 80039a8:	bf44      	itt	mi
 80039aa:	232b      	movmi	r3, #43	; 0x2b
 80039ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039b0:	f89a 3000 	ldrb.w	r3, [sl]
 80039b4:	2b2a      	cmp	r3, #42	; 0x2a
 80039b6:	d015      	beq.n	80039e4 <_vfiprintf_r+0x13c>
 80039b8:	9a07      	ldr	r2, [sp, #28]
 80039ba:	4654      	mov	r4, sl
 80039bc:	2000      	movs	r0, #0
 80039be:	f04f 0c0a 	mov.w	ip, #10
 80039c2:	4621      	mov	r1, r4
 80039c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039c8:	3b30      	subs	r3, #48	; 0x30
 80039ca:	2b09      	cmp	r3, #9
 80039cc:	d94e      	bls.n	8003a6c <_vfiprintf_r+0x1c4>
 80039ce:	b1b0      	cbz	r0, 80039fe <_vfiprintf_r+0x156>
 80039d0:	9207      	str	r2, [sp, #28]
 80039d2:	e014      	b.n	80039fe <_vfiprintf_r+0x156>
 80039d4:	eba0 0308 	sub.w	r3, r0, r8
 80039d8:	fa09 f303 	lsl.w	r3, r9, r3
 80039dc:	4313      	orrs	r3, r2
 80039de:	9304      	str	r3, [sp, #16]
 80039e0:	46a2      	mov	sl, r4
 80039e2:	e7d2      	b.n	800398a <_vfiprintf_r+0xe2>
 80039e4:	9b03      	ldr	r3, [sp, #12]
 80039e6:	1d19      	adds	r1, r3, #4
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	9103      	str	r1, [sp, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	bfbb      	ittet	lt
 80039f0:	425b      	neglt	r3, r3
 80039f2:	f042 0202 	orrlt.w	r2, r2, #2
 80039f6:	9307      	strge	r3, [sp, #28]
 80039f8:	9307      	strlt	r3, [sp, #28]
 80039fa:	bfb8      	it	lt
 80039fc:	9204      	strlt	r2, [sp, #16]
 80039fe:	7823      	ldrb	r3, [r4, #0]
 8003a00:	2b2e      	cmp	r3, #46	; 0x2e
 8003a02:	d10c      	bne.n	8003a1e <_vfiprintf_r+0x176>
 8003a04:	7863      	ldrb	r3, [r4, #1]
 8003a06:	2b2a      	cmp	r3, #42	; 0x2a
 8003a08:	d135      	bne.n	8003a76 <_vfiprintf_r+0x1ce>
 8003a0a:	9b03      	ldr	r3, [sp, #12]
 8003a0c:	1d1a      	adds	r2, r3, #4
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	9203      	str	r2, [sp, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	bfb8      	it	lt
 8003a16:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a1a:	3402      	adds	r4, #2
 8003a1c:	9305      	str	r3, [sp, #20]
 8003a1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003b04 <_vfiprintf_r+0x25c>
 8003a22:	7821      	ldrb	r1, [r4, #0]
 8003a24:	2203      	movs	r2, #3
 8003a26:	4650      	mov	r0, sl
 8003a28:	f7fc fbd2 	bl	80001d0 <memchr>
 8003a2c:	b140      	cbz	r0, 8003a40 <_vfiprintf_r+0x198>
 8003a2e:	2340      	movs	r3, #64	; 0x40
 8003a30:	eba0 000a 	sub.w	r0, r0, sl
 8003a34:	fa03 f000 	lsl.w	r0, r3, r0
 8003a38:	9b04      	ldr	r3, [sp, #16]
 8003a3a:	4303      	orrs	r3, r0
 8003a3c:	3401      	adds	r4, #1
 8003a3e:	9304      	str	r3, [sp, #16]
 8003a40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a44:	482c      	ldr	r0, [pc, #176]	; (8003af8 <_vfiprintf_r+0x250>)
 8003a46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a4a:	2206      	movs	r2, #6
 8003a4c:	f7fc fbc0 	bl	80001d0 <memchr>
 8003a50:	2800      	cmp	r0, #0
 8003a52:	d03f      	beq.n	8003ad4 <_vfiprintf_r+0x22c>
 8003a54:	4b29      	ldr	r3, [pc, #164]	; (8003afc <_vfiprintf_r+0x254>)
 8003a56:	bb1b      	cbnz	r3, 8003aa0 <_vfiprintf_r+0x1f8>
 8003a58:	9b03      	ldr	r3, [sp, #12]
 8003a5a:	3307      	adds	r3, #7
 8003a5c:	f023 0307 	bic.w	r3, r3, #7
 8003a60:	3308      	adds	r3, #8
 8003a62:	9303      	str	r3, [sp, #12]
 8003a64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a66:	443b      	add	r3, r7
 8003a68:	9309      	str	r3, [sp, #36]	; 0x24
 8003a6a:	e767      	b.n	800393c <_vfiprintf_r+0x94>
 8003a6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a70:	460c      	mov	r4, r1
 8003a72:	2001      	movs	r0, #1
 8003a74:	e7a5      	b.n	80039c2 <_vfiprintf_r+0x11a>
 8003a76:	2300      	movs	r3, #0
 8003a78:	3401      	adds	r4, #1
 8003a7a:	9305      	str	r3, [sp, #20]
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	f04f 0c0a 	mov.w	ip, #10
 8003a82:	4620      	mov	r0, r4
 8003a84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a88:	3a30      	subs	r2, #48	; 0x30
 8003a8a:	2a09      	cmp	r2, #9
 8003a8c:	d903      	bls.n	8003a96 <_vfiprintf_r+0x1ee>
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d0c5      	beq.n	8003a1e <_vfiprintf_r+0x176>
 8003a92:	9105      	str	r1, [sp, #20]
 8003a94:	e7c3      	b.n	8003a1e <_vfiprintf_r+0x176>
 8003a96:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a9a:	4604      	mov	r4, r0
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e7f0      	b.n	8003a82 <_vfiprintf_r+0x1da>
 8003aa0:	ab03      	add	r3, sp, #12
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	462a      	mov	r2, r5
 8003aa6:	4b16      	ldr	r3, [pc, #88]	; (8003b00 <_vfiprintf_r+0x258>)
 8003aa8:	a904      	add	r1, sp, #16
 8003aaa:	4630      	mov	r0, r6
 8003aac:	f3af 8000 	nop.w
 8003ab0:	4607      	mov	r7, r0
 8003ab2:	1c78      	adds	r0, r7, #1
 8003ab4:	d1d6      	bne.n	8003a64 <_vfiprintf_r+0x1bc>
 8003ab6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ab8:	07d9      	lsls	r1, r3, #31
 8003aba:	d405      	bmi.n	8003ac8 <_vfiprintf_r+0x220>
 8003abc:	89ab      	ldrh	r3, [r5, #12]
 8003abe:	059a      	lsls	r2, r3, #22
 8003ac0:	d402      	bmi.n	8003ac8 <_vfiprintf_r+0x220>
 8003ac2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ac4:	f000 fc69 	bl	800439a <__retarget_lock_release_recursive>
 8003ac8:	89ab      	ldrh	r3, [r5, #12]
 8003aca:	065b      	lsls	r3, r3, #25
 8003acc:	f53f af12 	bmi.w	80038f4 <_vfiprintf_r+0x4c>
 8003ad0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ad2:	e711      	b.n	80038f8 <_vfiprintf_r+0x50>
 8003ad4:	ab03      	add	r3, sp, #12
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	462a      	mov	r2, r5
 8003ada:	4b09      	ldr	r3, [pc, #36]	; (8003b00 <_vfiprintf_r+0x258>)
 8003adc:	a904      	add	r1, sp, #16
 8003ade:	4630      	mov	r0, r6
 8003ae0:	f000 f880 	bl	8003be4 <_printf_i>
 8003ae4:	e7e4      	b.n	8003ab0 <_vfiprintf_r+0x208>
 8003ae6:	bf00      	nop
 8003ae8:	08004d7c 	.word	0x08004d7c
 8003aec:	08004d9c 	.word	0x08004d9c
 8003af0:	08004d5c 	.word	0x08004d5c
 8003af4:	08004d28 	.word	0x08004d28
 8003af8:	08004d32 	.word	0x08004d32
 8003afc:	00000000 	.word	0x00000000
 8003b00:	08003883 	.word	0x08003883
 8003b04:	08004d2e 	.word	0x08004d2e

08003b08 <_printf_common>:
 8003b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b0c:	4616      	mov	r6, r2
 8003b0e:	4699      	mov	r9, r3
 8003b10:	688a      	ldr	r2, [r1, #8]
 8003b12:	690b      	ldr	r3, [r1, #16]
 8003b14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	bfb8      	it	lt
 8003b1c:	4613      	movlt	r3, r2
 8003b1e:	6033      	str	r3, [r6, #0]
 8003b20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b24:	4607      	mov	r7, r0
 8003b26:	460c      	mov	r4, r1
 8003b28:	b10a      	cbz	r2, 8003b2e <_printf_common+0x26>
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	6033      	str	r3, [r6, #0]
 8003b2e:	6823      	ldr	r3, [r4, #0]
 8003b30:	0699      	lsls	r1, r3, #26
 8003b32:	bf42      	ittt	mi
 8003b34:	6833      	ldrmi	r3, [r6, #0]
 8003b36:	3302      	addmi	r3, #2
 8003b38:	6033      	strmi	r3, [r6, #0]
 8003b3a:	6825      	ldr	r5, [r4, #0]
 8003b3c:	f015 0506 	ands.w	r5, r5, #6
 8003b40:	d106      	bne.n	8003b50 <_printf_common+0x48>
 8003b42:	f104 0a19 	add.w	sl, r4, #25
 8003b46:	68e3      	ldr	r3, [r4, #12]
 8003b48:	6832      	ldr	r2, [r6, #0]
 8003b4a:	1a9b      	subs	r3, r3, r2
 8003b4c:	42ab      	cmp	r3, r5
 8003b4e:	dc26      	bgt.n	8003b9e <_printf_common+0x96>
 8003b50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b54:	1e13      	subs	r3, r2, #0
 8003b56:	6822      	ldr	r2, [r4, #0]
 8003b58:	bf18      	it	ne
 8003b5a:	2301      	movne	r3, #1
 8003b5c:	0692      	lsls	r2, r2, #26
 8003b5e:	d42b      	bmi.n	8003bb8 <_printf_common+0xb0>
 8003b60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b64:	4649      	mov	r1, r9
 8003b66:	4638      	mov	r0, r7
 8003b68:	47c0      	blx	r8
 8003b6a:	3001      	adds	r0, #1
 8003b6c:	d01e      	beq.n	8003bac <_printf_common+0xa4>
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	68e5      	ldr	r5, [r4, #12]
 8003b72:	6832      	ldr	r2, [r6, #0]
 8003b74:	f003 0306 	and.w	r3, r3, #6
 8003b78:	2b04      	cmp	r3, #4
 8003b7a:	bf08      	it	eq
 8003b7c:	1aad      	subeq	r5, r5, r2
 8003b7e:	68a3      	ldr	r3, [r4, #8]
 8003b80:	6922      	ldr	r2, [r4, #16]
 8003b82:	bf0c      	ite	eq
 8003b84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b88:	2500      	movne	r5, #0
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	bfc4      	itt	gt
 8003b8e:	1a9b      	subgt	r3, r3, r2
 8003b90:	18ed      	addgt	r5, r5, r3
 8003b92:	2600      	movs	r6, #0
 8003b94:	341a      	adds	r4, #26
 8003b96:	42b5      	cmp	r5, r6
 8003b98:	d11a      	bne.n	8003bd0 <_printf_common+0xc8>
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	e008      	b.n	8003bb0 <_printf_common+0xa8>
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	4652      	mov	r2, sl
 8003ba2:	4649      	mov	r1, r9
 8003ba4:	4638      	mov	r0, r7
 8003ba6:	47c0      	blx	r8
 8003ba8:	3001      	adds	r0, #1
 8003baa:	d103      	bne.n	8003bb4 <_printf_common+0xac>
 8003bac:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bb4:	3501      	adds	r5, #1
 8003bb6:	e7c6      	b.n	8003b46 <_printf_common+0x3e>
 8003bb8:	18e1      	adds	r1, r4, r3
 8003bba:	1c5a      	adds	r2, r3, #1
 8003bbc:	2030      	movs	r0, #48	; 0x30
 8003bbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bc2:	4422      	add	r2, r4
 8003bc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bcc:	3302      	adds	r3, #2
 8003bce:	e7c7      	b.n	8003b60 <_printf_common+0x58>
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	4622      	mov	r2, r4
 8003bd4:	4649      	mov	r1, r9
 8003bd6:	4638      	mov	r0, r7
 8003bd8:	47c0      	blx	r8
 8003bda:	3001      	adds	r0, #1
 8003bdc:	d0e6      	beq.n	8003bac <_printf_common+0xa4>
 8003bde:	3601      	adds	r6, #1
 8003be0:	e7d9      	b.n	8003b96 <_printf_common+0x8e>
	...

08003be4 <_printf_i>:
 8003be4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003be8:	7e0f      	ldrb	r7, [r1, #24]
 8003bea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003bec:	2f78      	cmp	r7, #120	; 0x78
 8003bee:	4691      	mov	r9, r2
 8003bf0:	4680      	mov	r8, r0
 8003bf2:	460c      	mov	r4, r1
 8003bf4:	469a      	mov	sl, r3
 8003bf6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003bfa:	d807      	bhi.n	8003c0c <_printf_i+0x28>
 8003bfc:	2f62      	cmp	r7, #98	; 0x62
 8003bfe:	d80a      	bhi.n	8003c16 <_printf_i+0x32>
 8003c00:	2f00      	cmp	r7, #0
 8003c02:	f000 80d8 	beq.w	8003db6 <_printf_i+0x1d2>
 8003c06:	2f58      	cmp	r7, #88	; 0x58
 8003c08:	f000 80a3 	beq.w	8003d52 <_printf_i+0x16e>
 8003c0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c14:	e03a      	b.n	8003c8c <_printf_i+0xa8>
 8003c16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c1a:	2b15      	cmp	r3, #21
 8003c1c:	d8f6      	bhi.n	8003c0c <_printf_i+0x28>
 8003c1e:	a101      	add	r1, pc, #4	; (adr r1, 8003c24 <_printf_i+0x40>)
 8003c20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c24:	08003c7d 	.word	0x08003c7d
 8003c28:	08003c91 	.word	0x08003c91
 8003c2c:	08003c0d 	.word	0x08003c0d
 8003c30:	08003c0d 	.word	0x08003c0d
 8003c34:	08003c0d 	.word	0x08003c0d
 8003c38:	08003c0d 	.word	0x08003c0d
 8003c3c:	08003c91 	.word	0x08003c91
 8003c40:	08003c0d 	.word	0x08003c0d
 8003c44:	08003c0d 	.word	0x08003c0d
 8003c48:	08003c0d 	.word	0x08003c0d
 8003c4c:	08003c0d 	.word	0x08003c0d
 8003c50:	08003d9d 	.word	0x08003d9d
 8003c54:	08003cc1 	.word	0x08003cc1
 8003c58:	08003d7f 	.word	0x08003d7f
 8003c5c:	08003c0d 	.word	0x08003c0d
 8003c60:	08003c0d 	.word	0x08003c0d
 8003c64:	08003dbf 	.word	0x08003dbf
 8003c68:	08003c0d 	.word	0x08003c0d
 8003c6c:	08003cc1 	.word	0x08003cc1
 8003c70:	08003c0d 	.word	0x08003c0d
 8003c74:	08003c0d 	.word	0x08003c0d
 8003c78:	08003d87 	.word	0x08003d87
 8003c7c:	682b      	ldr	r3, [r5, #0]
 8003c7e:	1d1a      	adds	r2, r3, #4
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	602a      	str	r2, [r5, #0]
 8003c84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0a3      	b.n	8003dd8 <_printf_i+0x1f4>
 8003c90:	6820      	ldr	r0, [r4, #0]
 8003c92:	6829      	ldr	r1, [r5, #0]
 8003c94:	0606      	lsls	r6, r0, #24
 8003c96:	f101 0304 	add.w	r3, r1, #4
 8003c9a:	d50a      	bpl.n	8003cb2 <_printf_i+0xce>
 8003c9c:	680e      	ldr	r6, [r1, #0]
 8003c9e:	602b      	str	r3, [r5, #0]
 8003ca0:	2e00      	cmp	r6, #0
 8003ca2:	da03      	bge.n	8003cac <_printf_i+0xc8>
 8003ca4:	232d      	movs	r3, #45	; 0x2d
 8003ca6:	4276      	negs	r6, r6
 8003ca8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cac:	485e      	ldr	r0, [pc, #376]	; (8003e28 <_printf_i+0x244>)
 8003cae:	230a      	movs	r3, #10
 8003cb0:	e019      	b.n	8003ce6 <_printf_i+0x102>
 8003cb2:	680e      	ldr	r6, [r1, #0]
 8003cb4:	602b      	str	r3, [r5, #0]
 8003cb6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003cba:	bf18      	it	ne
 8003cbc:	b236      	sxthne	r6, r6
 8003cbe:	e7ef      	b.n	8003ca0 <_printf_i+0xbc>
 8003cc0:	682b      	ldr	r3, [r5, #0]
 8003cc2:	6820      	ldr	r0, [r4, #0]
 8003cc4:	1d19      	adds	r1, r3, #4
 8003cc6:	6029      	str	r1, [r5, #0]
 8003cc8:	0601      	lsls	r1, r0, #24
 8003cca:	d501      	bpl.n	8003cd0 <_printf_i+0xec>
 8003ccc:	681e      	ldr	r6, [r3, #0]
 8003cce:	e002      	b.n	8003cd6 <_printf_i+0xf2>
 8003cd0:	0646      	lsls	r6, r0, #25
 8003cd2:	d5fb      	bpl.n	8003ccc <_printf_i+0xe8>
 8003cd4:	881e      	ldrh	r6, [r3, #0]
 8003cd6:	4854      	ldr	r0, [pc, #336]	; (8003e28 <_printf_i+0x244>)
 8003cd8:	2f6f      	cmp	r7, #111	; 0x6f
 8003cda:	bf0c      	ite	eq
 8003cdc:	2308      	moveq	r3, #8
 8003cde:	230a      	movne	r3, #10
 8003ce0:	2100      	movs	r1, #0
 8003ce2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ce6:	6865      	ldr	r5, [r4, #4]
 8003ce8:	60a5      	str	r5, [r4, #8]
 8003cea:	2d00      	cmp	r5, #0
 8003cec:	bfa2      	ittt	ge
 8003cee:	6821      	ldrge	r1, [r4, #0]
 8003cf0:	f021 0104 	bicge.w	r1, r1, #4
 8003cf4:	6021      	strge	r1, [r4, #0]
 8003cf6:	b90e      	cbnz	r6, 8003cfc <_printf_i+0x118>
 8003cf8:	2d00      	cmp	r5, #0
 8003cfa:	d04d      	beq.n	8003d98 <_printf_i+0x1b4>
 8003cfc:	4615      	mov	r5, r2
 8003cfe:	fbb6 f1f3 	udiv	r1, r6, r3
 8003d02:	fb03 6711 	mls	r7, r3, r1, r6
 8003d06:	5dc7      	ldrb	r7, [r0, r7]
 8003d08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003d0c:	4637      	mov	r7, r6
 8003d0e:	42bb      	cmp	r3, r7
 8003d10:	460e      	mov	r6, r1
 8003d12:	d9f4      	bls.n	8003cfe <_printf_i+0x11a>
 8003d14:	2b08      	cmp	r3, #8
 8003d16:	d10b      	bne.n	8003d30 <_printf_i+0x14c>
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	07de      	lsls	r6, r3, #31
 8003d1c:	d508      	bpl.n	8003d30 <_printf_i+0x14c>
 8003d1e:	6923      	ldr	r3, [r4, #16]
 8003d20:	6861      	ldr	r1, [r4, #4]
 8003d22:	4299      	cmp	r1, r3
 8003d24:	bfde      	ittt	le
 8003d26:	2330      	movle	r3, #48	; 0x30
 8003d28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d30:	1b52      	subs	r2, r2, r5
 8003d32:	6122      	str	r2, [r4, #16]
 8003d34:	f8cd a000 	str.w	sl, [sp]
 8003d38:	464b      	mov	r3, r9
 8003d3a:	aa03      	add	r2, sp, #12
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	4640      	mov	r0, r8
 8003d40:	f7ff fee2 	bl	8003b08 <_printf_common>
 8003d44:	3001      	adds	r0, #1
 8003d46:	d14c      	bne.n	8003de2 <_printf_i+0x1fe>
 8003d48:	f04f 30ff 	mov.w	r0, #4294967295
 8003d4c:	b004      	add	sp, #16
 8003d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d52:	4835      	ldr	r0, [pc, #212]	; (8003e28 <_printf_i+0x244>)
 8003d54:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003d58:	6829      	ldr	r1, [r5, #0]
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003d60:	6029      	str	r1, [r5, #0]
 8003d62:	061d      	lsls	r5, r3, #24
 8003d64:	d514      	bpl.n	8003d90 <_printf_i+0x1ac>
 8003d66:	07df      	lsls	r7, r3, #31
 8003d68:	bf44      	itt	mi
 8003d6a:	f043 0320 	orrmi.w	r3, r3, #32
 8003d6e:	6023      	strmi	r3, [r4, #0]
 8003d70:	b91e      	cbnz	r6, 8003d7a <_printf_i+0x196>
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	f023 0320 	bic.w	r3, r3, #32
 8003d78:	6023      	str	r3, [r4, #0]
 8003d7a:	2310      	movs	r3, #16
 8003d7c:	e7b0      	b.n	8003ce0 <_printf_i+0xfc>
 8003d7e:	6823      	ldr	r3, [r4, #0]
 8003d80:	f043 0320 	orr.w	r3, r3, #32
 8003d84:	6023      	str	r3, [r4, #0]
 8003d86:	2378      	movs	r3, #120	; 0x78
 8003d88:	4828      	ldr	r0, [pc, #160]	; (8003e2c <_printf_i+0x248>)
 8003d8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d8e:	e7e3      	b.n	8003d58 <_printf_i+0x174>
 8003d90:	0659      	lsls	r1, r3, #25
 8003d92:	bf48      	it	mi
 8003d94:	b2b6      	uxthmi	r6, r6
 8003d96:	e7e6      	b.n	8003d66 <_printf_i+0x182>
 8003d98:	4615      	mov	r5, r2
 8003d9a:	e7bb      	b.n	8003d14 <_printf_i+0x130>
 8003d9c:	682b      	ldr	r3, [r5, #0]
 8003d9e:	6826      	ldr	r6, [r4, #0]
 8003da0:	6961      	ldr	r1, [r4, #20]
 8003da2:	1d18      	adds	r0, r3, #4
 8003da4:	6028      	str	r0, [r5, #0]
 8003da6:	0635      	lsls	r5, r6, #24
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	d501      	bpl.n	8003db0 <_printf_i+0x1cc>
 8003dac:	6019      	str	r1, [r3, #0]
 8003dae:	e002      	b.n	8003db6 <_printf_i+0x1d2>
 8003db0:	0670      	lsls	r0, r6, #25
 8003db2:	d5fb      	bpl.n	8003dac <_printf_i+0x1c8>
 8003db4:	8019      	strh	r1, [r3, #0]
 8003db6:	2300      	movs	r3, #0
 8003db8:	6123      	str	r3, [r4, #16]
 8003dba:	4615      	mov	r5, r2
 8003dbc:	e7ba      	b.n	8003d34 <_printf_i+0x150>
 8003dbe:	682b      	ldr	r3, [r5, #0]
 8003dc0:	1d1a      	adds	r2, r3, #4
 8003dc2:	602a      	str	r2, [r5, #0]
 8003dc4:	681d      	ldr	r5, [r3, #0]
 8003dc6:	6862      	ldr	r2, [r4, #4]
 8003dc8:	2100      	movs	r1, #0
 8003dca:	4628      	mov	r0, r5
 8003dcc:	f7fc fa00 	bl	80001d0 <memchr>
 8003dd0:	b108      	cbz	r0, 8003dd6 <_printf_i+0x1f2>
 8003dd2:	1b40      	subs	r0, r0, r5
 8003dd4:	6060      	str	r0, [r4, #4]
 8003dd6:	6863      	ldr	r3, [r4, #4]
 8003dd8:	6123      	str	r3, [r4, #16]
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003de0:	e7a8      	b.n	8003d34 <_printf_i+0x150>
 8003de2:	6923      	ldr	r3, [r4, #16]
 8003de4:	462a      	mov	r2, r5
 8003de6:	4649      	mov	r1, r9
 8003de8:	4640      	mov	r0, r8
 8003dea:	47d0      	blx	sl
 8003dec:	3001      	adds	r0, #1
 8003dee:	d0ab      	beq.n	8003d48 <_printf_i+0x164>
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	079b      	lsls	r3, r3, #30
 8003df4:	d413      	bmi.n	8003e1e <_printf_i+0x23a>
 8003df6:	68e0      	ldr	r0, [r4, #12]
 8003df8:	9b03      	ldr	r3, [sp, #12]
 8003dfa:	4298      	cmp	r0, r3
 8003dfc:	bfb8      	it	lt
 8003dfe:	4618      	movlt	r0, r3
 8003e00:	e7a4      	b.n	8003d4c <_printf_i+0x168>
 8003e02:	2301      	movs	r3, #1
 8003e04:	4632      	mov	r2, r6
 8003e06:	4649      	mov	r1, r9
 8003e08:	4640      	mov	r0, r8
 8003e0a:	47d0      	blx	sl
 8003e0c:	3001      	adds	r0, #1
 8003e0e:	d09b      	beq.n	8003d48 <_printf_i+0x164>
 8003e10:	3501      	adds	r5, #1
 8003e12:	68e3      	ldr	r3, [r4, #12]
 8003e14:	9903      	ldr	r1, [sp, #12]
 8003e16:	1a5b      	subs	r3, r3, r1
 8003e18:	42ab      	cmp	r3, r5
 8003e1a:	dcf2      	bgt.n	8003e02 <_printf_i+0x21e>
 8003e1c:	e7eb      	b.n	8003df6 <_printf_i+0x212>
 8003e1e:	2500      	movs	r5, #0
 8003e20:	f104 0619 	add.w	r6, r4, #25
 8003e24:	e7f5      	b.n	8003e12 <_printf_i+0x22e>
 8003e26:	bf00      	nop
 8003e28:	08004d39 	.word	0x08004d39
 8003e2c:	08004d4a 	.word	0x08004d4a

08003e30 <sniprintf>:
 8003e30:	b40c      	push	{r2, r3}
 8003e32:	b530      	push	{r4, r5, lr}
 8003e34:	4b17      	ldr	r3, [pc, #92]	; (8003e94 <sniprintf+0x64>)
 8003e36:	1e0c      	subs	r4, r1, #0
 8003e38:	681d      	ldr	r5, [r3, #0]
 8003e3a:	b09d      	sub	sp, #116	; 0x74
 8003e3c:	da08      	bge.n	8003e50 <sniprintf+0x20>
 8003e3e:	238b      	movs	r3, #139	; 0x8b
 8003e40:	602b      	str	r3, [r5, #0]
 8003e42:	f04f 30ff 	mov.w	r0, #4294967295
 8003e46:	b01d      	add	sp, #116	; 0x74
 8003e48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003e4c:	b002      	add	sp, #8
 8003e4e:	4770      	bx	lr
 8003e50:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003e54:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003e58:	bf14      	ite	ne
 8003e5a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003e5e:	4623      	moveq	r3, r4
 8003e60:	9304      	str	r3, [sp, #16]
 8003e62:	9307      	str	r3, [sp, #28]
 8003e64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e68:	9002      	str	r0, [sp, #8]
 8003e6a:	9006      	str	r0, [sp, #24]
 8003e6c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003e70:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003e72:	ab21      	add	r3, sp, #132	; 0x84
 8003e74:	a902      	add	r1, sp, #8
 8003e76:	4628      	mov	r0, r5
 8003e78:	9301      	str	r3, [sp, #4]
 8003e7a:	f000 fc87 	bl	800478c <_svfiprintf_r>
 8003e7e:	1c43      	adds	r3, r0, #1
 8003e80:	bfbc      	itt	lt
 8003e82:	238b      	movlt	r3, #139	; 0x8b
 8003e84:	602b      	strlt	r3, [r5, #0]
 8003e86:	2c00      	cmp	r4, #0
 8003e88:	d0dd      	beq.n	8003e46 <sniprintf+0x16>
 8003e8a:	9b02      	ldr	r3, [sp, #8]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
 8003e90:	e7d9      	b.n	8003e46 <sniprintf+0x16>
 8003e92:	bf00      	nop
 8003e94:	2000000c 	.word	0x2000000c

08003e98 <__swbuf_r>:
 8003e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e9a:	460e      	mov	r6, r1
 8003e9c:	4614      	mov	r4, r2
 8003e9e:	4605      	mov	r5, r0
 8003ea0:	b118      	cbz	r0, 8003eaa <__swbuf_r+0x12>
 8003ea2:	6983      	ldr	r3, [r0, #24]
 8003ea4:	b90b      	cbnz	r3, 8003eaa <__swbuf_r+0x12>
 8003ea6:	f000 f9d9 	bl	800425c <__sinit>
 8003eaa:	4b21      	ldr	r3, [pc, #132]	; (8003f30 <__swbuf_r+0x98>)
 8003eac:	429c      	cmp	r4, r3
 8003eae:	d12b      	bne.n	8003f08 <__swbuf_r+0x70>
 8003eb0:	686c      	ldr	r4, [r5, #4]
 8003eb2:	69a3      	ldr	r3, [r4, #24]
 8003eb4:	60a3      	str	r3, [r4, #8]
 8003eb6:	89a3      	ldrh	r3, [r4, #12]
 8003eb8:	071a      	lsls	r2, r3, #28
 8003eba:	d52f      	bpl.n	8003f1c <__swbuf_r+0x84>
 8003ebc:	6923      	ldr	r3, [r4, #16]
 8003ebe:	b36b      	cbz	r3, 8003f1c <__swbuf_r+0x84>
 8003ec0:	6923      	ldr	r3, [r4, #16]
 8003ec2:	6820      	ldr	r0, [r4, #0]
 8003ec4:	1ac0      	subs	r0, r0, r3
 8003ec6:	6963      	ldr	r3, [r4, #20]
 8003ec8:	b2f6      	uxtb	r6, r6
 8003eca:	4283      	cmp	r3, r0
 8003ecc:	4637      	mov	r7, r6
 8003ece:	dc04      	bgt.n	8003eda <__swbuf_r+0x42>
 8003ed0:	4621      	mov	r1, r4
 8003ed2:	4628      	mov	r0, r5
 8003ed4:	f000 f92e 	bl	8004134 <_fflush_r>
 8003ed8:	bb30      	cbnz	r0, 8003f28 <__swbuf_r+0x90>
 8003eda:	68a3      	ldr	r3, [r4, #8]
 8003edc:	3b01      	subs	r3, #1
 8003ede:	60a3      	str	r3, [r4, #8]
 8003ee0:	6823      	ldr	r3, [r4, #0]
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	6022      	str	r2, [r4, #0]
 8003ee6:	701e      	strb	r6, [r3, #0]
 8003ee8:	6963      	ldr	r3, [r4, #20]
 8003eea:	3001      	adds	r0, #1
 8003eec:	4283      	cmp	r3, r0
 8003eee:	d004      	beq.n	8003efa <__swbuf_r+0x62>
 8003ef0:	89a3      	ldrh	r3, [r4, #12]
 8003ef2:	07db      	lsls	r3, r3, #31
 8003ef4:	d506      	bpl.n	8003f04 <__swbuf_r+0x6c>
 8003ef6:	2e0a      	cmp	r6, #10
 8003ef8:	d104      	bne.n	8003f04 <__swbuf_r+0x6c>
 8003efa:	4621      	mov	r1, r4
 8003efc:	4628      	mov	r0, r5
 8003efe:	f000 f919 	bl	8004134 <_fflush_r>
 8003f02:	b988      	cbnz	r0, 8003f28 <__swbuf_r+0x90>
 8003f04:	4638      	mov	r0, r7
 8003f06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f08:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <__swbuf_r+0x9c>)
 8003f0a:	429c      	cmp	r4, r3
 8003f0c:	d101      	bne.n	8003f12 <__swbuf_r+0x7a>
 8003f0e:	68ac      	ldr	r4, [r5, #8]
 8003f10:	e7cf      	b.n	8003eb2 <__swbuf_r+0x1a>
 8003f12:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <__swbuf_r+0xa0>)
 8003f14:	429c      	cmp	r4, r3
 8003f16:	bf08      	it	eq
 8003f18:	68ec      	ldreq	r4, [r5, #12]
 8003f1a:	e7ca      	b.n	8003eb2 <__swbuf_r+0x1a>
 8003f1c:	4621      	mov	r1, r4
 8003f1e:	4628      	mov	r0, r5
 8003f20:	f000 f80c 	bl	8003f3c <__swsetup_r>
 8003f24:	2800      	cmp	r0, #0
 8003f26:	d0cb      	beq.n	8003ec0 <__swbuf_r+0x28>
 8003f28:	f04f 37ff 	mov.w	r7, #4294967295
 8003f2c:	e7ea      	b.n	8003f04 <__swbuf_r+0x6c>
 8003f2e:	bf00      	nop
 8003f30:	08004d7c 	.word	0x08004d7c
 8003f34:	08004d9c 	.word	0x08004d9c
 8003f38:	08004d5c 	.word	0x08004d5c

08003f3c <__swsetup_r>:
 8003f3c:	4b32      	ldr	r3, [pc, #200]	; (8004008 <__swsetup_r+0xcc>)
 8003f3e:	b570      	push	{r4, r5, r6, lr}
 8003f40:	681d      	ldr	r5, [r3, #0]
 8003f42:	4606      	mov	r6, r0
 8003f44:	460c      	mov	r4, r1
 8003f46:	b125      	cbz	r5, 8003f52 <__swsetup_r+0x16>
 8003f48:	69ab      	ldr	r3, [r5, #24]
 8003f4a:	b913      	cbnz	r3, 8003f52 <__swsetup_r+0x16>
 8003f4c:	4628      	mov	r0, r5
 8003f4e:	f000 f985 	bl	800425c <__sinit>
 8003f52:	4b2e      	ldr	r3, [pc, #184]	; (800400c <__swsetup_r+0xd0>)
 8003f54:	429c      	cmp	r4, r3
 8003f56:	d10f      	bne.n	8003f78 <__swsetup_r+0x3c>
 8003f58:	686c      	ldr	r4, [r5, #4]
 8003f5a:	89a3      	ldrh	r3, [r4, #12]
 8003f5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003f60:	0719      	lsls	r1, r3, #28
 8003f62:	d42c      	bmi.n	8003fbe <__swsetup_r+0x82>
 8003f64:	06dd      	lsls	r5, r3, #27
 8003f66:	d411      	bmi.n	8003f8c <__swsetup_r+0x50>
 8003f68:	2309      	movs	r3, #9
 8003f6a:	6033      	str	r3, [r6, #0]
 8003f6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003f70:	81a3      	strh	r3, [r4, #12]
 8003f72:	f04f 30ff 	mov.w	r0, #4294967295
 8003f76:	e03e      	b.n	8003ff6 <__swsetup_r+0xba>
 8003f78:	4b25      	ldr	r3, [pc, #148]	; (8004010 <__swsetup_r+0xd4>)
 8003f7a:	429c      	cmp	r4, r3
 8003f7c:	d101      	bne.n	8003f82 <__swsetup_r+0x46>
 8003f7e:	68ac      	ldr	r4, [r5, #8]
 8003f80:	e7eb      	b.n	8003f5a <__swsetup_r+0x1e>
 8003f82:	4b24      	ldr	r3, [pc, #144]	; (8004014 <__swsetup_r+0xd8>)
 8003f84:	429c      	cmp	r4, r3
 8003f86:	bf08      	it	eq
 8003f88:	68ec      	ldreq	r4, [r5, #12]
 8003f8a:	e7e6      	b.n	8003f5a <__swsetup_r+0x1e>
 8003f8c:	0758      	lsls	r0, r3, #29
 8003f8e:	d512      	bpl.n	8003fb6 <__swsetup_r+0x7a>
 8003f90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f92:	b141      	cbz	r1, 8003fa6 <__swsetup_r+0x6a>
 8003f94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f98:	4299      	cmp	r1, r3
 8003f9a:	d002      	beq.n	8003fa2 <__swsetup_r+0x66>
 8003f9c:	4630      	mov	r0, r6
 8003f9e:	f000 fa8b 	bl	80044b8 <_free_r>
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	6363      	str	r3, [r4, #52]	; 0x34
 8003fa6:	89a3      	ldrh	r3, [r4, #12]
 8003fa8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003fac:	81a3      	strh	r3, [r4, #12]
 8003fae:	2300      	movs	r3, #0
 8003fb0:	6063      	str	r3, [r4, #4]
 8003fb2:	6923      	ldr	r3, [r4, #16]
 8003fb4:	6023      	str	r3, [r4, #0]
 8003fb6:	89a3      	ldrh	r3, [r4, #12]
 8003fb8:	f043 0308 	orr.w	r3, r3, #8
 8003fbc:	81a3      	strh	r3, [r4, #12]
 8003fbe:	6923      	ldr	r3, [r4, #16]
 8003fc0:	b94b      	cbnz	r3, 8003fd6 <__swsetup_r+0x9a>
 8003fc2:	89a3      	ldrh	r3, [r4, #12]
 8003fc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003fc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fcc:	d003      	beq.n	8003fd6 <__swsetup_r+0x9a>
 8003fce:	4621      	mov	r1, r4
 8003fd0:	4630      	mov	r0, r6
 8003fd2:	f000 fa09 	bl	80043e8 <__smakebuf_r>
 8003fd6:	89a0      	ldrh	r0, [r4, #12]
 8003fd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003fdc:	f010 0301 	ands.w	r3, r0, #1
 8003fe0:	d00a      	beq.n	8003ff8 <__swsetup_r+0xbc>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60a3      	str	r3, [r4, #8]
 8003fe6:	6963      	ldr	r3, [r4, #20]
 8003fe8:	425b      	negs	r3, r3
 8003fea:	61a3      	str	r3, [r4, #24]
 8003fec:	6923      	ldr	r3, [r4, #16]
 8003fee:	b943      	cbnz	r3, 8004002 <__swsetup_r+0xc6>
 8003ff0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003ff4:	d1ba      	bne.n	8003f6c <__swsetup_r+0x30>
 8003ff6:	bd70      	pop	{r4, r5, r6, pc}
 8003ff8:	0781      	lsls	r1, r0, #30
 8003ffa:	bf58      	it	pl
 8003ffc:	6963      	ldrpl	r3, [r4, #20]
 8003ffe:	60a3      	str	r3, [r4, #8]
 8004000:	e7f4      	b.n	8003fec <__swsetup_r+0xb0>
 8004002:	2000      	movs	r0, #0
 8004004:	e7f7      	b.n	8003ff6 <__swsetup_r+0xba>
 8004006:	bf00      	nop
 8004008:	2000000c 	.word	0x2000000c
 800400c:	08004d7c 	.word	0x08004d7c
 8004010:	08004d9c 	.word	0x08004d9c
 8004014:	08004d5c 	.word	0x08004d5c

08004018 <abort>:
 8004018:	b508      	push	{r3, lr}
 800401a:	2006      	movs	r0, #6
 800401c:	f000 fcee 	bl	80049fc <raise>
 8004020:	2001      	movs	r0, #1
 8004022:	f7fd f9d3 	bl	80013cc <_exit>
	...

08004028 <__sflush_r>:
 8004028:	898a      	ldrh	r2, [r1, #12]
 800402a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800402e:	4605      	mov	r5, r0
 8004030:	0710      	lsls	r0, r2, #28
 8004032:	460c      	mov	r4, r1
 8004034:	d458      	bmi.n	80040e8 <__sflush_r+0xc0>
 8004036:	684b      	ldr	r3, [r1, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	dc05      	bgt.n	8004048 <__sflush_r+0x20>
 800403c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800403e:	2b00      	cmp	r3, #0
 8004040:	dc02      	bgt.n	8004048 <__sflush_r+0x20>
 8004042:	2000      	movs	r0, #0
 8004044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004048:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800404a:	2e00      	cmp	r6, #0
 800404c:	d0f9      	beq.n	8004042 <__sflush_r+0x1a>
 800404e:	2300      	movs	r3, #0
 8004050:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004054:	682f      	ldr	r7, [r5, #0]
 8004056:	602b      	str	r3, [r5, #0]
 8004058:	d032      	beq.n	80040c0 <__sflush_r+0x98>
 800405a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800405c:	89a3      	ldrh	r3, [r4, #12]
 800405e:	075a      	lsls	r2, r3, #29
 8004060:	d505      	bpl.n	800406e <__sflush_r+0x46>
 8004062:	6863      	ldr	r3, [r4, #4]
 8004064:	1ac0      	subs	r0, r0, r3
 8004066:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004068:	b10b      	cbz	r3, 800406e <__sflush_r+0x46>
 800406a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800406c:	1ac0      	subs	r0, r0, r3
 800406e:	2300      	movs	r3, #0
 8004070:	4602      	mov	r2, r0
 8004072:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004074:	6a21      	ldr	r1, [r4, #32]
 8004076:	4628      	mov	r0, r5
 8004078:	47b0      	blx	r6
 800407a:	1c43      	adds	r3, r0, #1
 800407c:	89a3      	ldrh	r3, [r4, #12]
 800407e:	d106      	bne.n	800408e <__sflush_r+0x66>
 8004080:	6829      	ldr	r1, [r5, #0]
 8004082:	291d      	cmp	r1, #29
 8004084:	d82c      	bhi.n	80040e0 <__sflush_r+0xb8>
 8004086:	4a2a      	ldr	r2, [pc, #168]	; (8004130 <__sflush_r+0x108>)
 8004088:	40ca      	lsrs	r2, r1
 800408a:	07d6      	lsls	r6, r2, #31
 800408c:	d528      	bpl.n	80040e0 <__sflush_r+0xb8>
 800408e:	2200      	movs	r2, #0
 8004090:	6062      	str	r2, [r4, #4]
 8004092:	04d9      	lsls	r1, r3, #19
 8004094:	6922      	ldr	r2, [r4, #16]
 8004096:	6022      	str	r2, [r4, #0]
 8004098:	d504      	bpl.n	80040a4 <__sflush_r+0x7c>
 800409a:	1c42      	adds	r2, r0, #1
 800409c:	d101      	bne.n	80040a2 <__sflush_r+0x7a>
 800409e:	682b      	ldr	r3, [r5, #0]
 80040a0:	b903      	cbnz	r3, 80040a4 <__sflush_r+0x7c>
 80040a2:	6560      	str	r0, [r4, #84]	; 0x54
 80040a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040a6:	602f      	str	r7, [r5, #0]
 80040a8:	2900      	cmp	r1, #0
 80040aa:	d0ca      	beq.n	8004042 <__sflush_r+0x1a>
 80040ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80040b0:	4299      	cmp	r1, r3
 80040b2:	d002      	beq.n	80040ba <__sflush_r+0x92>
 80040b4:	4628      	mov	r0, r5
 80040b6:	f000 f9ff 	bl	80044b8 <_free_r>
 80040ba:	2000      	movs	r0, #0
 80040bc:	6360      	str	r0, [r4, #52]	; 0x34
 80040be:	e7c1      	b.n	8004044 <__sflush_r+0x1c>
 80040c0:	6a21      	ldr	r1, [r4, #32]
 80040c2:	2301      	movs	r3, #1
 80040c4:	4628      	mov	r0, r5
 80040c6:	47b0      	blx	r6
 80040c8:	1c41      	adds	r1, r0, #1
 80040ca:	d1c7      	bne.n	800405c <__sflush_r+0x34>
 80040cc:	682b      	ldr	r3, [r5, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0c4      	beq.n	800405c <__sflush_r+0x34>
 80040d2:	2b1d      	cmp	r3, #29
 80040d4:	d001      	beq.n	80040da <__sflush_r+0xb2>
 80040d6:	2b16      	cmp	r3, #22
 80040d8:	d101      	bne.n	80040de <__sflush_r+0xb6>
 80040da:	602f      	str	r7, [r5, #0]
 80040dc:	e7b1      	b.n	8004042 <__sflush_r+0x1a>
 80040de:	89a3      	ldrh	r3, [r4, #12]
 80040e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e4:	81a3      	strh	r3, [r4, #12]
 80040e6:	e7ad      	b.n	8004044 <__sflush_r+0x1c>
 80040e8:	690f      	ldr	r7, [r1, #16]
 80040ea:	2f00      	cmp	r7, #0
 80040ec:	d0a9      	beq.n	8004042 <__sflush_r+0x1a>
 80040ee:	0793      	lsls	r3, r2, #30
 80040f0:	680e      	ldr	r6, [r1, #0]
 80040f2:	bf08      	it	eq
 80040f4:	694b      	ldreq	r3, [r1, #20]
 80040f6:	600f      	str	r7, [r1, #0]
 80040f8:	bf18      	it	ne
 80040fa:	2300      	movne	r3, #0
 80040fc:	eba6 0807 	sub.w	r8, r6, r7
 8004100:	608b      	str	r3, [r1, #8]
 8004102:	f1b8 0f00 	cmp.w	r8, #0
 8004106:	dd9c      	ble.n	8004042 <__sflush_r+0x1a>
 8004108:	6a21      	ldr	r1, [r4, #32]
 800410a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800410c:	4643      	mov	r3, r8
 800410e:	463a      	mov	r2, r7
 8004110:	4628      	mov	r0, r5
 8004112:	47b0      	blx	r6
 8004114:	2800      	cmp	r0, #0
 8004116:	dc06      	bgt.n	8004126 <__sflush_r+0xfe>
 8004118:	89a3      	ldrh	r3, [r4, #12]
 800411a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800411e:	81a3      	strh	r3, [r4, #12]
 8004120:	f04f 30ff 	mov.w	r0, #4294967295
 8004124:	e78e      	b.n	8004044 <__sflush_r+0x1c>
 8004126:	4407      	add	r7, r0
 8004128:	eba8 0800 	sub.w	r8, r8, r0
 800412c:	e7e9      	b.n	8004102 <__sflush_r+0xda>
 800412e:	bf00      	nop
 8004130:	20400001 	.word	0x20400001

08004134 <_fflush_r>:
 8004134:	b538      	push	{r3, r4, r5, lr}
 8004136:	690b      	ldr	r3, [r1, #16]
 8004138:	4605      	mov	r5, r0
 800413a:	460c      	mov	r4, r1
 800413c:	b913      	cbnz	r3, 8004144 <_fflush_r+0x10>
 800413e:	2500      	movs	r5, #0
 8004140:	4628      	mov	r0, r5
 8004142:	bd38      	pop	{r3, r4, r5, pc}
 8004144:	b118      	cbz	r0, 800414e <_fflush_r+0x1a>
 8004146:	6983      	ldr	r3, [r0, #24]
 8004148:	b90b      	cbnz	r3, 800414e <_fflush_r+0x1a>
 800414a:	f000 f887 	bl	800425c <__sinit>
 800414e:	4b14      	ldr	r3, [pc, #80]	; (80041a0 <_fflush_r+0x6c>)
 8004150:	429c      	cmp	r4, r3
 8004152:	d11b      	bne.n	800418c <_fflush_r+0x58>
 8004154:	686c      	ldr	r4, [r5, #4]
 8004156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d0ef      	beq.n	800413e <_fflush_r+0xa>
 800415e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004160:	07d0      	lsls	r0, r2, #31
 8004162:	d404      	bmi.n	800416e <_fflush_r+0x3a>
 8004164:	0599      	lsls	r1, r3, #22
 8004166:	d402      	bmi.n	800416e <_fflush_r+0x3a>
 8004168:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800416a:	f000 f915 	bl	8004398 <__retarget_lock_acquire_recursive>
 800416e:	4628      	mov	r0, r5
 8004170:	4621      	mov	r1, r4
 8004172:	f7ff ff59 	bl	8004028 <__sflush_r>
 8004176:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004178:	07da      	lsls	r2, r3, #31
 800417a:	4605      	mov	r5, r0
 800417c:	d4e0      	bmi.n	8004140 <_fflush_r+0xc>
 800417e:	89a3      	ldrh	r3, [r4, #12]
 8004180:	059b      	lsls	r3, r3, #22
 8004182:	d4dd      	bmi.n	8004140 <_fflush_r+0xc>
 8004184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004186:	f000 f908 	bl	800439a <__retarget_lock_release_recursive>
 800418a:	e7d9      	b.n	8004140 <_fflush_r+0xc>
 800418c:	4b05      	ldr	r3, [pc, #20]	; (80041a4 <_fflush_r+0x70>)
 800418e:	429c      	cmp	r4, r3
 8004190:	d101      	bne.n	8004196 <_fflush_r+0x62>
 8004192:	68ac      	ldr	r4, [r5, #8]
 8004194:	e7df      	b.n	8004156 <_fflush_r+0x22>
 8004196:	4b04      	ldr	r3, [pc, #16]	; (80041a8 <_fflush_r+0x74>)
 8004198:	429c      	cmp	r4, r3
 800419a:	bf08      	it	eq
 800419c:	68ec      	ldreq	r4, [r5, #12]
 800419e:	e7da      	b.n	8004156 <_fflush_r+0x22>
 80041a0:	08004d7c 	.word	0x08004d7c
 80041a4:	08004d9c 	.word	0x08004d9c
 80041a8:	08004d5c 	.word	0x08004d5c

080041ac <std>:
 80041ac:	2300      	movs	r3, #0
 80041ae:	b510      	push	{r4, lr}
 80041b0:	4604      	mov	r4, r0
 80041b2:	e9c0 3300 	strd	r3, r3, [r0]
 80041b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80041ba:	6083      	str	r3, [r0, #8]
 80041bc:	8181      	strh	r1, [r0, #12]
 80041be:	6643      	str	r3, [r0, #100]	; 0x64
 80041c0:	81c2      	strh	r2, [r0, #14]
 80041c2:	6183      	str	r3, [r0, #24]
 80041c4:	4619      	mov	r1, r3
 80041c6:	2208      	movs	r2, #8
 80041c8:	305c      	adds	r0, #92	; 0x5c
 80041ca:	f7ff fb3b 	bl	8003844 <memset>
 80041ce:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <std+0x38>)
 80041d0:	6263      	str	r3, [r4, #36]	; 0x24
 80041d2:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <std+0x3c>)
 80041d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80041d6:	4b05      	ldr	r3, [pc, #20]	; (80041ec <std+0x40>)
 80041d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80041da:	4b05      	ldr	r3, [pc, #20]	; (80041f0 <std+0x44>)
 80041dc:	6224      	str	r4, [r4, #32]
 80041de:	6323      	str	r3, [r4, #48]	; 0x30
 80041e0:	bd10      	pop	{r4, pc}
 80041e2:	bf00      	nop
 80041e4:	08004a35 	.word	0x08004a35
 80041e8:	08004a57 	.word	0x08004a57
 80041ec:	08004a8f 	.word	0x08004a8f
 80041f0:	08004ab3 	.word	0x08004ab3

080041f4 <_cleanup_r>:
 80041f4:	4901      	ldr	r1, [pc, #4]	; (80041fc <_cleanup_r+0x8>)
 80041f6:	f000 b8af 	b.w	8004358 <_fwalk_reent>
 80041fa:	bf00      	nop
 80041fc:	08004135 	.word	0x08004135

08004200 <__sfmoreglue>:
 8004200:	b570      	push	{r4, r5, r6, lr}
 8004202:	2268      	movs	r2, #104	; 0x68
 8004204:	1e4d      	subs	r5, r1, #1
 8004206:	4355      	muls	r5, r2
 8004208:	460e      	mov	r6, r1
 800420a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800420e:	f000 f9bf 	bl	8004590 <_malloc_r>
 8004212:	4604      	mov	r4, r0
 8004214:	b140      	cbz	r0, 8004228 <__sfmoreglue+0x28>
 8004216:	2100      	movs	r1, #0
 8004218:	e9c0 1600 	strd	r1, r6, [r0]
 800421c:	300c      	adds	r0, #12
 800421e:	60a0      	str	r0, [r4, #8]
 8004220:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004224:	f7ff fb0e 	bl	8003844 <memset>
 8004228:	4620      	mov	r0, r4
 800422a:	bd70      	pop	{r4, r5, r6, pc}

0800422c <__sfp_lock_acquire>:
 800422c:	4801      	ldr	r0, [pc, #4]	; (8004234 <__sfp_lock_acquire+0x8>)
 800422e:	f000 b8b3 	b.w	8004398 <__retarget_lock_acquire_recursive>
 8004232:	bf00      	nop
 8004234:	20000239 	.word	0x20000239

08004238 <__sfp_lock_release>:
 8004238:	4801      	ldr	r0, [pc, #4]	; (8004240 <__sfp_lock_release+0x8>)
 800423a:	f000 b8ae 	b.w	800439a <__retarget_lock_release_recursive>
 800423e:	bf00      	nop
 8004240:	20000239 	.word	0x20000239

08004244 <__sinit_lock_acquire>:
 8004244:	4801      	ldr	r0, [pc, #4]	; (800424c <__sinit_lock_acquire+0x8>)
 8004246:	f000 b8a7 	b.w	8004398 <__retarget_lock_acquire_recursive>
 800424a:	bf00      	nop
 800424c:	2000023a 	.word	0x2000023a

08004250 <__sinit_lock_release>:
 8004250:	4801      	ldr	r0, [pc, #4]	; (8004258 <__sinit_lock_release+0x8>)
 8004252:	f000 b8a2 	b.w	800439a <__retarget_lock_release_recursive>
 8004256:	bf00      	nop
 8004258:	2000023a 	.word	0x2000023a

0800425c <__sinit>:
 800425c:	b510      	push	{r4, lr}
 800425e:	4604      	mov	r4, r0
 8004260:	f7ff fff0 	bl	8004244 <__sinit_lock_acquire>
 8004264:	69a3      	ldr	r3, [r4, #24]
 8004266:	b11b      	cbz	r3, 8004270 <__sinit+0x14>
 8004268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800426c:	f7ff bff0 	b.w	8004250 <__sinit_lock_release>
 8004270:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004274:	6523      	str	r3, [r4, #80]	; 0x50
 8004276:	4b13      	ldr	r3, [pc, #76]	; (80042c4 <__sinit+0x68>)
 8004278:	4a13      	ldr	r2, [pc, #76]	; (80042c8 <__sinit+0x6c>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	62a2      	str	r2, [r4, #40]	; 0x28
 800427e:	42a3      	cmp	r3, r4
 8004280:	bf04      	itt	eq
 8004282:	2301      	moveq	r3, #1
 8004284:	61a3      	streq	r3, [r4, #24]
 8004286:	4620      	mov	r0, r4
 8004288:	f000 f820 	bl	80042cc <__sfp>
 800428c:	6060      	str	r0, [r4, #4]
 800428e:	4620      	mov	r0, r4
 8004290:	f000 f81c 	bl	80042cc <__sfp>
 8004294:	60a0      	str	r0, [r4, #8]
 8004296:	4620      	mov	r0, r4
 8004298:	f000 f818 	bl	80042cc <__sfp>
 800429c:	2200      	movs	r2, #0
 800429e:	60e0      	str	r0, [r4, #12]
 80042a0:	2104      	movs	r1, #4
 80042a2:	6860      	ldr	r0, [r4, #4]
 80042a4:	f7ff ff82 	bl	80041ac <std>
 80042a8:	68a0      	ldr	r0, [r4, #8]
 80042aa:	2201      	movs	r2, #1
 80042ac:	2109      	movs	r1, #9
 80042ae:	f7ff ff7d 	bl	80041ac <std>
 80042b2:	68e0      	ldr	r0, [r4, #12]
 80042b4:	2202      	movs	r2, #2
 80042b6:	2112      	movs	r1, #18
 80042b8:	f7ff ff78 	bl	80041ac <std>
 80042bc:	2301      	movs	r3, #1
 80042be:	61a3      	str	r3, [r4, #24]
 80042c0:	e7d2      	b.n	8004268 <__sinit+0xc>
 80042c2:	bf00      	nop
 80042c4:	08004d24 	.word	0x08004d24
 80042c8:	080041f5 	.word	0x080041f5

080042cc <__sfp>:
 80042cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ce:	4607      	mov	r7, r0
 80042d0:	f7ff ffac 	bl	800422c <__sfp_lock_acquire>
 80042d4:	4b1e      	ldr	r3, [pc, #120]	; (8004350 <__sfp+0x84>)
 80042d6:	681e      	ldr	r6, [r3, #0]
 80042d8:	69b3      	ldr	r3, [r6, #24]
 80042da:	b913      	cbnz	r3, 80042e2 <__sfp+0x16>
 80042dc:	4630      	mov	r0, r6
 80042de:	f7ff ffbd 	bl	800425c <__sinit>
 80042e2:	3648      	adds	r6, #72	; 0x48
 80042e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80042e8:	3b01      	subs	r3, #1
 80042ea:	d503      	bpl.n	80042f4 <__sfp+0x28>
 80042ec:	6833      	ldr	r3, [r6, #0]
 80042ee:	b30b      	cbz	r3, 8004334 <__sfp+0x68>
 80042f0:	6836      	ldr	r6, [r6, #0]
 80042f2:	e7f7      	b.n	80042e4 <__sfp+0x18>
 80042f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80042f8:	b9d5      	cbnz	r5, 8004330 <__sfp+0x64>
 80042fa:	4b16      	ldr	r3, [pc, #88]	; (8004354 <__sfp+0x88>)
 80042fc:	60e3      	str	r3, [r4, #12]
 80042fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004302:	6665      	str	r5, [r4, #100]	; 0x64
 8004304:	f000 f847 	bl	8004396 <__retarget_lock_init_recursive>
 8004308:	f7ff ff96 	bl	8004238 <__sfp_lock_release>
 800430c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004310:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004314:	6025      	str	r5, [r4, #0]
 8004316:	61a5      	str	r5, [r4, #24]
 8004318:	2208      	movs	r2, #8
 800431a:	4629      	mov	r1, r5
 800431c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004320:	f7ff fa90 	bl	8003844 <memset>
 8004324:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004328:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800432c:	4620      	mov	r0, r4
 800432e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004330:	3468      	adds	r4, #104	; 0x68
 8004332:	e7d9      	b.n	80042e8 <__sfp+0x1c>
 8004334:	2104      	movs	r1, #4
 8004336:	4638      	mov	r0, r7
 8004338:	f7ff ff62 	bl	8004200 <__sfmoreglue>
 800433c:	4604      	mov	r4, r0
 800433e:	6030      	str	r0, [r6, #0]
 8004340:	2800      	cmp	r0, #0
 8004342:	d1d5      	bne.n	80042f0 <__sfp+0x24>
 8004344:	f7ff ff78 	bl	8004238 <__sfp_lock_release>
 8004348:	230c      	movs	r3, #12
 800434a:	603b      	str	r3, [r7, #0]
 800434c:	e7ee      	b.n	800432c <__sfp+0x60>
 800434e:	bf00      	nop
 8004350:	08004d24 	.word	0x08004d24
 8004354:	ffff0001 	.word	0xffff0001

08004358 <_fwalk_reent>:
 8004358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800435c:	4606      	mov	r6, r0
 800435e:	4688      	mov	r8, r1
 8004360:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004364:	2700      	movs	r7, #0
 8004366:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800436a:	f1b9 0901 	subs.w	r9, r9, #1
 800436e:	d505      	bpl.n	800437c <_fwalk_reent+0x24>
 8004370:	6824      	ldr	r4, [r4, #0]
 8004372:	2c00      	cmp	r4, #0
 8004374:	d1f7      	bne.n	8004366 <_fwalk_reent+0xe>
 8004376:	4638      	mov	r0, r7
 8004378:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800437c:	89ab      	ldrh	r3, [r5, #12]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d907      	bls.n	8004392 <_fwalk_reent+0x3a>
 8004382:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004386:	3301      	adds	r3, #1
 8004388:	d003      	beq.n	8004392 <_fwalk_reent+0x3a>
 800438a:	4629      	mov	r1, r5
 800438c:	4630      	mov	r0, r6
 800438e:	47c0      	blx	r8
 8004390:	4307      	orrs	r7, r0
 8004392:	3568      	adds	r5, #104	; 0x68
 8004394:	e7e9      	b.n	800436a <_fwalk_reent+0x12>

08004396 <__retarget_lock_init_recursive>:
 8004396:	4770      	bx	lr

08004398 <__retarget_lock_acquire_recursive>:
 8004398:	4770      	bx	lr

0800439a <__retarget_lock_release_recursive>:
 800439a:	4770      	bx	lr

0800439c <__swhatbuf_r>:
 800439c:	b570      	push	{r4, r5, r6, lr}
 800439e:	460e      	mov	r6, r1
 80043a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a4:	2900      	cmp	r1, #0
 80043a6:	b096      	sub	sp, #88	; 0x58
 80043a8:	4614      	mov	r4, r2
 80043aa:	461d      	mov	r5, r3
 80043ac:	da08      	bge.n	80043c0 <__swhatbuf_r+0x24>
 80043ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	602a      	str	r2, [r5, #0]
 80043b6:	061a      	lsls	r2, r3, #24
 80043b8:	d410      	bmi.n	80043dc <__swhatbuf_r+0x40>
 80043ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043be:	e00e      	b.n	80043de <__swhatbuf_r+0x42>
 80043c0:	466a      	mov	r2, sp
 80043c2:	f000 fb9d 	bl	8004b00 <_fstat_r>
 80043c6:	2800      	cmp	r0, #0
 80043c8:	dbf1      	blt.n	80043ae <__swhatbuf_r+0x12>
 80043ca:	9a01      	ldr	r2, [sp, #4]
 80043cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80043d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80043d4:	425a      	negs	r2, r3
 80043d6:	415a      	adcs	r2, r3
 80043d8:	602a      	str	r2, [r5, #0]
 80043da:	e7ee      	b.n	80043ba <__swhatbuf_r+0x1e>
 80043dc:	2340      	movs	r3, #64	; 0x40
 80043de:	2000      	movs	r0, #0
 80043e0:	6023      	str	r3, [r4, #0]
 80043e2:	b016      	add	sp, #88	; 0x58
 80043e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080043e8 <__smakebuf_r>:
 80043e8:	898b      	ldrh	r3, [r1, #12]
 80043ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80043ec:	079d      	lsls	r5, r3, #30
 80043ee:	4606      	mov	r6, r0
 80043f0:	460c      	mov	r4, r1
 80043f2:	d507      	bpl.n	8004404 <__smakebuf_r+0x1c>
 80043f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80043f8:	6023      	str	r3, [r4, #0]
 80043fa:	6123      	str	r3, [r4, #16]
 80043fc:	2301      	movs	r3, #1
 80043fe:	6163      	str	r3, [r4, #20]
 8004400:	b002      	add	sp, #8
 8004402:	bd70      	pop	{r4, r5, r6, pc}
 8004404:	ab01      	add	r3, sp, #4
 8004406:	466a      	mov	r2, sp
 8004408:	f7ff ffc8 	bl	800439c <__swhatbuf_r>
 800440c:	9900      	ldr	r1, [sp, #0]
 800440e:	4605      	mov	r5, r0
 8004410:	4630      	mov	r0, r6
 8004412:	f000 f8bd 	bl	8004590 <_malloc_r>
 8004416:	b948      	cbnz	r0, 800442c <__smakebuf_r+0x44>
 8004418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800441c:	059a      	lsls	r2, r3, #22
 800441e:	d4ef      	bmi.n	8004400 <__smakebuf_r+0x18>
 8004420:	f023 0303 	bic.w	r3, r3, #3
 8004424:	f043 0302 	orr.w	r3, r3, #2
 8004428:	81a3      	strh	r3, [r4, #12]
 800442a:	e7e3      	b.n	80043f4 <__smakebuf_r+0xc>
 800442c:	4b0d      	ldr	r3, [pc, #52]	; (8004464 <__smakebuf_r+0x7c>)
 800442e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004430:	89a3      	ldrh	r3, [r4, #12]
 8004432:	6020      	str	r0, [r4, #0]
 8004434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004438:	81a3      	strh	r3, [r4, #12]
 800443a:	9b00      	ldr	r3, [sp, #0]
 800443c:	6163      	str	r3, [r4, #20]
 800443e:	9b01      	ldr	r3, [sp, #4]
 8004440:	6120      	str	r0, [r4, #16]
 8004442:	b15b      	cbz	r3, 800445c <__smakebuf_r+0x74>
 8004444:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004448:	4630      	mov	r0, r6
 800444a:	f000 fb6b 	bl	8004b24 <_isatty_r>
 800444e:	b128      	cbz	r0, 800445c <__smakebuf_r+0x74>
 8004450:	89a3      	ldrh	r3, [r4, #12]
 8004452:	f023 0303 	bic.w	r3, r3, #3
 8004456:	f043 0301 	orr.w	r3, r3, #1
 800445a:	81a3      	strh	r3, [r4, #12]
 800445c:	89a0      	ldrh	r0, [r4, #12]
 800445e:	4305      	orrs	r5, r0
 8004460:	81a5      	strh	r5, [r4, #12]
 8004462:	e7cd      	b.n	8004400 <__smakebuf_r+0x18>
 8004464:	080041f5 	.word	0x080041f5

08004468 <memcpy>:
 8004468:	440a      	add	r2, r1
 800446a:	4291      	cmp	r1, r2
 800446c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004470:	d100      	bne.n	8004474 <memcpy+0xc>
 8004472:	4770      	bx	lr
 8004474:	b510      	push	{r4, lr}
 8004476:	f811 4b01 	ldrb.w	r4, [r1], #1
 800447a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800447e:	4291      	cmp	r1, r2
 8004480:	d1f9      	bne.n	8004476 <memcpy+0xe>
 8004482:	bd10      	pop	{r4, pc}

08004484 <memmove>:
 8004484:	4288      	cmp	r0, r1
 8004486:	b510      	push	{r4, lr}
 8004488:	eb01 0402 	add.w	r4, r1, r2
 800448c:	d902      	bls.n	8004494 <memmove+0x10>
 800448e:	4284      	cmp	r4, r0
 8004490:	4623      	mov	r3, r4
 8004492:	d807      	bhi.n	80044a4 <memmove+0x20>
 8004494:	1e43      	subs	r3, r0, #1
 8004496:	42a1      	cmp	r1, r4
 8004498:	d008      	beq.n	80044ac <memmove+0x28>
 800449a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800449e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80044a2:	e7f8      	b.n	8004496 <memmove+0x12>
 80044a4:	4402      	add	r2, r0
 80044a6:	4601      	mov	r1, r0
 80044a8:	428a      	cmp	r2, r1
 80044aa:	d100      	bne.n	80044ae <memmove+0x2a>
 80044ac:	bd10      	pop	{r4, pc}
 80044ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80044b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80044b6:	e7f7      	b.n	80044a8 <memmove+0x24>

080044b8 <_free_r>:
 80044b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80044ba:	2900      	cmp	r1, #0
 80044bc:	d044      	beq.n	8004548 <_free_r+0x90>
 80044be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044c2:	9001      	str	r0, [sp, #4]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	f1a1 0404 	sub.w	r4, r1, #4
 80044ca:	bfb8      	it	lt
 80044cc:	18e4      	addlt	r4, r4, r3
 80044ce:	f000 fb4b 	bl	8004b68 <__malloc_lock>
 80044d2:	4a1e      	ldr	r2, [pc, #120]	; (800454c <_free_r+0x94>)
 80044d4:	9801      	ldr	r0, [sp, #4]
 80044d6:	6813      	ldr	r3, [r2, #0]
 80044d8:	b933      	cbnz	r3, 80044e8 <_free_r+0x30>
 80044da:	6063      	str	r3, [r4, #4]
 80044dc:	6014      	str	r4, [r2, #0]
 80044de:	b003      	add	sp, #12
 80044e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80044e4:	f000 bb46 	b.w	8004b74 <__malloc_unlock>
 80044e8:	42a3      	cmp	r3, r4
 80044ea:	d908      	bls.n	80044fe <_free_r+0x46>
 80044ec:	6825      	ldr	r5, [r4, #0]
 80044ee:	1961      	adds	r1, r4, r5
 80044f0:	428b      	cmp	r3, r1
 80044f2:	bf01      	itttt	eq
 80044f4:	6819      	ldreq	r1, [r3, #0]
 80044f6:	685b      	ldreq	r3, [r3, #4]
 80044f8:	1949      	addeq	r1, r1, r5
 80044fa:	6021      	streq	r1, [r4, #0]
 80044fc:	e7ed      	b.n	80044da <_free_r+0x22>
 80044fe:	461a      	mov	r2, r3
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	b10b      	cbz	r3, 8004508 <_free_r+0x50>
 8004504:	42a3      	cmp	r3, r4
 8004506:	d9fa      	bls.n	80044fe <_free_r+0x46>
 8004508:	6811      	ldr	r1, [r2, #0]
 800450a:	1855      	adds	r5, r2, r1
 800450c:	42a5      	cmp	r5, r4
 800450e:	d10b      	bne.n	8004528 <_free_r+0x70>
 8004510:	6824      	ldr	r4, [r4, #0]
 8004512:	4421      	add	r1, r4
 8004514:	1854      	adds	r4, r2, r1
 8004516:	42a3      	cmp	r3, r4
 8004518:	6011      	str	r1, [r2, #0]
 800451a:	d1e0      	bne.n	80044de <_free_r+0x26>
 800451c:	681c      	ldr	r4, [r3, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	6053      	str	r3, [r2, #4]
 8004522:	4421      	add	r1, r4
 8004524:	6011      	str	r1, [r2, #0]
 8004526:	e7da      	b.n	80044de <_free_r+0x26>
 8004528:	d902      	bls.n	8004530 <_free_r+0x78>
 800452a:	230c      	movs	r3, #12
 800452c:	6003      	str	r3, [r0, #0]
 800452e:	e7d6      	b.n	80044de <_free_r+0x26>
 8004530:	6825      	ldr	r5, [r4, #0]
 8004532:	1961      	adds	r1, r4, r5
 8004534:	428b      	cmp	r3, r1
 8004536:	bf04      	itt	eq
 8004538:	6819      	ldreq	r1, [r3, #0]
 800453a:	685b      	ldreq	r3, [r3, #4]
 800453c:	6063      	str	r3, [r4, #4]
 800453e:	bf04      	itt	eq
 8004540:	1949      	addeq	r1, r1, r5
 8004542:	6021      	streq	r1, [r4, #0]
 8004544:	6054      	str	r4, [r2, #4]
 8004546:	e7ca      	b.n	80044de <_free_r+0x26>
 8004548:	b003      	add	sp, #12
 800454a:	bd30      	pop	{r4, r5, pc}
 800454c:	2000023c 	.word	0x2000023c

08004550 <sbrk_aligned>:
 8004550:	b570      	push	{r4, r5, r6, lr}
 8004552:	4e0e      	ldr	r6, [pc, #56]	; (800458c <sbrk_aligned+0x3c>)
 8004554:	460c      	mov	r4, r1
 8004556:	6831      	ldr	r1, [r6, #0]
 8004558:	4605      	mov	r5, r0
 800455a:	b911      	cbnz	r1, 8004562 <sbrk_aligned+0x12>
 800455c:	f000 fa16 	bl	800498c <_sbrk_r>
 8004560:	6030      	str	r0, [r6, #0]
 8004562:	4621      	mov	r1, r4
 8004564:	4628      	mov	r0, r5
 8004566:	f000 fa11 	bl	800498c <_sbrk_r>
 800456a:	1c43      	adds	r3, r0, #1
 800456c:	d00a      	beq.n	8004584 <sbrk_aligned+0x34>
 800456e:	1cc4      	adds	r4, r0, #3
 8004570:	f024 0403 	bic.w	r4, r4, #3
 8004574:	42a0      	cmp	r0, r4
 8004576:	d007      	beq.n	8004588 <sbrk_aligned+0x38>
 8004578:	1a21      	subs	r1, r4, r0
 800457a:	4628      	mov	r0, r5
 800457c:	f000 fa06 	bl	800498c <_sbrk_r>
 8004580:	3001      	adds	r0, #1
 8004582:	d101      	bne.n	8004588 <sbrk_aligned+0x38>
 8004584:	f04f 34ff 	mov.w	r4, #4294967295
 8004588:	4620      	mov	r0, r4
 800458a:	bd70      	pop	{r4, r5, r6, pc}
 800458c:	20000240 	.word	0x20000240

08004590 <_malloc_r>:
 8004590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004594:	1ccd      	adds	r5, r1, #3
 8004596:	f025 0503 	bic.w	r5, r5, #3
 800459a:	3508      	adds	r5, #8
 800459c:	2d0c      	cmp	r5, #12
 800459e:	bf38      	it	cc
 80045a0:	250c      	movcc	r5, #12
 80045a2:	2d00      	cmp	r5, #0
 80045a4:	4607      	mov	r7, r0
 80045a6:	db01      	blt.n	80045ac <_malloc_r+0x1c>
 80045a8:	42a9      	cmp	r1, r5
 80045aa:	d905      	bls.n	80045b8 <_malloc_r+0x28>
 80045ac:	230c      	movs	r3, #12
 80045ae:	603b      	str	r3, [r7, #0]
 80045b0:	2600      	movs	r6, #0
 80045b2:	4630      	mov	r0, r6
 80045b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045b8:	4e2e      	ldr	r6, [pc, #184]	; (8004674 <_malloc_r+0xe4>)
 80045ba:	f000 fad5 	bl	8004b68 <__malloc_lock>
 80045be:	6833      	ldr	r3, [r6, #0]
 80045c0:	461c      	mov	r4, r3
 80045c2:	bb34      	cbnz	r4, 8004612 <_malloc_r+0x82>
 80045c4:	4629      	mov	r1, r5
 80045c6:	4638      	mov	r0, r7
 80045c8:	f7ff ffc2 	bl	8004550 <sbrk_aligned>
 80045cc:	1c43      	adds	r3, r0, #1
 80045ce:	4604      	mov	r4, r0
 80045d0:	d14d      	bne.n	800466e <_malloc_r+0xde>
 80045d2:	6834      	ldr	r4, [r6, #0]
 80045d4:	4626      	mov	r6, r4
 80045d6:	2e00      	cmp	r6, #0
 80045d8:	d140      	bne.n	800465c <_malloc_r+0xcc>
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	4631      	mov	r1, r6
 80045de:	4638      	mov	r0, r7
 80045e0:	eb04 0803 	add.w	r8, r4, r3
 80045e4:	f000 f9d2 	bl	800498c <_sbrk_r>
 80045e8:	4580      	cmp	r8, r0
 80045ea:	d13a      	bne.n	8004662 <_malloc_r+0xd2>
 80045ec:	6821      	ldr	r1, [r4, #0]
 80045ee:	3503      	adds	r5, #3
 80045f0:	1a6d      	subs	r5, r5, r1
 80045f2:	f025 0503 	bic.w	r5, r5, #3
 80045f6:	3508      	adds	r5, #8
 80045f8:	2d0c      	cmp	r5, #12
 80045fa:	bf38      	it	cc
 80045fc:	250c      	movcc	r5, #12
 80045fe:	4629      	mov	r1, r5
 8004600:	4638      	mov	r0, r7
 8004602:	f7ff ffa5 	bl	8004550 <sbrk_aligned>
 8004606:	3001      	adds	r0, #1
 8004608:	d02b      	beq.n	8004662 <_malloc_r+0xd2>
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	442b      	add	r3, r5
 800460e:	6023      	str	r3, [r4, #0]
 8004610:	e00e      	b.n	8004630 <_malloc_r+0xa0>
 8004612:	6822      	ldr	r2, [r4, #0]
 8004614:	1b52      	subs	r2, r2, r5
 8004616:	d41e      	bmi.n	8004656 <_malloc_r+0xc6>
 8004618:	2a0b      	cmp	r2, #11
 800461a:	d916      	bls.n	800464a <_malloc_r+0xba>
 800461c:	1961      	adds	r1, r4, r5
 800461e:	42a3      	cmp	r3, r4
 8004620:	6025      	str	r5, [r4, #0]
 8004622:	bf18      	it	ne
 8004624:	6059      	strne	r1, [r3, #4]
 8004626:	6863      	ldr	r3, [r4, #4]
 8004628:	bf08      	it	eq
 800462a:	6031      	streq	r1, [r6, #0]
 800462c:	5162      	str	r2, [r4, r5]
 800462e:	604b      	str	r3, [r1, #4]
 8004630:	4638      	mov	r0, r7
 8004632:	f104 060b 	add.w	r6, r4, #11
 8004636:	f000 fa9d 	bl	8004b74 <__malloc_unlock>
 800463a:	f026 0607 	bic.w	r6, r6, #7
 800463e:	1d23      	adds	r3, r4, #4
 8004640:	1af2      	subs	r2, r6, r3
 8004642:	d0b6      	beq.n	80045b2 <_malloc_r+0x22>
 8004644:	1b9b      	subs	r3, r3, r6
 8004646:	50a3      	str	r3, [r4, r2]
 8004648:	e7b3      	b.n	80045b2 <_malloc_r+0x22>
 800464a:	6862      	ldr	r2, [r4, #4]
 800464c:	42a3      	cmp	r3, r4
 800464e:	bf0c      	ite	eq
 8004650:	6032      	streq	r2, [r6, #0]
 8004652:	605a      	strne	r2, [r3, #4]
 8004654:	e7ec      	b.n	8004630 <_malloc_r+0xa0>
 8004656:	4623      	mov	r3, r4
 8004658:	6864      	ldr	r4, [r4, #4]
 800465a:	e7b2      	b.n	80045c2 <_malloc_r+0x32>
 800465c:	4634      	mov	r4, r6
 800465e:	6876      	ldr	r6, [r6, #4]
 8004660:	e7b9      	b.n	80045d6 <_malloc_r+0x46>
 8004662:	230c      	movs	r3, #12
 8004664:	603b      	str	r3, [r7, #0]
 8004666:	4638      	mov	r0, r7
 8004668:	f000 fa84 	bl	8004b74 <__malloc_unlock>
 800466c:	e7a1      	b.n	80045b2 <_malloc_r+0x22>
 800466e:	6025      	str	r5, [r4, #0]
 8004670:	e7de      	b.n	8004630 <_malloc_r+0xa0>
 8004672:	bf00      	nop
 8004674:	2000023c 	.word	0x2000023c

08004678 <_realloc_r>:
 8004678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800467c:	4680      	mov	r8, r0
 800467e:	4614      	mov	r4, r2
 8004680:	460e      	mov	r6, r1
 8004682:	b921      	cbnz	r1, 800468e <_realloc_r+0x16>
 8004684:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004688:	4611      	mov	r1, r2
 800468a:	f7ff bf81 	b.w	8004590 <_malloc_r>
 800468e:	b92a      	cbnz	r2, 800469c <_realloc_r+0x24>
 8004690:	f7ff ff12 	bl	80044b8 <_free_r>
 8004694:	4625      	mov	r5, r4
 8004696:	4628      	mov	r0, r5
 8004698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800469c:	f000 fa70 	bl	8004b80 <_malloc_usable_size_r>
 80046a0:	4284      	cmp	r4, r0
 80046a2:	4607      	mov	r7, r0
 80046a4:	d802      	bhi.n	80046ac <_realloc_r+0x34>
 80046a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80046aa:	d812      	bhi.n	80046d2 <_realloc_r+0x5a>
 80046ac:	4621      	mov	r1, r4
 80046ae:	4640      	mov	r0, r8
 80046b0:	f7ff ff6e 	bl	8004590 <_malloc_r>
 80046b4:	4605      	mov	r5, r0
 80046b6:	2800      	cmp	r0, #0
 80046b8:	d0ed      	beq.n	8004696 <_realloc_r+0x1e>
 80046ba:	42bc      	cmp	r4, r7
 80046bc:	4622      	mov	r2, r4
 80046be:	4631      	mov	r1, r6
 80046c0:	bf28      	it	cs
 80046c2:	463a      	movcs	r2, r7
 80046c4:	f7ff fed0 	bl	8004468 <memcpy>
 80046c8:	4631      	mov	r1, r6
 80046ca:	4640      	mov	r0, r8
 80046cc:	f7ff fef4 	bl	80044b8 <_free_r>
 80046d0:	e7e1      	b.n	8004696 <_realloc_r+0x1e>
 80046d2:	4635      	mov	r5, r6
 80046d4:	e7df      	b.n	8004696 <_realloc_r+0x1e>

080046d6 <__ssputs_r>:
 80046d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046da:	688e      	ldr	r6, [r1, #8]
 80046dc:	429e      	cmp	r6, r3
 80046de:	4682      	mov	sl, r0
 80046e0:	460c      	mov	r4, r1
 80046e2:	4690      	mov	r8, r2
 80046e4:	461f      	mov	r7, r3
 80046e6:	d838      	bhi.n	800475a <__ssputs_r+0x84>
 80046e8:	898a      	ldrh	r2, [r1, #12]
 80046ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80046ee:	d032      	beq.n	8004756 <__ssputs_r+0x80>
 80046f0:	6825      	ldr	r5, [r4, #0]
 80046f2:	6909      	ldr	r1, [r1, #16]
 80046f4:	eba5 0901 	sub.w	r9, r5, r1
 80046f8:	6965      	ldr	r5, [r4, #20]
 80046fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004702:	3301      	adds	r3, #1
 8004704:	444b      	add	r3, r9
 8004706:	106d      	asrs	r5, r5, #1
 8004708:	429d      	cmp	r5, r3
 800470a:	bf38      	it	cc
 800470c:	461d      	movcc	r5, r3
 800470e:	0553      	lsls	r3, r2, #21
 8004710:	d531      	bpl.n	8004776 <__ssputs_r+0xa0>
 8004712:	4629      	mov	r1, r5
 8004714:	f7ff ff3c 	bl	8004590 <_malloc_r>
 8004718:	4606      	mov	r6, r0
 800471a:	b950      	cbnz	r0, 8004732 <__ssputs_r+0x5c>
 800471c:	230c      	movs	r3, #12
 800471e:	f8ca 3000 	str.w	r3, [sl]
 8004722:	89a3      	ldrh	r3, [r4, #12]
 8004724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004728:	81a3      	strh	r3, [r4, #12]
 800472a:	f04f 30ff 	mov.w	r0, #4294967295
 800472e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004732:	6921      	ldr	r1, [r4, #16]
 8004734:	464a      	mov	r2, r9
 8004736:	f7ff fe97 	bl	8004468 <memcpy>
 800473a:	89a3      	ldrh	r3, [r4, #12]
 800473c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004744:	81a3      	strh	r3, [r4, #12]
 8004746:	6126      	str	r6, [r4, #16]
 8004748:	6165      	str	r5, [r4, #20]
 800474a:	444e      	add	r6, r9
 800474c:	eba5 0509 	sub.w	r5, r5, r9
 8004750:	6026      	str	r6, [r4, #0]
 8004752:	60a5      	str	r5, [r4, #8]
 8004754:	463e      	mov	r6, r7
 8004756:	42be      	cmp	r6, r7
 8004758:	d900      	bls.n	800475c <__ssputs_r+0x86>
 800475a:	463e      	mov	r6, r7
 800475c:	6820      	ldr	r0, [r4, #0]
 800475e:	4632      	mov	r2, r6
 8004760:	4641      	mov	r1, r8
 8004762:	f7ff fe8f 	bl	8004484 <memmove>
 8004766:	68a3      	ldr	r3, [r4, #8]
 8004768:	1b9b      	subs	r3, r3, r6
 800476a:	60a3      	str	r3, [r4, #8]
 800476c:	6823      	ldr	r3, [r4, #0]
 800476e:	4433      	add	r3, r6
 8004770:	6023      	str	r3, [r4, #0]
 8004772:	2000      	movs	r0, #0
 8004774:	e7db      	b.n	800472e <__ssputs_r+0x58>
 8004776:	462a      	mov	r2, r5
 8004778:	f7ff ff7e 	bl	8004678 <_realloc_r>
 800477c:	4606      	mov	r6, r0
 800477e:	2800      	cmp	r0, #0
 8004780:	d1e1      	bne.n	8004746 <__ssputs_r+0x70>
 8004782:	6921      	ldr	r1, [r4, #16]
 8004784:	4650      	mov	r0, sl
 8004786:	f7ff fe97 	bl	80044b8 <_free_r>
 800478a:	e7c7      	b.n	800471c <__ssputs_r+0x46>

0800478c <_svfiprintf_r>:
 800478c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004790:	4698      	mov	r8, r3
 8004792:	898b      	ldrh	r3, [r1, #12]
 8004794:	061b      	lsls	r3, r3, #24
 8004796:	b09d      	sub	sp, #116	; 0x74
 8004798:	4607      	mov	r7, r0
 800479a:	460d      	mov	r5, r1
 800479c:	4614      	mov	r4, r2
 800479e:	d50e      	bpl.n	80047be <_svfiprintf_r+0x32>
 80047a0:	690b      	ldr	r3, [r1, #16]
 80047a2:	b963      	cbnz	r3, 80047be <_svfiprintf_r+0x32>
 80047a4:	2140      	movs	r1, #64	; 0x40
 80047a6:	f7ff fef3 	bl	8004590 <_malloc_r>
 80047aa:	6028      	str	r0, [r5, #0]
 80047ac:	6128      	str	r0, [r5, #16]
 80047ae:	b920      	cbnz	r0, 80047ba <_svfiprintf_r+0x2e>
 80047b0:	230c      	movs	r3, #12
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	f04f 30ff 	mov.w	r0, #4294967295
 80047b8:	e0d1      	b.n	800495e <_svfiprintf_r+0x1d2>
 80047ba:	2340      	movs	r3, #64	; 0x40
 80047bc:	616b      	str	r3, [r5, #20]
 80047be:	2300      	movs	r3, #0
 80047c0:	9309      	str	r3, [sp, #36]	; 0x24
 80047c2:	2320      	movs	r3, #32
 80047c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80047c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80047cc:	2330      	movs	r3, #48	; 0x30
 80047ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004978 <_svfiprintf_r+0x1ec>
 80047d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80047d6:	f04f 0901 	mov.w	r9, #1
 80047da:	4623      	mov	r3, r4
 80047dc:	469a      	mov	sl, r3
 80047de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047e2:	b10a      	cbz	r2, 80047e8 <_svfiprintf_r+0x5c>
 80047e4:	2a25      	cmp	r2, #37	; 0x25
 80047e6:	d1f9      	bne.n	80047dc <_svfiprintf_r+0x50>
 80047e8:	ebba 0b04 	subs.w	fp, sl, r4
 80047ec:	d00b      	beq.n	8004806 <_svfiprintf_r+0x7a>
 80047ee:	465b      	mov	r3, fp
 80047f0:	4622      	mov	r2, r4
 80047f2:	4629      	mov	r1, r5
 80047f4:	4638      	mov	r0, r7
 80047f6:	f7ff ff6e 	bl	80046d6 <__ssputs_r>
 80047fa:	3001      	adds	r0, #1
 80047fc:	f000 80aa 	beq.w	8004954 <_svfiprintf_r+0x1c8>
 8004800:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004802:	445a      	add	r2, fp
 8004804:	9209      	str	r2, [sp, #36]	; 0x24
 8004806:	f89a 3000 	ldrb.w	r3, [sl]
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 80a2 	beq.w	8004954 <_svfiprintf_r+0x1c8>
 8004810:	2300      	movs	r3, #0
 8004812:	f04f 32ff 	mov.w	r2, #4294967295
 8004816:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800481a:	f10a 0a01 	add.w	sl, sl, #1
 800481e:	9304      	str	r3, [sp, #16]
 8004820:	9307      	str	r3, [sp, #28]
 8004822:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004826:	931a      	str	r3, [sp, #104]	; 0x68
 8004828:	4654      	mov	r4, sl
 800482a:	2205      	movs	r2, #5
 800482c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004830:	4851      	ldr	r0, [pc, #324]	; (8004978 <_svfiprintf_r+0x1ec>)
 8004832:	f7fb fccd 	bl	80001d0 <memchr>
 8004836:	9a04      	ldr	r2, [sp, #16]
 8004838:	b9d8      	cbnz	r0, 8004872 <_svfiprintf_r+0xe6>
 800483a:	06d0      	lsls	r0, r2, #27
 800483c:	bf44      	itt	mi
 800483e:	2320      	movmi	r3, #32
 8004840:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004844:	0711      	lsls	r1, r2, #28
 8004846:	bf44      	itt	mi
 8004848:	232b      	movmi	r3, #43	; 0x2b
 800484a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800484e:	f89a 3000 	ldrb.w	r3, [sl]
 8004852:	2b2a      	cmp	r3, #42	; 0x2a
 8004854:	d015      	beq.n	8004882 <_svfiprintf_r+0xf6>
 8004856:	9a07      	ldr	r2, [sp, #28]
 8004858:	4654      	mov	r4, sl
 800485a:	2000      	movs	r0, #0
 800485c:	f04f 0c0a 	mov.w	ip, #10
 8004860:	4621      	mov	r1, r4
 8004862:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004866:	3b30      	subs	r3, #48	; 0x30
 8004868:	2b09      	cmp	r3, #9
 800486a:	d94e      	bls.n	800490a <_svfiprintf_r+0x17e>
 800486c:	b1b0      	cbz	r0, 800489c <_svfiprintf_r+0x110>
 800486e:	9207      	str	r2, [sp, #28]
 8004870:	e014      	b.n	800489c <_svfiprintf_r+0x110>
 8004872:	eba0 0308 	sub.w	r3, r0, r8
 8004876:	fa09 f303 	lsl.w	r3, r9, r3
 800487a:	4313      	orrs	r3, r2
 800487c:	9304      	str	r3, [sp, #16]
 800487e:	46a2      	mov	sl, r4
 8004880:	e7d2      	b.n	8004828 <_svfiprintf_r+0x9c>
 8004882:	9b03      	ldr	r3, [sp, #12]
 8004884:	1d19      	adds	r1, r3, #4
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	9103      	str	r1, [sp, #12]
 800488a:	2b00      	cmp	r3, #0
 800488c:	bfbb      	ittet	lt
 800488e:	425b      	neglt	r3, r3
 8004890:	f042 0202 	orrlt.w	r2, r2, #2
 8004894:	9307      	strge	r3, [sp, #28]
 8004896:	9307      	strlt	r3, [sp, #28]
 8004898:	bfb8      	it	lt
 800489a:	9204      	strlt	r2, [sp, #16]
 800489c:	7823      	ldrb	r3, [r4, #0]
 800489e:	2b2e      	cmp	r3, #46	; 0x2e
 80048a0:	d10c      	bne.n	80048bc <_svfiprintf_r+0x130>
 80048a2:	7863      	ldrb	r3, [r4, #1]
 80048a4:	2b2a      	cmp	r3, #42	; 0x2a
 80048a6:	d135      	bne.n	8004914 <_svfiprintf_r+0x188>
 80048a8:	9b03      	ldr	r3, [sp, #12]
 80048aa:	1d1a      	adds	r2, r3, #4
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	9203      	str	r2, [sp, #12]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	bfb8      	it	lt
 80048b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80048b8:	3402      	adds	r4, #2
 80048ba:	9305      	str	r3, [sp, #20]
 80048bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004988 <_svfiprintf_r+0x1fc>
 80048c0:	7821      	ldrb	r1, [r4, #0]
 80048c2:	2203      	movs	r2, #3
 80048c4:	4650      	mov	r0, sl
 80048c6:	f7fb fc83 	bl	80001d0 <memchr>
 80048ca:	b140      	cbz	r0, 80048de <_svfiprintf_r+0x152>
 80048cc:	2340      	movs	r3, #64	; 0x40
 80048ce:	eba0 000a 	sub.w	r0, r0, sl
 80048d2:	fa03 f000 	lsl.w	r0, r3, r0
 80048d6:	9b04      	ldr	r3, [sp, #16]
 80048d8:	4303      	orrs	r3, r0
 80048da:	3401      	adds	r4, #1
 80048dc:	9304      	str	r3, [sp, #16]
 80048de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048e2:	4826      	ldr	r0, [pc, #152]	; (800497c <_svfiprintf_r+0x1f0>)
 80048e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80048e8:	2206      	movs	r2, #6
 80048ea:	f7fb fc71 	bl	80001d0 <memchr>
 80048ee:	2800      	cmp	r0, #0
 80048f0:	d038      	beq.n	8004964 <_svfiprintf_r+0x1d8>
 80048f2:	4b23      	ldr	r3, [pc, #140]	; (8004980 <_svfiprintf_r+0x1f4>)
 80048f4:	bb1b      	cbnz	r3, 800493e <_svfiprintf_r+0x1b2>
 80048f6:	9b03      	ldr	r3, [sp, #12]
 80048f8:	3307      	adds	r3, #7
 80048fa:	f023 0307 	bic.w	r3, r3, #7
 80048fe:	3308      	adds	r3, #8
 8004900:	9303      	str	r3, [sp, #12]
 8004902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004904:	4433      	add	r3, r6
 8004906:	9309      	str	r3, [sp, #36]	; 0x24
 8004908:	e767      	b.n	80047da <_svfiprintf_r+0x4e>
 800490a:	fb0c 3202 	mla	r2, ip, r2, r3
 800490e:	460c      	mov	r4, r1
 8004910:	2001      	movs	r0, #1
 8004912:	e7a5      	b.n	8004860 <_svfiprintf_r+0xd4>
 8004914:	2300      	movs	r3, #0
 8004916:	3401      	adds	r4, #1
 8004918:	9305      	str	r3, [sp, #20]
 800491a:	4619      	mov	r1, r3
 800491c:	f04f 0c0a 	mov.w	ip, #10
 8004920:	4620      	mov	r0, r4
 8004922:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004926:	3a30      	subs	r2, #48	; 0x30
 8004928:	2a09      	cmp	r2, #9
 800492a:	d903      	bls.n	8004934 <_svfiprintf_r+0x1a8>
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0c5      	beq.n	80048bc <_svfiprintf_r+0x130>
 8004930:	9105      	str	r1, [sp, #20]
 8004932:	e7c3      	b.n	80048bc <_svfiprintf_r+0x130>
 8004934:	fb0c 2101 	mla	r1, ip, r1, r2
 8004938:	4604      	mov	r4, r0
 800493a:	2301      	movs	r3, #1
 800493c:	e7f0      	b.n	8004920 <_svfiprintf_r+0x194>
 800493e:	ab03      	add	r3, sp, #12
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	462a      	mov	r2, r5
 8004944:	4b0f      	ldr	r3, [pc, #60]	; (8004984 <_svfiprintf_r+0x1f8>)
 8004946:	a904      	add	r1, sp, #16
 8004948:	4638      	mov	r0, r7
 800494a:	f3af 8000 	nop.w
 800494e:	1c42      	adds	r2, r0, #1
 8004950:	4606      	mov	r6, r0
 8004952:	d1d6      	bne.n	8004902 <_svfiprintf_r+0x176>
 8004954:	89ab      	ldrh	r3, [r5, #12]
 8004956:	065b      	lsls	r3, r3, #25
 8004958:	f53f af2c 	bmi.w	80047b4 <_svfiprintf_r+0x28>
 800495c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800495e:	b01d      	add	sp, #116	; 0x74
 8004960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004964:	ab03      	add	r3, sp, #12
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	462a      	mov	r2, r5
 800496a:	4b06      	ldr	r3, [pc, #24]	; (8004984 <_svfiprintf_r+0x1f8>)
 800496c:	a904      	add	r1, sp, #16
 800496e:	4638      	mov	r0, r7
 8004970:	f7ff f938 	bl	8003be4 <_printf_i>
 8004974:	e7eb      	b.n	800494e <_svfiprintf_r+0x1c2>
 8004976:	bf00      	nop
 8004978:	08004d28 	.word	0x08004d28
 800497c:	08004d32 	.word	0x08004d32
 8004980:	00000000 	.word	0x00000000
 8004984:	080046d7 	.word	0x080046d7
 8004988:	08004d2e 	.word	0x08004d2e

0800498c <_sbrk_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	4d06      	ldr	r5, [pc, #24]	; (80049a8 <_sbrk_r+0x1c>)
 8004990:	2300      	movs	r3, #0
 8004992:	4604      	mov	r4, r0
 8004994:	4608      	mov	r0, r1
 8004996:	602b      	str	r3, [r5, #0]
 8004998:	f7fc fd90 	bl	80014bc <_sbrk>
 800499c:	1c43      	adds	r3, r0, #1
 800499e:	d102      	bne.n	80049a6 <_sbrk_r+0x1a>
 80049a0:	682b      	ldr	r3, [r5, #0]
 80049a2:	b103      	cbz	r3, 80049a6 <_sbrk_r+0x1a>
 80049a4:	6023      	str	r3, [r4, #0]
 80049a6:	bd38      	pop	{r3, r4, r5, pc}
 80049a8:	20000244 	.word	0x20000244

080049ac <_raise_r>:
 80049ac:	291f      	cmp	r1, #31
 80049ae:	b538      	push	{r3, r4, r5, lr}
 80049b0:	4604      	mov	r4, r0
 80049b2:	460d      	mov	r5, r1
 80049b4:	d904      	bls.n	80049c0 <_raise_r+0x14>
 80049b6:	2316      	movs	r3, #22
 80049b8:	6003      	str	r3, [r0, #0]
 80049ba:	f04f 30ff 	mov.w	r0, #4294967295
 80049be:	bd38      	pop	{r3, r4, r5, pc}
 80049c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80049c2:	b112      	cbz	r2, 80049ca <_raise_r+0x1e>
 80049c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80049c8:	b94b      	cbnz	r3, 80049de <_raise_r+0x32>
 80049ca:	4620      	mov	r0, r4
 80049cc:	f000 f830 	bl	8004a30 <_getpid_r>
 80049d0:	462a      	mov	r2, r5
 80049d2:	4601      	mov	r1, r0
 80049d4:	4620      	mov	r0, r4
 80049d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049da:	f000 b817 	b.w	8004a0c <_kill_r>
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d00a      	beq.n	80049f8 <_raise_r+0x4c>
 80049e2:	1c59      	adds	r1, r3, #1
 80049e4:	d103      	bne.n	80049ee <_raise_r+0x42>
 80049e6:	2316      	movs	r3, #22
 80049e8:	6003      	str	r3, [r0, #0]
 80049ea:	2001      	movs	r0, #1
 80049ec:	e7e7      	b.n	80049be <_raise_r+0x12>
 80049ee:	2400      	movs	r4, #0
 80049f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80049f4:	4628      	mov	r0, r5
 80049f6:	4798      	blx	r3
 80049f8:	2000      	movs	r0, #0
 80049fa:	e7e0      	b.n	80049be <_raise_r+0x12>

080049fc <raise>:
 80049fc:	4b02      	ldr	r3, [pc, #8]	; (8004a08 <raise+0xc>)
 80049fe:	4601      	mov	r1, r0
 8004a00:	6818      	ldr	r0, [r3, #0]
 8004a02:	f7ff bfd3 	b.w	80049ac <_raise_r>
 8004a06:	bf00      	nop
 8004a08:	2000000c 	.word	0x2000000c

08004a0c <_kill_r>:
 8004a0c:	b538      	push	{r3, r4, r5, lr}
 8004a0e:	4d07      	ldr	r5, [pc, #28]	; (8004a2c <_kill_r+0x20>)
 8004a10:	2300      	movs	r3, #0
 8004a12:	4604      	mov	r4, r0
 8004a14:	4608      	mov	r0, r1
 8004a16:	4611      	mov	r1, r2
 8004a18:	602b      	str	r3, [r5, #0]
 8004a1a:	f7fc fcc7 	bl	80013ac <_kill>
 8004a1e:	1c43      	adds	r3, r0, #1
 8004a20:	d102      	bne.n	8004a28 <_kill_r+0x1c>
 8004a22:	682b      	ldr	r3, [r5, #0]
 8004a24:	b103      	cbz	r3, 8004a28 <_kill_r+0x1c>
 8004a26:	6023      	str	r3, [r4, #0]
 8004a28:	bd38      	pop	{r3, r4, r5, pc}
 8004a2a:	bf00      	nop
 8004a2c:	20000244 	.word	0x20000244

08004a30 <_getpid_r>:
 8004a30:	f7fc bcb4 	b.w	800139c <_getpid>

08004a34 <__sread>:
 8004a34:	b510      	push	{r4, lr}
 8004a36:	460c      	mov	r4, r1
 8004a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a3c:	f000 f8a8 	bl	8004b90 <_read_r>
 8004a40:	2800      	cmp	r0, #0
 8004a42:	bfab      	itete	ge
 8004a44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a46:	89a3      	ldrhlt	r3, [r4, #12]
 8004a48:	181b      	addge	r3, r3, r0
 8004a4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a4e:	bfac      	ite	ge
 8004a50:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a52:	81a3      	strhlt	r3, [r4, #12]
 8004a54:	bd10      	pop	{r4, pc}

08004a56 <__swrite>:
 8004a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a5a:	461f      	mov	r7, r3
 8004a5c:	898b      	ldrh	r3, [r1, #12]
 8004a5e:	05db      	lsls	r3, r3, #23
 8004a60:	4605      	mov	r5, r0
 8004a62:	460c      	mov	r4, r1
 8004a64:	4616      	mov	r6, r2
 8004a66:	d505      	bpl.n	8004a74 <__swrite+0x1e>
 8004a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f000 f868 	bl	8004b44 <_lseek_r>
 8004a74:	89a3      	ldrh	r3, [r4, #12]
 8004a76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a7e:	81a3      	strh	r3, [r4, #12]
 8004a80:	4632      	mov	r2, r6
 8004a82:	463b      	mov	r3, r7
 8004a84:	4628      	mov	r0, r5
 8004a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a8a:	f000 b817 	b.w	8004abc <_write_r>

08004a8e <__sseek>:
 8004a8e:	b510      	push	{r4, lr}
 8004a90:	460c      	mov	r4, r1
 8004a92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a96:	f000 f855 	bl	8004b44 <_lseek_r>
 8004a9a:	1c43      	adds	r3, r0, #1
 8004a9c:	89a3      	ldrh	r3, [r4, #12]
 8004a9e:	bf15      	itete	ne
 8004aa0:	6560      	strne	r0, [r4, #84]	; 0x54
 8004aa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004aa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004aaa:	81a3      	strheq	r3, [r4, #12]
 8004aac:	bf18      	it	ne
 8004aae:	81a3      	strhne	r3, [r4, #12]
 8004ab0:	bd10      	pop	{r4, pc}

08004ab2 <__sclose>:
 8004ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ab6:	f000 b813 	b.w	8004ae0 <_close_r>
	...

08004abc <_write_r>:
 8004abc:	b538      	push	{r3, r4, r5, lr}
 8004abe:	4d07      	ldr	r5, [pc, #28]	; (8004adc <_write_r+0x20>)
 8004ac0:	4604      	mov	r4, r0
 8004ac2:	4608      	mov	r0, r1
 8004ac4:	4611      	mov	r1, r2
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	602a      	str	r2, [r5, #0]
 8004aca:	461a      	mov	r2, r3
 8004acc:	f7fc fca5 	bl	800141a <_write>
 8004ad0:	1c43      	adds	r3, r0, #1
 8004ad2:	d102      	bne.n	8004ada <_write_r+0x1e>
 8004ad4:	682b      	ldr	r3, [r5, #0]
 8004ad6:	b103      	cbz	r3, 8004ada <_write_r+0x1e>
 8004ad8:	6023      	str	r3, [r4, #0]
 8004ada:	bd38      	pop	{r3, r4, r5, pc}
 8004adc:	20000244 	.word	0x20000244

08004ae0 <_close_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	4d06      	ldr	r5, [pc, #24]	; (8004afc <_close_r+0x1c>)
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	4604      	mov	r4, r0
 8004ae8:	4608      	mov	r0, r1
 8004aea:	602b      	str	r3, [r5, #0]
 8004aec:	f7fc fcb1 	bl	8001452 <_close>
 8004af0:	1c43      	adds	r3, r0, #1
 8004af2:	d102      	bne.n	8004afa <_close_r+0x1a>
 8004af4:	682b      	ldr	r3, [r5, #0]
 8004af6:	b103      	cbz	r3, 8004afa <_close_r+0x1a>
 8004af8:	6023      	str	r3, [r4, #0]
 8004afa:	bd38      	pop	{r3, r4, r5, pc}
 8004afc:	20000244 	.word	0x20000244

08004b00 <_fstat_r>:
 8004b00:	b538      	push	{r3, r4, r5, lr}
 8004b02:	4d07      	ldr	r5, [pc, #28]	; (8004b20 <_fstat_r+0x20>)
 8004b04:	2300      	movs	r3, #0
 8004b06:	4604      	mov	r4, r0
 8004b08:	4608      	mov	r0, r1
 8004b0a:	4611      	mov	r1, r2
 8004b0c:	602b      	str	r3, [r5, #0]
 8004b0e:	f7fc fcac 	bl	800146a <_fstat>
 8004b12:	1c43      	adds	r3, r0, #1
 8004b14:	d102      	bne.n	8004b1c <_fstat_r+0x1c>
 8004b16:	682b      	ldr	r3, [r5, #0]
 8004b18:	b103      	cbz	r3, 8004b1c <_fstat_r+0x1c>
 8004b1a:	6023      	str	r3, [r4, #0]
 8004b1c:	bd38      	pop	{r3, r4, r5, pc}
 8004b1e:	bf00      	nop
 8004b20:	20000244 	.word	0x20000244

08004b24 <_isatty_r>:
 8004b24:	b538      	push	{r3, r4, r5, lr}
 8004b26:	4d06      	ldr	r5, [pc, #24]	; (8004b40 <_isatty_r+0x1c>)
 8004b28:	2300      	movs	r3, #0
 8004b2a:	4604      	mov	r4, r0
 8004b2c:	4608      	mov	r0, r1
 8004b2e:	602b      	str	r3, [r5, #0]
 8004b30:	f7fc fcab 	bl	800148a <_isatty>
 8004b34:	1c43      	adds	r3, r0, #1
 8004b36:	d102      	bne.n	8004b3e <_isatty_r+0x1a>
 8004b38:	682b      	ldr	r3, [r5, #0]
 8004b3a:	b103      	cbz	r3, 8004b3e <_isatty_r+0x1a>
 8004b3c:	6023      	str	r3, [r4, #0]
 8004b3e:	bd38      	pop	{r3, r4, r5, pc}
 8004b40:	20000244 	.word	0x20000244

08004b44 <_lseek_r>:
 8004b44:	b538      	push	{r3, r4, r5, lr}
 8004b46:	4d07      	ldr	r5, [pc, #28]	; (8004b64 <_lseek_r+0x20>)
 8004b48:	4604      	mov	r4, r0
 8004b4a:	4608      	mov	r0, r1
 8004b4c:	4611      	mov	r1, r2
 8004b4e:	2200      	movs	r2, #0
 8004b50:	602a      	str	r2, [r5, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f7fc fca4 	bl	80014a0 <_lseek>
 8004b58:	1c43      	adds	r3, r0, #1
 8004b5a:	d102      	bne.n	8004b62 <_lseek_r+0x1e>
 8004b5c:	682b      	ldr	r3, [r5, #0]
 8004b5e:	b103      	cbz	r3, 8004b62 <_lseek_r+0x1e>
 8004b60:	6023      	str	r3, [r4, #0]
 8004b62:	bd38      	pop	{r3, r4, r5, pc}
 8004b64:	20000244 	.word	0x20000244

08004b68 <__malloc_lock>:
 8004b68:	4801      	ldr	r0, [pc, #4]	; (8004b70 <__malloc_lock+0x8>)
 8004b6a:	f7ff bc15 	b.w	8004398 <__retarget_lock_acquire_recursive>
 8004b6e:	bf00      	nop
 8004b70:	20000238 	.word	0x20000238

08004b74 <__malloc_unlock>:
 8004b74:	4801      	ldr	r0, [pc, #4]	; (8004b7c <__malloc_unlock+0x8>)
 8004b76:	f7ff bc10 	b.w	800439a <__retarget_lock_release_recursive>
 8004b7a:	bf00      	nop
 8004b7c:	20000238 	.word	0x20000238

08004b80 <_malloc_usable_size_r>:
 8004b80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b84:	1f18      	subs	r0, r3, #4
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	bfbc      	itt	lt
 8004b8a:	580b      	ldrlt	r3, [r1, r0]
 8004b8c:	18c0      	addlt	r0, r0, r3
 8004b8e:	4770      	bx	lr

08004b90 <_read_r>:
 8004b90:	b538      	push	{r3, r4, r5, lr}
 8004b92:	4d07      	ldr	r5, [pc, #28]	; (8004bb0 <_read_r+0x20>)
 8004b94:	4604      	mov	r4, r0
 8004b96:	4608      	mov	r0, r1
 8004b98:	4611      	mov	r1, r2
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	602a      	str	r2, [r5, #0]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	f7fc fc1e 	bl	80013e0 <_read>
 8004ba4:	1c43      	adds	r3, r0, #1
 8004ba6:	d102      	bne.n	8004bae <_read_r+0x1e>
 8004ba8:	682b      	ldr	r3, [r5, #0]
 8004baa:	b103      	cbz	r3, 8004bae <_read_r+0x1e>
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	bd38      	pop	{r3, r4, r5, pc}
 8004bb0:	20000244 	.word	0x20000244

08004bb4 <_init>:
 8004bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb6:	bf00      	nop
 8004bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bba:	bc08      	pop	{r3}
 8004bbc:	469e      	mov	lr, r3
 8004bbe:	4770      	bx	lr

08004bc0 <_fini>:
 8004bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bc2:	bf00      	nop
 8004bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bc6:	bc08      	pop	{r3}
 8004bc8:	469e      	mov	lr, r3
 8004bca:	4770      	bx	lr
