<?xml version="1.0" encoding="utf-8"?><?workdir /Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf?><?workdir-uri file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf/?><?path2project?><?path2project-uri ./?><?path2rootmap-uri ./?><?doctype-public -//OASIS//DTD DITA Reference//EN?><?doctype-system reference.dtd?><reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" xmlns:dita-ot="http://dita-ot.sourceforge.net/ns/201007/dita-ot" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" domains="(topic reference) (topic abbrev-d) a(props deliveryTarget) (topic equation-d) (topic hazard-d) (topic hi-d) (topic indexing-d) (topic markup-d) (topic mathml-d) (topic pr-d) (topic relmgmt-d) (topic sw-d) (topic svg-d) (topic ui-d) (topic ut-d) (topic markup-d xml-d)" id="ste1440662673049" xml:lang="en-us" xtrc="reference:1;4:194" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">
  <title class="- topic/title " xtrc="title:1;5:33" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AArch64 system registers</title><titlealts class="- topic/titlealts "/>
  <shortdesc class="- topic/shortdesc " xtrc="shortdesc:1;6:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">This chapter describes the system registers in the AArch64 state.</shortdesc>
  <prolog class="- topic/prolog " xtrc="prolog:1;7:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">
    <publisherinformation class="- topic/publisher bookmap/publisherinformation " xtrc="publisherinformation:1;29:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <organization class="- topic/data bookmap/organization " xtrc="organization:1;30:70" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"> </organization>
            <published class="- topic/data bookmap/published " xtrc="published:1;31:64" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <publishtype class="- topic/data bookmap/publishtype " value="final" xtrc="publishtype:1;32:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </published>
        </publisherinformation><permissions class="- topic/permissions " view="nonconfidential" xtrc="permissions:1;35:75" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/><metadata class="- topic/metadata "><prodinfo class="- topic/prodinfo " xtrc="prodinfo:1;44:45" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <prodname class="- topic/prodname " xtrc="prodname:1;45:49" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">ARM Cortex-A76 Core</prodname>
            <vrmlist class="- topic/vrmlist " xtrc="vrmlist:1;46:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <vrm class="- topic/vrm " otherprops="hardware" version="0400" xtrc="vrm:1;47:81" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </vrmlist>
        </prodinfo></metadata>
  </prolog>
  <refbody class="- topic/body        reference/refbody " xtrc="refbody:1;10:59" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">
    <section class="- topic/section " xtrc="section:1;11:40" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/>
  </refbody>
<related-links class="- topic/related-links " xtrc="related-links:1;13:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925" xtrc="linkpool:1;13:112" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><linkpool class="- topic/linkpool " xtrc="linkpool:2;13:148" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><link class="- topic/link " format="dita" href="otn1469698999166.xml" role="child" scope="local" type="reference" xtrc="link:1;13:262" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:1;13:298" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AArch64 registers</linktext><desc class="- topic/desc " xtrc="desc:1;13:354" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">This chapter provides information about the AArch64 system registers     with <term class="- topic/term " outputclass="archterm" xtrc="term:1;13:483" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">implementation defined</term> bit fields and <term class="- topic/term " outputclass="archterm" xtrc="term:2;13:579" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">implementation defined</term> registers associated with the     core.</desc></link><link class="- topic/link " format="dita" href="yqi1479387756317.xml" role="child" scope="local" type="reference" xtrc="link:2;13:776" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:2;13:812" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Enyo/Deimos - AArch64 architectural system register summary</linktext><desc class="- topic/desc " xtrc="desc:2;13:910" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">This section describes the AArch64 architectural system registers 		implemented in the <ph class="- topic/ph " xtrc="ph:1;13:1021" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:1;13:1055" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:1;13:1092" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:2;13:1147" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> 		core.</desc></link><link class="- topic/link " format="dita" href="fxr1479387847713.xml" role="child" scope="local" type="reference" xtrc="link:3;13:1302" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:3;13:1338" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Enyo/Deimos - AArch64 implementation defined register summary</linktext><desc class="- topic/desc " xtrc="desc:3;13:1438" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">This section describes the AArch64 registers in the <ph class="- topic/ph " xtrc="ph:2;13:1514" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:3;13:1548" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:2;13:1585" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:4;13:1640" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core that are 		implementation defined.</desc></link><link class="- topic/link " format="dita" href="sbm1479387887957.xml" role="child" scope="local" type="reference" xtrc="link:4;13:1827" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:4;13:1863" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Enyo/Deimos - AArch64 registers by functional group</linktext><desc class="- topic/desc " xtrc="desc:4;13:1953" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></link><link class="- topic/link " format="dita" href="lau1443434506032.xml" role="child" scope="local" type="reference" xtrc="link:5;13:2322" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:5;13:2358" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ACTLR_EL1, Auxiliary Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:5;13:2439" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ACTLR_EL1 provides <term class="- topic/term " outputclass="archterm" xtrc="term:3;13:2509" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for execution at EL1 and     EL0.</desc></link><link class="- topic/link " format="dita" href="lau1443434705598.xml" role="child" scope="local" type="reference" xtrc="link:6;13:2734" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:6;13:2770" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ACTLR_EL2, Auxiliary Control Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:6;13:2851" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ACTLR_EL2 provides <term class="- topic/term " outputclass="archterm" xtrc="term:4;13:2925" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for EL2.</desc></link><link class="- topic/link " format="dita" href="lau1443434859896.xml" role="child" scope="local" type="reference" xtrc="link:7;13:3125" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:7;13:3161" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ACTLR_EL3, Auxiliary Control Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:7;13:3242" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ACTLR_EL3 provides <term class="- topic/term " outputclass="archterm" xtrc="term:5;13:3316" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for EL3.</desc></link><link class="- topic/link " format="dita" href="lau1443434960248.xml" role="child" scope="local" type="reference" xtrc="link:8;13:3516" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:8;13:3552" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR0_EL1, Auxiliary Fault Status Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:8;13:3640" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR0_EL1 provides additional <term class="- topic/term " outputclass="archterm" xtrc="term:6;13:3721" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> fault status information for exceptions     that are taken to EL1. In the <ph class="- topic/ph " xtrc="ph:3;13:3849" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:5;13:3883" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:3;13:3920" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:6;13:3975" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core, no additional information is provided for these exceptions. Therefore this register is     not used.</desc></link><link class="- topic/link " format="dita" href="joh1460539432217.xml" role="child" scope="local" type="reference" xtrc="link:9;13:4229" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:9;13:4265" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR0_EL2, Auxiliary Fault Status Register 0, EL2</linktext><desc class="- topic/desc " xtrc="desc:9;13:4353" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR0_EL2 provides additional <term class="- topic/term " outputclass="archterm" xtrc="term:7;13:4434" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> fault status information for exceptions     that are taken to EL2. </desc></link><link class="- topic/link " format="dita" href="joh1460541921485.xml" role="child" scope="local" type="reference" xtrc="link:10;13:4659" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:10;13:4695" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR0_EL3, Auxiliary Fault Status Register 0, EL3</linktext><desc class="- topic/desc " xtrc="desc:10;13:4783" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR0_EL3 provides additional <term class="- topic/term " outputclass="archterm" xtrc="term:8;13:4864" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> fault status information for 		exceptions that are taken to EL3. In the <ph class="- topic/ph " xtrc="ph:4;13:4990" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:7;13:5024" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:4;13:5061" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:8;13:5116" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core, no additional information is provided for these exceptions. 		Therefore this register is not used.</desc></link><link class="- topic/link " format="dita" href="lau1443434978778.xml" role="child" scope="local" type="reference" xtrc="link:11;13:5368" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:11;13:5404" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR1_EL1, Auxiliary Fault Status Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:11;13:5492" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR1_EL1 provides additional <term class="- topic/term " outputclass="archterm" xtrc="term:9;13:5573" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> fault status information for exceptions     that are taken to EL1. <ph class="- topic/ph " xtrc="ph:5;13:5694" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"> This register is not used in <ph class="- topic/ph " xtrc="ph:6;13:5748" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:9;13:5782" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:5;13:5819" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:10;13:5874" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph>.</ph></desc></link><link class="- topic/link " format="dita" href="joh1460545106712.xml" role="child" scope="local" type="reference" xtrc="link:12;13:6027" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:12;13:6063" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR1_EL2, Auxiliary Fault Status Register 1, EL2</linktext><desc class="- topic/desc " xtrc="desc:12;13:6151" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR1_EL2 provides additional <term class="- topic/term " outputclass="archterm" xtrc="term:10;13:6232" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> fault status information for exceptions     that are taken to EL2. <ph class="- topic/ph " xtrc="ph:7;13:6353" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">This register is not used in the <ph class="- topic/ph " xtrc="ph:8;13:6410" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:11;13:6444" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:6;13:6481" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:12;13:6536" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</ph></desc></link><link class="- topic/link " format="dita" href="joh1460549217620.xml" role="child" scope="local" type="reference" xtrc="link:13;13:6694" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:13;13:6730" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR1_EL3, Auxiliary Fault Status Register 1, EL3</linktext><desc class="- topic/desc " xtrc="desc:13;13:6818" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AFSR1_EL3 provides additional <term class="- topic/term " outputclass="archterm" xtrc="term:11;13:6899" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> fault status information for 		exceptions that are taken to EL3. This register is not used in the <ph class="- topic/ph " xtrc="ph:9;13:7051" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:13;13:7085" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:7;13:7122" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:14;13:7177" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="iwg1474024439306.xml" role="child" scope="local" type="reference" xtrc="link:14;13:7330" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:14;13:7366" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AIDR_EL1, Auxiliary ID Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:14;13:7441" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AIDR_EL1 provides <term class="- topic/term " outputclass="archterm" xtrc="term:12;13:7510" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> identification information. This register is not used in the <ph class="- topic/ph " xtrc="ph:10;13:7625" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:15;13:7659" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:8;13:7696" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:16;13:7751" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443435020386.xml" role="child" scope="local" type="reference" xtrc="link:15;13:7904" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:15;13:7940" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AMAIR_EL1, Auxiliary Memory Attribute Indirection Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:15;13:8042" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AMAIR_EL1 provides <term class="- topic/term " outputclass="archterm" xtrc="term:13;13:8112" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> memory attributes for the memory regions specified by MAIR_EL1.     This register is not used in the <ph class="- topic/ph " xtrc="ph:11;13:8267" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:17;13:8301" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:9;13:8338" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:18;13:8393" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443435042487.xml" role="child" scope="local" type="reference" xtrc="link:16;13:8546" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:16;13:8582" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:16;13:8684" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AMAIR_EL2 provides <term class="- topic/term " outputclass="archterm" xtrc="term:14;13:8754" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> memory attributes for the memory regions specified by MAIR_EL2.     This register is not used in the <ph class="- topic/ph " xtrc="ph:12;13:8909" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:19;13:8943" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:10;13:8980" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:20;13:9035" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443435060354.xml" role="child" scope="local" type="reference" xtrc="link:17;13:9188" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:17;13:9224" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:17;13:9326" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">AMAIR_EL3 provides <term class="- topic/term " outputclass="archterm" xtrc="term:15;13:9396" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> memory attributes for the memory regions specified by 		MAIR_EL3. This register is not used in the <ph class="- topic/ph " xtrc="ph:13;13:9549" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:21;13:9583" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:11;13:9620" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:22;13:9675" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="tny1472108072714.xml" role="child" scope="local" type="reference" xtrc="link:18;13:9828" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:18;13:9865" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/><desc class="- topic/desc " xtrc="desc:18;13:9894" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/></link><link class="- topic/link " format="dita" href="mvh1472107452815.xml" role="child" scope="local" type="reference" xtrc="link:19;13:10015" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:19;13:10052" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/><desc class="- topic/desc " xtrc="desc:19;13:10081" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/></link><link class="- topic/link " format="dita" href="sds1472108520645.xml" role="child" scope="local" type="reference" xtrc="link:20;13:10202" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:20;13:10239" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/><desc class="- topic/desc " xtrc="desc:20;13:10268" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/></link><link class="- topic/link " format="dita" href="olf1472106808180.xml" role="child" scope="local" type="reference" xtrc="link:21;13:10389" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:21;13:10426" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/><desc class="- topic/desc " xtrc="desc:21;13:10455" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/></link><link class="- topic/link " format="dita" href="vqi1472110158664.xml" role="child" scope="local" type="reference" xtrc="link:22;13:10576" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:22;13:10613" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/><desc class="- topic/desc " xtrc="desc:22;13:10642" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"/></link><link class="- topic/link " format="dita" href="way1460466410970.xml" role="child" scope="local" type="reference" xtrc="link:23;13:10763" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:23;13:10799" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CCSIDR_EL1, Cache Size ID Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:23;13:10877" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CCSIDR_EL1 provides information about the architecture of the 		currently selected cache.</desc></link><link class="- topic/link " format="dita" href="rcp1473770576256.xml" role="child" scope="local" type="reference" xtrc="link:24;13:11098" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:24;13:11134" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CLIDR_EL1, Cache Level ID Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:24;13:11212" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CLIDR_EL1 identifies the type of cache, or caches, implemented at each level, up to a maximum of     seven levels.</desc></link><link class="- topic/link " format="dita" href="dav1465210368714.xml" role="child" scope="local" type="reference" xtrc="link:25;13:11458" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:25;13:11494" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPACR_EL1, Architectural Feature Access Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:25;13:11594" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPACR_EL1 controls access to trace functionality and access to     registers associated with Advanced SIMD and floating-point execution.</desc></link><link class="- topic/link " format="dita" href="lau1443435380910.xml" role="child" scope="local" type="reference" xtrc="link:26;13:11862" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:26;13:11898" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPTR_EL2, Architectural Feature Trap Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:26;13:11987" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPTR_EL2 controls trapping to EL2 for accesses to CPACR, trace     functionality and registers associated with Advanced SIMD and floating-point execution. It also     controls EL2 access to this functionality.</desc></link><link class="- topic/link " format="dita" href="lau1443435456167.xml" role="child" scope="local" type="reference" xtrc="link:27;13:12328" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:27;13:12364" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPTR_EL3, Architectural Feature Trap Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:27;13:12453" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPTR_EL3 controls trapping to EL3 of access to CPACR_EL1, CPTR_EL2, trace functionality and 		registers associated with Advanced SIMD and floating-point execution.</desc></link><link class="- topic/link " format="dita" href="lau1443435659568.xml" role="child" scope="local" type="reference" xtrc="link:28;13:12748" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:28;13:12784" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUACTLR_EL1, CPU Auxiliary Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:28;13:12872" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUACTLR_EL1 provides <term class="- topic/term " outputclass="archterm" xtrc="term:16;13:12949" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for the core.</desc></link><link class="- topic/link " format="dita" href="ftg1469778004136.xml" role="child" scope="local" type="reference" xtrc="link:29;13:13154" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:29;13:13190" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUACTLR2_EL1, CPU Auxiliary Control Register 2, EL1</linktext><desc class="- topic/desc " xtrc="desc:29;13:13281" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUACTLR2_EL1 provides <term class="- topic/term " outputclass="archterm" xtrc="term:17;13:13359" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for the core. </desc></link><link class="- topic/link " format="dita" href="dcs1494593701173.xml" role="child" scope="local" type="reference" xtrc="link:30;13:13565" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:30;13:13601" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUACTLR3_EL1, CPU Auxiliary Control Register 3, EL1</linktext><desc class="- topic/desc " xtrc="desc:30;13:13692" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUACTLR3_EL1 provides <term class="- topic/term " outputclass="archterm" xtrc="term:18;13:13770" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for the core. </desc></link><link class="- topic/link " format="dita" href="joh1460102853477.xml" role="child" scope="local" type="reference" xtrc="link:31;13:13976" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:31;13:14012" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUCFR_EL1, CPU Configuration Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:31;13:14094" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUCFR_EL1 provides configuration information for the core. </desc></link><link class="- topic/link " format="dita" href="vrj1494872408498.xml" role="child" scope="local" type="reference" xtrc="link:32;13:14286" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:32;13:14322" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUECTLR_EL1, CPU Extended Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:32;13:14409" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUECTLR_EL1 provides additional <term class="- topic/term " outputclass="archterm" xtrc="term:19;13:14497" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options 		for the core.</desc></link><link class="- topic/link " format="dita" href="etz1494315856829.xml" role="child" scope="local" type="reference" xtrc="link:33;13:14704" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:33;13:14740" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUPCR_EL3, CPU Private Control Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:33;13:14824" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUPCR_EL3 provides <term class="- topic/term " outputclass="archterm" xtrc="term:20;13:14899" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for the 		core.</desc></link><link class="- topic/link " format="dita" href="xcz1494316026689.xml" role="child" scope="local" type="reference" xtrc="link:34;13:15106" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:34;13:15142" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUPMR_EL3, CPU Private Mask Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:34;13:15223" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUPMR_EL3 provides <term class="- topic/term " outputclass="archterm" xtrc="term:21;13:15298" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for the 		core.</desc></link><link class="- topic/link " format="dita" href="wiw1494315880432.xml" role="child" scope="local" type="reference" xtrc="link:35;13:15505" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:35;13:15541" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUPOR_EL3, CPU Private Operation Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:35;13:15627" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUPOR_EL3 provides <term class="- topic/term " outputclass="archterm" xtrc="term:22;13:15702" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for the 		core.</desc></link><link class="- topic/link " format="dita" href="rrm1494315735139.xml" role="child" scope="local" type="reference" xtrc="link:36;13:15909" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:36;13:15945" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUPSELR_EL3, CPU Private Selection Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:36;13:16033" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUPSELR_EL3 provides <term class="- topic/term " outputclass="archterm" xtrc="term:23;13:16110" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> configuration and control options for the 		core.</desc></link><link class="- topic/link " format="dita" href="joh1457541801121.xml" role="child" scope="local" type="reference" xtrc="link:37;13:16317" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:37;13:16353" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CPUPWRCTLR_EL1, Power Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:37;13:16435" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CPUPWRCTLR_EL1 provides information about power control support for     the core.</desc></link><link class="- topic/link " format="dita" href="lau1443435521428.xml" role="child" scope="local" type="reference" xtrc="link:38;13:16648" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:38;13:16684" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CSSELR_EL1, Cache Size Selection Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:38;13:16769" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CSSELR_EL1 selects the current Cache Size ID Register (CCSIDR_EL1), by     specifying:</desc></link><link class="- topic/link " format="dita" href="lau1443435580346.xml" role="child" scope="local" type="reference" xtrc="link:39;13:16983" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:39;13:17019" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">CTR_EL0, Cache Type Register, EL0</linktext><desc class="- topic/desc " xtrc="desc:39;13:17091" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The CTR_EL0 provides information about the architecture of the     caches.</desc></link><link class="- topic/link " format="dita" href="lau1443436033950.xml" role="child" scope="local" type="reference" xtrc="link:40;13:17293" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:40;13:17329" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">DCZID_EL0, Data Cache Zero ID Register, EL0</linktext><desc class="- topic/desc " xtrc="desc:40;13:17411" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The DCZID_EL0 indicates the block size written with byte values of zero     by the <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:1;13:17534" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">DC ZVA</codeph> (Data Cache Zero by Address) system     instruction.</desc></link><link class="- topic/link " format="dita" href="lau1457099740111.xml" role="child" scope="local" type="reference" xtrc="link:41;13:17730" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:41;13:17766" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">DISR_EL1, Deferred Interrupt Status Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:41;13:17854" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The DISR_EL1 records the SError interrupts consumed by an <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:2;13:17952" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ESB</codeph> instruction. </desc></link><link class="- topic/link " format="dita" href="joh1445957247614.xml" role="child" scope="local" type="reference" xtrc="link:42;13:18106" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:42;13:18142" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERRIDR_EL1, Error ID Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:42;13:18215" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ERRIDR_EL1 defines the number of error record registers.</desc></link><link class="- topic/link " format="dita" href="joh1445869586820.xml" role="child" scope="local" type="reference" xtrc="link:43;13:18403" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:43;13:18439" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERRSELR_EL1, Error Record Select Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:43;13:18524" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ERRSELR_EL1 selects which error record should be accessed through the Error Record     system registers. This register is not reset on a warm reset.</desc></link><link class="- topic/link " format="dita" href="lau1456920542757.xml" role="child" scope="local" type="reference" xtrc="link:44;13:18804" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:44;13:18840" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXADDR_EL1, Selected Error Record Address Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:44;13:18935" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXADDR_EL1 accesses the ERR&lt;n&gt;ADDR address register for 		the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920378552.xml" role="child" scope="local" type="reference" xtrc="link:45;13:19182" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:45;13:19218" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXCTLR_EL1, Selected Error Record Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:45;13:19313" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXCTLR_EL1 accesses the ERR&lt;n&gt;CTLR control register     for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920298397.xml" role="child" scope="local" type="reference" xtrc="link:46;13:19562" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:46;13:19598" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXFR_EL1, Selected Error Record Feature Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:46;13:19691" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXFR_EL1 accesses the ERR&lt;n&gt;FR feature register for the 		error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920606253.xml" role="child" scope="local" type="reference" xtrc="link:47;13:19934" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:47;13:19970" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:47;13:20074" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXMISC0_EL1 accesses the ERR&lt;n&gt;MISC0 register for the 		error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920674327.xml" role="child" scope="local" type="reference" xtrc="link:48;13:20315" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:48;13:20351" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:48;13:20455" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXMISC1_EL1 accesses the ERR&lt;n&gt;MISC1 miscellaneous 		register 1 for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="joh1460047172751.xml" role="child" scope="local" type="reference" xtrc="link:49;13:20712" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:49;13:20748" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXPFGCDN_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:49;13:20865" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXPFGCDN_EL1 accesses the ERR&lt;n&gt;PFGCND register for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="joh1460039575404.xml" role="child" scope="local" type="reference" xtrc="link:50;13:21106" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:50;13:21142" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXPFGCTL_EL1, Selected Error Pseudo Fault Generation Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:50;13:21256" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXPFGCTL_EL1 accesses the ERR&lt;n&gt;PFGCTL register for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="joh1460036786483.xml" role="child" scope="local" type="reference" xtrc="link:51;13:21497" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:51;13:21533" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXPFGF_EL1, Selected Pseudo Fault Generation Feature Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:51;13:21639" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXPFGF_EL1 accesses the ERR&lt;n&gt;PFGF register for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920454319.xml" role="child" scope="local" type="reference" xtrc="link:52;13:21876" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:52;13:21912" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:52;13:22016" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Register ERXSTATUS_EL1 accesses the ERR&lt;n&gt;STATUS primary status 		register for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="dav1465221618420.xml" role="child" scope="local" type="reference" xtrc="link:53;13:22274" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:53;13:22310" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ESR_EL1, Exception Syndrome Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:53;13:22390" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ESR_EL1 holds syndrome information for an exception taken to EL1.</desc></link><link class="- topic/link " format="dita" href="lau1443436180070.xml" role="child" scope="local" type="reference" xtrc="link:54;13:22587" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:54;13:22623" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ESR_EL2, Exception Syndrome Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:54;13:22703" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ESR_EL2 holds syndrome information for an exception taken to     EL2.</desc></link><link class="- topic/link " format="dita" href="dav1465225143645.xml" role="child" scope="local" type="reference" xtrc="link:55;13:22904" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:55;13:22940" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ESR_EL3, Exception Syndrome Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:55;13:23020" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ESR_EL3 holds syndrome information for an exception taken to EL3.</desc></link><link class="- topic/link " format="dita" href="lau1443436573879.xml" role="child" scope="local" type="reference" xtrc="link:56;13:23217" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:56;13:23253" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">HACR_EL2, Hyp Auxiliary Configuration Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:56;13:23343" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">HACR_EL2 controls trapping to EL2 of <term class="- topic/term " outputclass="archterm" xtrc="term:24;13:23431" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> aspects of Non-secure EL1 or EL0     operation. This register is not used in the <ph class="- topic/ph " xtrc="ph:14;13:23566" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:23;13:23600" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:12;13:23637" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:24;13:23692" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443436588351.xml" role="child" scope="local" type="reference" xtrc="link:57;13:23845" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:57;13:23881" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">HCR_EL2, Hypervisor Configuration Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:57;13:23967" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The HCR_EL2 provides configuration control for virtualization, including     whether various Non-secure operations are trapped to EL2.</desc></link><link class="- topic/link " format="dita" href="xmg1473840260163.xml" role="child" scope="local" type="reference" xtrc="link:58;13:24229" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:58;13:24265" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0</linktext><desc class="- topic/desc " xtrc="desc:58;13:24357" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The core does not use this register, ID_AA64AFR0_EL1 is <term class="- topic/term " outputclass="archterm" xtrc="term:25;13:24464" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">RES0</term>.</desc></link><link class="- topic/link " format="dita" href="nbo1473840335573.xml" role="child" scope="local" type="reference" xtrc="link:59;13:24604" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:59;13:24640" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1</linktext><desc class="- topic/desc " xtrc="desc:59;13:24732" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The core does not use this register, ID_AA64AFR0_EL1 is <term class="- topic/term " outputclass="archterm" xtrc="term:26;13:24839" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">RES0</term>.</desc></link><link class="- topic/link " format="dita" href="lau1443436888356.xml" role="child" scope="local" type="reference" xtrc="link:60;13:24979" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:60;13:25015" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:60;13:25108" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Provides top-level information about the debug system in 		AArch64.</desc></link><link class="- topic/link " format="dita" href="upk1473840155926.xml" role="child" scope="local" type="reference" xtrc="link:61;13:25303" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:61;13:25339" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:61;13:25432" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">This register is reserved for future expansion of top level information 		about the debug system in AArch64 state. </desc></link><link class="- topic/link " format="dita" href="geo1449222875800.xml" role="child" scope="local" type="reference" xtrc="link:62;13:25675" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:62;13:25711" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:62;13:25817" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_AA64ISAR0_EL1 provides information about the instructions 		implemented in AArch64 state, including the instructions that are provided by the 		Cryptographic Extension. </desc></link><link class="- topic/link " format="dita" href="joh1445355870288.xml" role="child" scope="local" type="reference" xtrc="link:63;13:26121" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:63;13:26157" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:63;13:26263" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_AA64ISAR1_EL1 provides information about the instructions implemented in AArch64 		state.</desc></link><link class="- topic/link " format="dita" href="lau1443437067853.xml" role="child" scope="local" type="reference" xtrc="link:64;13:26487" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:64;13:26523" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:64;13:26624" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_AA64MMFR0_EL1 provides information about the implemented memory model and memory management 		support in the AArch64 Execution state.</desc></link><link class="- topic/link " format="dita" href="joh1445336307712.xml" role="child" scope="local" type="reference" xtrc="link:65;13:26892" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:65;13:26928" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:65;13:27029" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_AA64MMFR1_EL1 provides information about the implemented memory model and memory management 		support in the AArch64 Execution state.</desc></link><link class="- topic/link " format="dita" href="joh1445344391305.xml" role="child" scope="local" type="reference" xtrc="link:66;13:27297" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:66;13:27333" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2, EL1</linktext><desc class="- topic/desc " xtrc="desc:66;13:27434" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_AA64MMFR2_EL1 provides information about the implemented memory 		model and memory management support in the AArch64 Execution state. </desc></link><link class="- topic/link " format="dita" href="lau1443437525908.xml" role="child" scope="local" type="reference" xtrc="link:67;13:27703" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:67;13:27739" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:67;13:27836" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_AA64PFR0_EL1 provides additional information about implemented 		core features in AArch64.</desc></link><link class="- topic/link " format="dita" href="erd1531743484728.xml" role="child" scope="local" type="reference" xtrc="link:68;13:28061" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:68;13:28097" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:68;13:28194" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_AA64PFR1_EL1 provides additional information about implemented 		core features in AArch64.</desc></link><link class="- topic/link " format="dita" href="lau1443437677599.xml" role="child" scope="local" type="reference" xtrc="link:69;13:28419" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:69;13:28455" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:69;13:28548" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_AFR0_EL1 provides information about the <term class="- topic/term " outputclass="archterm" xtrc="term:27;13:28646" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> features of the PE in AArch32. This register is not used in the <ph class="- topic/ph " xtrc="ph:15;13:28764" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:25;13:28798" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:13;13:28835" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:26;13:28890" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443437728306.xml" role="child" scope="local" type="reference" xtrc="link:70;13:29043" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:70;13:29079" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_DFR0_EL1, AArch32 Debug Feature Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:70;13:29168" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_DFR0_EL1 provides top-level information about the debug system in     AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443437809604.xml" role="child" scope="local" type="reference" xtrc="link:71;13:29381" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:71;13:29417" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:71;13:29519" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_ISAR0_EL1 provides information about the instruction sets implemented by the core in 		AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443437895509.xml" role="child" scope="local" type="reference" xtrc="link:72;13:29749" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:72;13:29785" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:72;13:29887" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_ISAR1_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445407754.xml" role="child" scope="local" type="reference" xtrc="link:73;13:30119" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:73;13:30155" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1</linktext><desc class="- topic/desc " xtrc="desc:73;13:30257" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_ISAR2_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445482819.xml" role="child" scope="local" type="reference" xtrc="link:74;13:30489" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:74;13:30525" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1</linktext><desc class="- topic/desc " xtrc="desc:74;13:30627" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_ISAR3_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445566298.xml" role="child" scope="local" type="reference" xtrc="link:75;13:30859" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:75;13:30895" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1</linktext><desc class="- topic/desc " xtrc="desc:75;13:30997" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_ISAR4_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445664210.xml" role="child" scope="local" type="reference" xtrc="link:76;13:31229" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:76;13:31265" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1</linktext><desc class="- topic/desc " xtrc="desc:76;13:31367" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_ISAR5_EL1 provides information about the instruction sets that     the core implements.</desc></link><link class="- topic/link " format="dita" href="nwd1493817464437.xml" role="child" scope="local" type="reference" xtrc="link:77;13:31589" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:77;13:31625" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1</linktext><desc class="- topic/desc " xtrc="desc:77;13:31727" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_ISAR6_EL1 provides information about the instruction sets that     the core implements.</desc></link><link class="- topic/link " format="dita" href="lau1443445754052.xml" role="child" scope="local" type="reference" xtrc="link:78;13:31949" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:78;13:31985" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:78;13:32082" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_MMFR0_EL1 provides information about the memory model and memory management support in 		AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445820394.xml" role="child" scope="local" type="reference" xtrc="link:79;13:32314" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:79;13:32350" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:79;13:32447" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_MMFR1_EL1 provides information about the memory model and memory     management support in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445885040.xml" role="child" scope="local" type="reference" xtrc="link:80;13:32681" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:80;13:32717" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1</linktext><desc class="- topic/desc " xtrc="desc:80;13:32814" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_MMFR2_EL1 provides information about the implemented memory model     and memory management support in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445969299.xml" role="child" scope="local" type="reference" xtrc="link:81;13:33060" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:81;13:33096" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1</linktext><desc class="- topic/desc " xtrc="desc:81;13:33193" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_MMFR3_EL1 provides information about the memory model and memory     management support in AArch32.</desc></link><link class="- topic/link " format="dita" href="joh1445266072993.xml" role="child" scope="local" type="reference" xtrc="link:82;13:33427" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:82;13:33463" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1</linktext><desc class="- topic/desc " xtrc="desc:82;13:33560" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_MMFR4_EL1 provides information about the memory model and memory     management support in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443446043975.xml" role="child" scope="local" type="reference" xtrc="link:83;13:33794" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:83;13:33830" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:83;13:33923" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_PFR0_EL1 provides top-level information about the instruction     sets supported by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1465368686940.xml" role="child" scope="local" type="reference" xtrc="link:84;13:34162" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:84;13:34198" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_PFR1_EL1, AArch32 Processor Feature Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:84;13:34291" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_PFR1_EL1 provides information about the programmers model and architecture extensions 		supported by the core.</desc></link><link class="- topic/link " format="dita" href="uio1522946473820.xml" role="child" scope="local" type="reference" xtrc="link:85;13:34536" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:85;13:34572" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1</linktext><desc class="- topic/desc " xtrc="desc:85;13:34665" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The ID_PFR2_EL1 provides information about the programmers model and architecture extensions supported by the core.</desc></link><link class="- topic/link " format="dita" href="lau1457001994468.xml" role="child" scope="local" type="reference" xtrc="link:86;13:34908" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:86;13:34944" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">LORC_EL1, LORegion Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:86;13:35023" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The LORC_EL1 register enables and disables LORegions, and selects the 		current LORegion descriptor.</desc></link><link class="- topic/link " format="dita" href="lau1457002069712.xml" role="child" scope="local" type="reference" xtrc="link:87;13:35251" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:87;13:35287" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">LORID_EL1, LORegion ID Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:87;13:35362" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The LORID_EL1 ID register indicates the supported number of LORegions and 		LORegion descriptors.</desc></link><link class="- topic/link " format="dita" href="lau1457001925663.xml" role="child" scope="local" type="reference" xtrc="link:88;13:35587" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:88;13:35623" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">LORN_EL1, LORegion Number Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:88;13:35701" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The LORN_EL1 register holds the number of the LORegion described in the 		current LORegion descriptor selected by LORC_EL1.DS.</desc></link><link class="- topic/link " format="dita" href="lau1443447162708.xml" role="child" scope="local" type="reference" xtrc="link:89;13:35955" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:89;13:35991" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">MDCR_EL3, Monitor Debug Configuration Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:89;13:36081" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The MDCR_EL3 provides configuration options for Security to self-hosted     debug.</desc></link><link class="- topic/link " format="dita" href="mel1474024504742.xml" role="child" scope="local" type="reference" xtrc="link:90;13:36291" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:90;13:36327" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">MIDR_EL1, Main ID Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:90;13:36397" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The MIDR_EL1 provides identification information for the core,     including an implementer code for the device and a device ID number.</desc></link><link class="- topic/link " format="dita" href="lau1443447573920.xml" role="child" scope="local" type="reference" xtrc="link:91;13:36660" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:91;13:36696" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">MPIDR_EL1, Multiprocessor Affinity Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:91;13:36783" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The MPIDR_EL1 provides an additional core identification mechanism for     scheduling purposes in a cluster.</desc></link><link class="- topic/link " format="dita" href="lau1443447647886.xml" role="child" scope="local" type="reference" xtrc="link:92;13:37019" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:92;13:37055" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">PAR_EL1, Physical Address Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:92;13:37133" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The PAR_EL1 returns the output address from an address translation     instruction that executed successfully, or fault information if the instruction did not execute     successfully.</desc></link><link class="- topic/link " format="dita" href="lau1443447751652.xml" role="child" scope="local" type="reference" xtrc="link:93;13:37445" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:93;13:37481" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">REVIDR_EL1, Revision ID Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:93;13:37557" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The REVIDR_EL1 provides revision information, additional to MIDR_EL1,     that identifies minor fixes (errata) which might be present in a specific implementation of the     <ph class="- topic/ph " xtrc="ph:16;13:37755" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><keyword class="- topic/keyword " xtrc="keyword:27;13:37789" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:14;13:37826" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:28;13:37881" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443447832537.xml" role="child" scope="local" type="reference" xtrc="link:94;13:38034" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:94;13:38070" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">RMR_EL3, Reset Management Register</linktext><desc class="- topic/desc " xtrc="desc:94;13:38143" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The RMR_EL3 controls the execution state that the core boots into and     allows request of a Warm reset.</desc></link><link class="- topic/link " format="dita" href="zua1470316645250.xml" role="child" scope="local" type="reference" xtrc="link:95;13:38376" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:95;13:38412" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">RVBAR_EL3, Reset Vector Base Address Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:95;13:38501" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">RVBAR_EL3 contains the <term class="- topic/term " outputclass="archterm" xtrc="term:28;13:38575" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">IMPLEMENTATION DEFINED</term> address that execution starts from after reset.</desc></link><link class="- topic/link " format="dita" href="pat1465329960099.xml" role="child" scope="local" type="reference" xtrc="link:96;13:38780" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:96;13:38816" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">SCTLR_EL1, System Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:96;13:38894" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The SCTLR_EL1 provides top-level control of the system, including its     memory system, at EL1 and EL0.</desc></link><link class="- topic/link " format="dita" href="lau1443448134151.xml" role="child" scope="local" type="reference" xtrc="link:97;13:39126" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:97;13:39162" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">SCTLR_EL2, System Control Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:97;13:39240" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The SCTLR_EL2 provides top-level control of the system, including its     memory system at EL2.</desc></link><link class="- topic/link " format="dita" href="pat1465328816361.xml" role="child" scope="local" type="reference" xtrc="link:98;13:39463" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:98;13:39499" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">SCTLR_EL3, System Control Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:98;13:39577" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The SCTLR_EL3 provides top-level control of the system, including its 		memory system at EL3. </desc></link><link class="- topic/link " format="dita" href="lau1443448377025.xml" role="child" scope="local" type="reference" xtrc="link:99;13:39799" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:99;13:39835" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TCR_EL1, Translation Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:99;13:39916" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The TCR_EL1 determines which Translation Base registers define the base     address register for a translation table walk required for stage 1 translation of a memory     access from EL0 or EL1 and holds cacheability and shareability information.</desc></link><link class="- topic/link " format="dita" href="lau1458646790614.xml" role="child" scope="local" type="reference" xtrc="link:100;13:40290" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:100;13:40326" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TCR_EL2, Translation Control Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:100;13:40407" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The TCR_EL2 controls translation table walks required for stage 1     translation of a memory access from EL2 and holds cacheability and shareability     information.</desc></link><link class="- topic/link " format="dita" href="lau1458646804810.xml" role="child" scope="local" type="reference" xtrc="link:101;13:40701" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:101;13:40737" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TCR_EL3, Translation Control Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:101;13:40818" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The TCR_EL3 controls translation table walks required for stage 1     translation of memory accesses from EL3 and holds cacheability and shareability information for     the accesses.</desc></link><link class="- topic/link " format="dita" href="lau1458646818196.xml" role="child" scope="local" type="reference" xtrc="link:102;13:41129" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:102;13:41165" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TTBR0_EL1, Translation Table Base Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:102;13:41253" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The TTBR0_EL1 holds the base address of translation table 0, and     information about the memory it occupies. This is one of the translation tables for the stage 1     translation of memory accesses from modes other than Hyp mode.</desc></link><link class="- topic/link " format="dita" href="lau1457341284380.xml" role="child" scope="local" type="reference" xtrc="link:103;13:41612" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:103;13:41648" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TTBR0_EL2, Translation Table Base Register 0, EL2</linktext><desc class="- topic/desc " xtrc="desc:103;13:41736" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The TTBR0_EL2 holds the base address of the translation table for 		the stage 1 translation of memory accesses from EL2.</desc></link><link class="- topic/link " format="dita" href="lau1458646847626.xml" role="child" scope="local" type="reference" xtrc="link:104;13:41984" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:104;13:42020" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TTBR0_EL3, Translation Table Base Register 0, EL3</linktext><desc class="- topic/desc " xtrc="desc:104;13:42108" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The TTBR0_EL3 holds the base address of the translation table for the     stage 1 translation of memory accesses from EL3.</desc></link><link class="- topic/link " format="dita" href="lau1458646831483.xml" role="child" scope="local" type="reference" xtrc="link:105;13:42358" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:105;13:42394" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TTBR1_EL1, Translation Table Base Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:105;13:42482" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The TTBR1_EL1 holds the base address of translation table 1, and     information about the memory it occupies. This is one of the translation tables for the stage 1     translation of memory accesses at EL0 and EL1.</desc></link><link class="- topic/link " format="dita" href="lau1457341307460.xml" role="child" scope="local" type="reference" xtrc="link:106;13:42825" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:106;13:42861" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TTBR1_EL2, Translation Table Base Register 1, EL2</linktext><desc class="- topic/desc " xtrc="desc:106;13:42949" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">TTBR1_EL2 has the same format and contents as TTBR1_EL1. </desc></link><link class="- topic/link " format="dita" href="lau1457099519678.xml" role="child" scope="local" type="reference" xtrc="link:107;13:43134" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:107;13:43170" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">VDISR_EL2, Virtual Deferred Interrupt Status Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:107;13:43267" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The VDISR_EL2 records that a virtual SError interrupt has been consumed 		by an <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:3;13:43387" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">ESB</codeph> instruction executed at Non-secure 		EL1.</desc></link><link class="- topic/link " format="dita" href="mnw1478964168395.xml" role="child" scope="local" type="reference" xtrc="link:108;13:43569" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:108;13:43605" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">VSESR_EL2, Virtual SError Exception Syndrome Register (Ares Specific)</linktext><desc class="- topic/desc " xtrc="desc:108;13:43713" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The VSESR_EL2 provides the syndrome value reported to software on taking 		a virtual SError interrupt exception.</desc></link><link class="- topic/link " format="dita" href="lau1443449236544.xml" role="child" scope="local" type="reference" xtrc="link:109;13:43953" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:109;13:43989" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">VTCR_EL2, Virtualization Translation Control Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:109;13:44086" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">The VTCR_EL2 controls the translation table walks required for the stage     2 translation of memory accesses from Non-secure EL0 and EL1.</desc></link><link class="- topic/link " format="dita" href="lau1457340777806.xml" role="child" scope="local" type="reference" xtrc="link:110;13:44352" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:110;13:44388" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">VTTBR_EL2, Virtualization Translation Table Base Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:110;13:44489" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662673049.xml">VTTBR_EL2 holds the base address of the translation table for the stage 2 		translation of memory accesses from Non-secure EL0 and EL1.</desc></link></linkpool></linkpool></related-links></reference>