(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "CoreAndRAM")
  (DATE "Sun Oct 30 18:54:50 2016")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.20131013")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<7\>\/Core\/alu\/Madd_n0040_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<7\>\/Core\/alu\/Madd_n0040_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<7\>\/Core\/alu\/Madd_n0040_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<7\>\/Core\/alu\/Madd_n0040_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (459:459:854)(459:459:854))
          (PORT ADR5 (464:464:841)(464:464:841))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (770:770:1319)(770:770:1319))
          (PORT ADR5 (329:329:626)(329:329:626))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (459:459:820)(459:459:820))
          (PORT ADR4 (557:557:1013)(557:557:1013))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (767:767:1309)(767:767:1309))
          (PORT ADR2 (724:724:1280)(724:724:1280))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_equal_6_o_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (444:444:751)(444:444:751))
          (PORT ADR3 (634:634:1073)(634:634:1073))
          (PORT ADR1 (931:931:1450)(931:931:1450))
          (PORT ADR0 (877:877:1411)(877:877:1411))
          (PORT ADR4 (1049:1049:1684)(1049:1049:1684))
          (PORT ADR2 (732:732:1153)(732:732:1153))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_equal_6_o_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_equal_6_o_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (833:833:1408)(833:833:1408))
          (PORT ADR2 (513:513:906)(513:513:906))
          (PORT ADR0 (708:708:1223)(708:708:1223))
          (PORT ADR3 (625:625:1088)(625:625:1088))
          (PORT ADR1 (684:684:1134)(684:684:1134))
          (PORT ADR5 (733:733:1186)(733:733:1186))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_equal_6_o_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (762:762:1350)(762:762:1350))
          (PORT ADR5 (644:644:1177)(644:644:1177))
          (PORT ADR4 (724:724:1256)(724:724:1256))
          (PORT ADR1 (844:844:1482)(844:844:1482))
          (PORT ADR3 (648:648:1146)(648:648:1146))
          (PORT ADR2 (757:757:1324)(757:757:1324))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_equal_6_o_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1108:1108:1839)(1108:1108:1839))
          (PORT ADR5 (1103:1103:1821)(1103:1103:1821))
          (PORT ADR1 (1033:1033:1630)(1033:1033:1630))
          (PORT ADR0 (1216:1216:1975)(1216:1216:1975))
          (PORT ADR4 (849:849:1452)(849:849:1452))
          (PORT ADR3 (1205:1205:1917)(1205:1205:1917))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/n0040\<15\>\/Core\/alu\/n0040\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/n0040\<15\>\/Core\/alu\/n0040\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/n0040\<15\>\/Core\/alu\/n0040\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/n0040\<15\>\/Core\/alu\/n0040\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (781:781:1256)(781:781:1256))
          (PORT ADR5 (601:601:966)(601:601:966))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Madd_n0040_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (903:903:1455)(903:903:1455))
          (PORT ADR4 (626:626:1044)(626:626:1044))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (968:968:1533)(968:968:1533))
          (PORT ADR4 (918:918:1451)(918:918:1451))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (893:893:1388)(893:893:1388))
          (PORT ADR5 (1110:1110:1710)(1110:1110:1710))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<11\>\/Core\/alu\/Madd_n0040_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<11\>\/Core\/alu\/Madd_n0040_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<11\>\/Core\/alu\/Madd_n0040_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<11\>\/Core\/alu\/Madd_n0040_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (562:562:923)(562:562:923))
          (PORT ADR5 (569:569:947)(569:569:947))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (596:596:934)(596:596:934))
          (PORT ADR4 (538:538:898)(538:538:898))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (542:542:906)(542:542:906))
          (PORT ADR4 (920:920:1461)(920:920:1461))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (814:814:1335)(814:814:1335))
          (PORT ADR5 (626:626:1000)(626:626:1000))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Ain\[15\]_Bin\[15\]_equal_6_o\/Core\/alu\/Ain\[15\]_Bin\[15\]_equal_6_o_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_equal_6_o_cy\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_equal_6_o_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (709:709:1182)(709:709:1182))
          (PORT ADR0 (861:861:1375)(861:861:1375))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_20\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_equal_6_o_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1030:1030:1662)(1030:1030:1662))
          (PORT ADR0 (1309:1309:2035)(1309:1309:2035))
          (PORT ADR4 (1065:1065:1768)(1065:1065:1768))
          (PORT ADR5 (694:694:1161)(694:694:1161))
          (PORT ADR3 (695:695:1159)(695:695:1159))
          (PORT ADR2 (1017:1017:1597)(1017:1017:1597))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<3\>\/Core\/alu\/Madd_n0040_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<3\>\/Core\/alu\/Madd_n0040_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<3\>\/Core\/alu\/Madd_n0040_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<3\>\/Core\/alu\/Madd_n0040_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (641:641:1123)(641:641:1123))
          (PORT ADR5 (638:638:1116)(638:638:1116))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Madd_n0040_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1199:1199:2008)(1199:1199:2008))
          (PORT ADR5 (698:698:1239)(698:698:1239))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (881:881:1428)(881:881:1428))
          (PORT ADR2 (869:869:1411)(869:869:1411))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Madd_n0040_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (712:712:1208)(712:712:1208))
          (PORT ADR5 (803:803:1346)(803:803:1346))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<7\>\/Core\/alu\/Mmux_Output2_rs_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<7\>\/Core\/alu\/Mmux_Output2_rs_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<7\>\/Core\/alu\/Mmux_Output2_rs_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<7\>\/Core\/alu\/Mmux_Output2_rs_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (932:932:1422)(932:932:1422))
          (PORT ADR4 (1032:1032:1584)(1032:1032:1584))
          (PORT ADR0 (668:668:1156)(668:668:1156))
          (PORT ADR3 (761:761:1345)(761:761:1345))
          (PORT ADR2 (380:380:699)(380:380:699))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A141)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (932:932:1422)(932:932:1422))
          (PORT ADR3 (761:761:1345)(761:761:1345))
          (PORT ADR2 (380:380:699)(380:380:699))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (816:816:1249)(816:816:1249))
          (PORT ADR3 (1096:1096:1656)(1096:1096:1656))
          (PORT ADR0 (971:971:1672)(971:971:1672))
          (PORT ADR4 (507:507:911)(507:507:911))
          (PORT ADR1 (464:464:822)(464:464:822))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A131)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (816:816:1249)(816:816:1249))
          (PORT ADR4 (507:507:911)(507:507:911))
          (PORT ADR1 (464:464:822)(464:464:822))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (777:777:1229)(777:777:1229))
          (PORT ADR4 (1016:1016:1575)(1016:1016:1575))
          (PORT ADR1 (789:789:1375)(789:789:1375))
          (PORT ADR0 (823:823:1403)(823:823:1403))
          (PORT ADR2 (403:403:763)(403:403:763))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (777:777:1229)(777:777:1229))
          (PORT ADR0 (823:823:1403)(823:823:1403))
          (PORT ADR2 (403:403:763)(403:403:763))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (771:771:1235)(771:771:1235))
          (PORT ADR4 (1027:1027:1611)(1027:1027:1611))
          (PORT ADR0 (1013:1013:1703)(1013:1013:1703))
          (PORT ADR2 (771:771:1293)(771:771:1293))
          (PORT ADR1 (464:464:832)(464:464:832))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (771:771:1235)(771:771:1235))
          (PORT ADR2 (771:771:1293)(771:771:1293))
          (PORT ADR1 (464:464:832)(464:464:832))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1414:1569:2198)(1414:1569:2198))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1521:1521:2270)(1521:1521:2270))
          (PORT ADR5 (1183:1183:1889)(1183:1183:1889))
          (PORT ADR0 (1397:1397:2194)(1397:1397:2194))
          (PORT ADR3 (256:256:420)(256:256:420))
          (PORT ADR2 (1250:1250:1865)(1250:1250:1865))
          (PORT ADR1 (1052:1052:1578)(1052:1052:1578))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1413:1568:2197)(1413:1568:2197))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/Maccum_PC_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1571:1571:2412)(1571:1571:2412))
          (PORT ADR1 (1396:1396:2179)(1396:1396:2179))
          (PORT ADR0 (1451:1451:2296)(1451:1451:2296))
          (PORT ADR4 (75:75:204)(75:75:204))
          (PORT ADR2 (1401:1401:2096)(1401:1401:2096))
          (PORT ADR5 (798:798:1240)(798:798:1240))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1416:1550:2179)(1416:1550:2179))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1392:1392:2196)(1392:1392:2196))
          (PORT ADR2 (1326:1326:2096)(1326:1326:2096))
          (PORT ADR3 (1266:1266:2029)(1266:1266:2029))
          (PORT ADR4 (87:87:209)(87:87:209))
          (PORT ADR5 (1244:1244:1900)(1244:1244:1900))
          (PORT ADR1 (937:937:1448)(937:937:1448))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1416:1589:2218)(1416:1589:2218))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1285:1285:2042)(1285:1285:2042))
          (PORT ADR3 (1264:1264:2010)(1264:1264:2010))
          (PORT ADR4 (1193:1193:1920)(1193:1193:1920))
          (PORT ADR5 (40:40:142)(40:40:142))
          (PORT ADR1 (1466:1466:2182)(1466:1466:2182))
          (PORT ADR0 (1174:1174:1745)(1174:1174:1745))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_split\<15\>\/Core\/alu\/Mmux_Output2_split\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_split\<15\>\/Core\/alu\/Mmux_Output2_split\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_split\<15\>\/Core\/alu\/Mmux_Output2_split\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_split\<15\>\/Core\/alu\/Mmux_Output2_split\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (555:555:912)(555:555:912))
          (PORT ADR0 (1355:1355:2070)(1355:1355:2070))
          (PORT ADR4 (885:885:1362)(885:885:1362))
          (PORT ADR1 (991:991:1410)(991:991:1410))
          (PORT ADR2 (380:380:699)(380:380:699))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_xor\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (596:596:979)(596:596:979))
          (PORT ADR3 (1369:1369:2043)(1369:1369:2043))
          (PORT ADR2 (717:717:1135)(717:717:1135))
          (PORT ADR0 (920:920:1469)(920:920:1469))
          (PORT ADR1 (464:464:822)(464:464:822))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (596:596:979)(596:596:979))
          (PORT ADR0 (920:920:1469)(920:920:1469))
          (PORT ADR1 (464:464:822)(464:464:822))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (725:725:1147)(725:725:1147))
          (PORT ADR0 (1373:1373:2306)(1373:1373:2306))
          (PORT ADR1 (878:878:1424)(878:878:1424))
          (PORT ADR2 (767:767:1234)(767:767:1234))
          (PORT ADR3 (335:335:672)(335:335:672))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A51)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (725:725:1147)(725:725:1147))
          (PORT ADR2 (767:767:1234)(767:767:1234))
          (PORT ADR3 (335:335:672)(335:335:672))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (932:932:1435)(932:932:1435))
          (PORT ADR4 (1150:1150:1810)(1150:1150:1810))
          (PORT ADR2 (910:910:1386)(910:910:1386))
          (PORT ADR3 (928:928:1429)(928:928:1429))
          (PORT ADR1 (464:464:832)(464:464:832))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (932:932:1435)(932:932:1435))
          (PORT ADR3 (928:928:1429)(928:928:1429))
          (PORT ADR1 (464:464:832)(464:464:832))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1311:1466:2044)(1311:1466:2044))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1416:1416:2236)(1416:1416:2236))
          (PORT ADR0 (1441:1441:2250)(1441:1441:2250))
          (PORT ADR3 (1256:1256:1998)(1256:1256:1998))
          (PORT ADR5 (40:40:142)(40:40:142))
          (PORT ADR1 (1492:1492:2200)(1492:1492:2200))
          (PORT ADR4 (724:724:1275)(724:724:1275))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1310:1465:2043)(1310:1465:2043))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/Maccum_PC_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1786:1786:2635)(1786:1786:2635))
          (PORT ADR3 (1302:1302:2153)(1302:1302:2153))
          (PORT ADR0 (1391:1391:2210)(1391:1391:2210))
          (PORT ADR2 (326:326:505)(326:326:505))
          (PORT ADR5 (1129:1129:1706)(1129:1129:1706))
          (PORT ADR4 (867:867:1336)(867:867:1336))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1313:1447:2025)(1313:1447:2025))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1295:1295:2070)(1295:1295:2070))
          (PORT ADR1 (1785:1785:2668)(1785:1785:2668))
          (PORT ADR5 (1169:1169:1887)(1169:1169:1887))
          (PORT ADR4 (95:95:217)(95:95:217))
          (PORT ADR2 (1272:1272:1913)(1272:1272:1913))
          (PORT ADR0 (985:985:1669)(985:985:1669))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1313:1486:2064)(1313:1486:2064))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1273:1273:2031)(1273:1273:2031))
          (PORT ADR4 (1237:1237:1976)(1237:1237:1976))
          (PORT ADR0 (1338:1338:2141)(1338:1338:2141))
          (PORT ADR1 (1105:1105:1516)(1105:1105:1516))
          (PORT ADR2 (1258:1258:1886)(1258:1258:1886))
          (PORT ADR5 (737:737:1320)(737:737:1320))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<11\>\/Core\/alu\/Mmux_Output2_rs_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<11\>\/Core\/alu\/Mmux_Output2_rs_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<11\>\/Core\/alu\/Mmux_Output2_rs_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<11\>\/Core\/alu\/Mmux_Output2_rs_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (842:842:1322)(842:842:1322))
          (PORT ADR3 (1172:1172:1829)(1172:1172:1829))
          (PORT ADR1 (693:693:1084)(693:693:1084))
          (PORT ADR0 (701:701:1097)(701:701:1097))
          (PORT ADR2 (380:380:699)(380:380:699))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (842:842:1322)(842:842:1322))
          (PORT ADR0 (701:701:1097)(701:701:1097))
          (PORT ADR2 (380:380:699)(380:380:699))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (726:726:1160)(726:726:1160))
          (PORT ADR2 (1235:1235:1868)(1235:1235:1868))
          (PORT ADR0 (837:837:1312)(837:837:1312))
          (PORT ADR3 (695:695:1127)(695:695:1127))
          (PORT ADR1 (464:464:822)(464:464:822))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (726:726:1160)(726:726:1160))
          (PORT ADR3 (695:695:1127)(695:695:1127))
          (PORT ADR1 (464:464:822)(464:464:822))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (880:880:1396)(880:880:1396))
          (PORT ADR1 (1292:1292:2014)(1292:1292:2014))
          (PORT ADR4 (831:831:1288)(831:831:1288))
          (PORT ADR0 (953:953:1509)(953:953:1509))
          (PORT ADR2 (403:403:763)(403:403:763))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A161)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (880:880:1396)(880:880:1396))
          (PORT ADR0 (953:953:1509)(953:953:1509))
          (PORT ADR2 (403:403:763)(403:403:763))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (737:737:1197)(737:737:1197))
          (PORT ADR2 (1080:1080:1660)(1080:1080:1660))
          (PORT ADR3 (641:641:1082)(641:641:1082))
          (PORT ADR0 (982:982:1510)(982:982:1510))
          (PORT ADR1 (464:464:832)(464:464:832))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output2_A151)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (737:737:1197)(737:737:1197))
          (PORT ADR0 (982:982:1510)(982:982:1510))
          (PORT ADR1 (464:464:832)(464:464:832))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<3\>\/Core\/alu\/Mmux_Output2_rs_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<3\>\/Core\/alu\/Mmux_Output2_rs_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<3\>\/Core\/alu\/Mmux_Output2_rs_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<3\>\/Core\/alu\/Mmux_Output2_rs_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (939:939:1514)(939:939:1514))
          (PORT ADR4 (625:625:977)(625:625:977))
          (PORT ADR5 (864:864:1328)(864:864:1328))
          (PORT ADR0 (950:950:1593)(950:950:1593))
          (PORT ADR3 (861:861:1468)(861:861:1468))
          (PORT ADR2 (386:386:705)(386:386:705))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (934:934:1531)(934:934:1531))
          (PORT ADR3 (689:689:1049)(689:689:1049))
          (PORT ADR1 (1088:1088:1629)(1088:1088:1629))
          (PORT ADR2 (1257:1257:2072)(1257:1257:2072))
          (PORT ADR4 (870:870:1524)(870:870:1524))
          (PORT ADR5 (246:246:527)(246:246:527))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (637:637:1036)(637:637:1036))
          (PORT ADR2 (1017:1017:1575)(1017:1017:1575))
          (PORT ADR4 (664:664:1138)(664:664:1138))
          (PORT ADR0 (1385:1385:2272)(1385:1385:2272))
          (PORT ADR3 (1206:1206:1998)(1206:1206:1998))
          (PORT ADR5 (253:253:584)(253:253:584))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (620:620:1004)(620:620:1004))
          (PORT ADR1 (1217:1217:1806)(1217:1217:1806))
          (PORT ADR0 (1248:1248:1893)(1248:1248:1893))
          (PORT ADR5 (1057:1057:1763)(1057:1057:1763))
          (PORT ADR2 (1115:1115:1824)(1115:1115:1824))
          (PORT ADR3 (345:345:679)(345:345:679))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1525:1680:2385)(1525:1680:2385))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1346:1346:2169)(1346:1346:2169))
          (PORT ADR0 (1538:1538:2411)(1538:1538:2411))
          (PORT ADR2 (1250:1250:1988)(1250:1250:1988))
          (PORT ADR5 (40:40:142)(40:40:142))
          (PORT ADR3 (1331:1331:1996)(1331:1331:1996))
          (PORT ADR1 (1002:1002:1684)(1002:1002:1684))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1524:1679:2384)(1524:1679:2384))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/Maccum_PC_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1295:1295:2077)(1295:1295:2077))
          (PORT ADR1 (1529:1529:2388)(1529:1529:2388))
          (PORT ADR3 (1372:1372:2287)(1372:1372:2287))
          (PORT ADR4 (82:82:211)(82:82:211))
          (PORT ADR2 (1401:1401:2081)(1401:1401:2081))
          (PORT ADR0 (1097:1097:1832)(1097:1097:1832))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1527:1661:2366)(1527:1661:2366))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (589:589:1057)(589:589:1057))
          (PORT ADR5 (680:680:1202)(680:680:1202))
          (PORT ADR0 (372:372:636)(372:372:636))
          (PORT ADR4 (1644:1644:2279)(1644:1644:2279))
          (PORT ADR3 (1047:1047:1725)(1047:1047:1725))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1527:1700:2405)(1527:1700:2405))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (472:472:835)(472:472:835))
          (PORT ADR2 (1015:1015:1704)(1015:1015:1704))
          (PORT ADR5 (39:39:141)(39:39:141))
          (PORT ADR4 (1621:1621:2257)(1621:1621:2257))
          (PORT ADR3 (1025:1025:1686)(1025:1025:1686))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (585:585:941)(585:585:941))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_5\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (834:834:1286)(834:834:1286))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_6\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (460:460:753)(460:460:753))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_7\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (635:635:968)(635:635:968))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_8\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/PC\[15\]_GND_4_o_add_16_OUT\<14\>\/Core\/PC\[15\]_GND_4_o_add_16_OUT\<14\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/PC\[15\]_GND_4_o_add_16_OUT\<14\>\/Core\/PC\[15\]_GND_4_o_add_16_OUT\<14\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/PC\[15\]_GND_4_o_add_16_OUT\<14\>\/Core\/PC\[15\]_GND_4_o_add_16_OUT\<14\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_xor\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (880:880:1332)(880:880:1332))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (459:459:752)(459:459:752))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_3\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (803:803:1272)(803:803:1272))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_4\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (585:585:941)(585:585:941))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_13\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (456:456:756)(456:456:756))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_14\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (459:459:752)(459:459:752))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_15\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (635:635:968)(635:635:968))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1287:1442:2007)(1287:1442:2007))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/Maccum_PC_xor\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1378:1378:2185)(1378:1378:2185))
          (PORT ADR3 (1151:1151:1926)(1151:1151:1926))
          (PORT ADR4 (77:77:206)(77:77:206))
          (PORT ADR2 (1186:1186:1867)(1186:1186:1867))
          (PORT ADR5 (978:978:1479)(978:978:1479))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1290:1424:1989)(1290:1424:1989))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1150:1150:1849)(1150:1150:1849))
          (PORT ADR4 (1109:1109:1771)(1109:1109:1771))
          (PORT ADR1 (1248:1248:2001)(1248:1248:2001))
          (PORT ADR0 (427:427:691)(427:427:691))
          (PORT ADR2 (1121:1121:1686)(1121:1121:1686))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Eqn_13_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1150:1150:1849)(1150:1150:1849))
          (PORT ADR4 (1109:1109:1771)(1109:1109:1771))
          (PORT ADR1 (1248:1248:2001)(1248:1248:2001))
          (PORT ADR0 (427:427:691)(427:427:691))
          (PORT ADR2 (1121:1121:1686)(1121:1121:1686))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PC_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1290:1463:2028)(1290:1463:2028))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Maccum_PC_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1128:1128:1810)(1128:1128:1810))
          (PORT ADR4 (1086:1086:1749)(1086:1086:1749))
          (PORT ADR1 (1251:1251:1953)(1251:1251:1953))
          (PORT ADR0 (424:424:768)(424:424:768))
          (PORT ADR2 (1107:1107:1659)(1107:1107:1659))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Eqn_12_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1128:1128:1810)(1128:1128:1810))
          (PORT ADR4 (1086:1086:1749)(1086:1086:1749))
          (PORT ADR1 (1251:1251:1953)(1251:1251:1953))
          (PORT ADR0 (424:424:768)(424:424:768))
          (PORT ADR2 (1107:1107:1659)(1107:1107:1659))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (748:748:1257)(748:748:1257))
          (PORT ADR1 (779:779:1317)(779:779:1317))
          (PORT ADR3 (737:737:1315)(737:737:1315))
          (PORT ADR4 (1416:1416:2189)(1416:1416:2189))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (748:748:1257)(748:748:1257))
          (PORT ADR1 (779:779:1317)(779:779:1317))
          (PORT ADR3 (737:737:1315)(737:737:1315))
          (PORT ADR4 (1416:1416:2189)(1416:1416:2189))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (904:904:1650)(904:904:1650))
          (PORT ADR2 (910:910:1494)(910:910:1494))
          (PORT ADR0 (929:929:1582)(929:929:1582))
          (PORT ADR4 (882:882:1540)(882:882:1540))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (904:904:1650)(904:904:1650))
          (PORT ADR2 (910:910:1494)(910:910:1494))
          (PORT ADR0 (929:929:1582)(929:929:1582))
          (PORT ADR4 (882:882:1540)(882:882:1540))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1336:1336:2283)(1336:1336:2283))
          (PORT ADR1 (1461:1461:2308)(1461:1461:2308))
          (PORT ADR4 (1007:1007:1703)(1007:1007:1703))
          (PORT ADR3 (863:863:1477)(863:863:1477))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1336:1336:2283)(1336:1336:2283))
          (PORT ADR1 (1461:1461:2308)(1461:1461:2308))
          (PORT ADR4 (1007:1007:1703)(1007:1007:1703))
          (PORT ADR3 (863:863:1477)(863:863:1477))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1303:1303:2044)(1303:1303:2044))
          (PORT ADR2 (1058:1058:1747)(1058:1058:1747))
          (PORT ADR3 (1109:1109:1793)(1109:1109:1793))
          (PORT ADR4 (981:981:1646)(981:981:1646))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lutdi)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1303:1303:2044)(1303:1303:2044))
          (PORT ADR2 (1058:1058:1747)(1058:1058:1747))
          (PORT ADR3 (1109:1109:1793)(1109:1109:1793))
          (PORT ADR4 (981:981:1646)(981:981:1646))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>\/Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (585:585:941)(585:585:941))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_9\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/Madd_PC\[15\]_GND_4_o_add_16_OUT_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (456:456:756)(456:456:756))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_10\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (469:469:762)(469:469:762))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_11\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PC\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (623:623:956)(623:623:956))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_12\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[10] ( 0 )( 0 ))
          (PORT DIA[11] ( 0 )( 0 ))
          (PORT DIA[12] ( 0 )( 0 ))
          (PORT DIA[13] ( 0 )( 0 ))
          (PORT DIA[14] ( 0 )( 0 ))
          (PORT DIA[15] ( 0 )( 0 ))
          (PORT DIA[16] ( 0 )( 0 ))
          (PORT DIA[17] ( 0 )( 0 ))
          (PORT DIA[18] ( 0 )( 0 ))
          (PORT DIA[19] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[20] ( 0 )( 0 ))
          (PORT DIA[21] ( 0 )( 0 ))
          (PORT DIA[22] ( 0 )( 0 ))
          (PORT DIA[23] ( 0 )( 0 ))
          (PORT DIA[24] ( 0 )( 0 ))
          (PORT DIA[25] ( 0 )( 0 ))
          (PORT DIA[26] ( 0 )( 0 ))
          (PORT DIA[27] ( 0 )( 0 ))
          (PORT DIA[28] ( 0 )( 0 ))
          (PORT DIA[29] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT DIA[30] ( 0 )( 0 ))
          (PORT DIA[31] ( 0 )( 0 ))
          (PORT DIA[4] ( 0 )( 0 ))
          (PORT DIA[5] ( 0 )( 0 ))
          (PORT DIA[6] ( 0 )( 0 ))
          (PORT DIA[7] ( 0 )( 0 ))
          (PORT DIA[8] ( 0 )( 0 ))
          (PORT DIA[9] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT DIB[1] ( 0 )( 0 ))
          (PORT DIB[10] ( 0 )( 0 ))
          (PORT DIB[11] ( 0 )( 0 ))
          (PORT DIB[12] ( 0 )( 0 ))
          (PORT DIB[13] ( 0 )( 0 ))
          (PORT DIB[14] ( 0 )( 0 ))
          (PORT DIB[15] ( 0 )( 0 ))
          (PORT DIB[16] ( 0 )( 0 ))
          (PORT DIB[17] ( 0 )( 0 ))
          (PORT DIB[18] ( 0 )( 0 ))
          (PORT DIB[19] ( 0 )( 0 ))
          (PORT DIB[2] ( 0 )( 0 ))
          (PORT DIB[20] ( 0 )( 0 ))
          (PORT DIB[21] ( 0 )( 0 ))
          (PORT DIB[22] ( 0 )( 0 ))
          (PORT DIB[23] ( 0 )( 0 ))
          (PORT DIB[24] ( 0 )( 0 ))
          (PORT DIB[25] ( 0 )( 0 ))
          (PORT DIB[26] ( 0 )( 0 ))
          (PORT DIB[27] ( 0 )( 0 ))
          (PORT DIB[28] ( 0 )( 0 ))
          (PORT DIB[29] ( 0 )( 0 ))
          (PORT DIB[3] ( 0 )( 0 ))
          (PORT DIB[30] ( 0 )( 0 ))
          (PORT DIB[31] ( 0 )( 0 ))
          (PORT DIB[4] ( 0 )( 0 ))
          (PORT DIB[5] ( 0 )( 0 ))
          (PORT DIB[6] ( 0 )( 0 ))
          (PORT DIB[7] ( 0 )( 0 ))
          (PORT DIB[8] ( 0 )( 0 ))
          (PORT DIB[9] ( 0 )( 0 ))
          (PORT DIPA[0] ( 0 )( 0 ))
          (PORT DIPA[1] ( 0 )( 0 ))
          (PORT DIPA[2] ( 0 )( 0 ))
          (PORT DIPA[3] ( 0 )( 0 ))
          (PORT DIPB[0] ( 0 )( 0 ))
          (PORT DIPB[1] ( 0 )( 0 ))
          (PORT DIPB[2] ( 0 )( 0 ))
          (PORT DIPB[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_939)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3194:3194:5131)(3194:3194:5131))
          (PORT ADR1 (3311:3311:5227)(3311:3311:5227))
          (PORT ADR5 (459:459:787)(459:459:787))
          (PORT ADR2 (769:769:1259)(769:769:1259))
          (PORT ADR4 (765:765:1256)(765:765:1256))
          (PORT ADR0 (793:793:1282)(793:793:1282))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<0\>\/WriteData\<0\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (990:990:1561)(990:990:1561))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1417:1417:2325)(1417:1417:2325))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1300:1300:2168)(1300:1300:2168))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (768:768:1231)(768:768:1231))
          (PORT ADR4 (507:507:892)(507:507:892))
          (PORT ADR2 (597:597:972)(597:597:972))
          (PORT ADR0 (996:996:1636)(996:996:1636))
          (PORT ADR5 (983:983:1591)(983:983:1591))
          (PORT ADR3 (955:955:1536)(955:955:1536))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (905:905:1494)(905:905:1494))
          (PORT ADR5 (468:468:830)(468:468:830))
          (PORT ADR1 (342:342:600)(342:342:600))
          (PORT ADR0 (343:343:610)(343:343:610))
          (PORT ADR4 (1026:1026:1661)(1026:1026:1661))
          (PORT ADR3 (963:963:1653)(963:963:1653))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (608:608:979)(608:608:979))
          (PORT ADR5 (156:156:334)(156:156:334))
          (PORT ADR1 (614:614:1038)(614:614:1038))
          (PORT ADR3 (763:763:1247)(763:763:1247))
          (PORT ADR2 (1126:1126:1798)(1126:1126:1798))
          (PORT ADR4 (921:921:1498)(921:921:1498))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (464:464:781)(464:464:781))
          (PORT ADR2 (286:286:515)(286:286:515))
          (PORT ADR0 (722:722:1125)(722:722:1125))
          (PORT ADR4 (661:661:1121)(661:661:1121))
          (PORT ADR3 (1064:1064:1712)(1064:1064:1712))
          (PORT ADR5 (868:868:1425)(868:868:1425))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1051:1200:1726)(1051:1200:1726))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1055:1204:1730)(1055:1204:1730))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1057:1185:1711)(1057:1185:1711))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1067:1240:1766)(1067:1240:1766))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1206:1336:1999)(1206:1336:1999))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1212:1360:2023)(1212:1360:2023))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1211:1344:2007)(1211:1344:2007))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1205:1315:1978)(1205:1315:1978))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1240:1370:1888)(1240:1370:1888))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1246:1394:1912)(1246:1394:1912))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1245:1378:1896)(1245:1378:1896))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1239:1349:1867)(1239:1349:1867))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<1\>\/Core\/RFBout\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux23_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1004:1004:1609)(1004:1004:1609))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux23_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1053:1053:1639)(1053:1053:1639))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux23_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (936:936:1482)(936:936:1482))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux23_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (949:949:1521)(949:949:1521))
          (PORT ADR5 (1302:1302:2141)(1302:1302:2141))
          (PORT ADR0 (1015:1015:1633)(1015:1015:1633))
          (PORT ADR2 (656:656:1054)(656:656:1054))
          (PORT ADR4 (692:692:1165)(692:692:1165))
          (PORT ADR1 (897:897:1435)(897:897:1435))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux23_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1019:1019:1606)(1019:1019:1606))
          (PORT ADR1 (1515:1515:2431)(1515:1515:2431))
          (PORT ADR3 (118:118:353)(118:118:353))
          (PORT ADR5 (378:378:741)(378:378:741))
          (PORT ADR0 (746:746:1192)(746:746:1192))
          (PORT ADR4 (535:535:963)(535:535:963))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux23_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (915:915:1483)(915:915:1483))
          (PORT ADR2 (1445:1445:2348)(1445:1445:2348))
          (PORT ADR5 (563:563:920)(563:563:920))
          (PORT ADR3 (526:526:904)(526:526:904))
          (PORT ADR1 (540:540:960)(540:540:960))
          (PORT ADR0 (738:738:1172)(738:738:1172))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux23_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (862:862:1410)(862:862:1410))
          (PORT ADR2 (1431:1431:2321)(1431:1431:2321))
          (PORT ADR0 (911:911:1475)(911:911:1475))
          (PORT ADR1 (757:757:1176)(757:757:1176))
          (PORT ADR4 (255:255:521)(255:255:521))
          (PORT ADR3 (452:452:839)(452:452:839))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<1\>\/WriteData\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux7_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1138:1138:1743)(1138:1138:1743))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux7_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1309:1309:2115)(1309:1309:2115))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux7_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1182:1182:1959)(1182:1182:1959))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux7_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (681:681:1060)(681:681:1060))
          (PORT ADR2 (665:665:1048)(665:665:1048))
          (PORT ADR1 (790:790:1237)(790:790:1237))
          (PORT ADR4 (725:725:1192)(725:725:1192))
          (PORT ADR5 (828:828:1334)(828:828:1334))
          (PORT ADR3 (808:808:1324)(808:808:1324))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux7_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (720:720:1228)(720:720:1228))
          (PORT ADR2 (562:562:883)(562:562:883))
          (PORT ADR1 (338:338:646)(338:338:646))
          (PORT ADR0 (360:360:648)(360:360:648))
          (PORT ADR4 (869:869:1401)(869:869:1401))
          (PORT ADR5 (725:725:1188)(725:725:1188))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux7_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (676:676:1126)(676:676:1126))
          (PORT ADR0 (350:350:631)(350:350:631))
          (PORT ADR5 (118:118:284)(118:118:284))
          (PORT ADR3 (533:533:852)(533:533:852))
          (PORT ADR2 (981:981:1581)(981:981:1581))
          (PORT ADR4 (761:761:1243)(761:761:1243))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux7_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (173:173:391)(173:173:391))
          (PORT ADR0 (709:709:1179)(709:709:1179))
          (PORT ADR2 (504:504:819)(504:504:819))
          (PORT ADR1 (777:777:1234)(777:777:1234))
          (PORT ADR3 (917:917:1491)(917:917:1491))
          (PORT ADR5 (720:720:1175)(720:720:1175))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (920:1069:1493)(920:1069:1493))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (924:1073:1497)(924:1073:1497))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (926:1054:1478)(926:1054:1478))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (936:1109:1533)(936:1109:1533))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1075:1205:1753)(1075:1205:1753))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1081:1229:1777)(1081:1229:1777))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1080:1213:1761)(1080:1213:1761))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1074:1184:1732)(1074:1184:1732))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<0\>\/Core\/RFBout\<0\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux16_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1128:1128:1809)(1128:1128:1809))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux16_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1169:1169:1857)(1169:1169:1857))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux16_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1052:1052:1700)(1052:1052:1700))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux16_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (972:972:1549)(972:972:1549))
          (PORT ADR5 (1080:1080:1758)(1080:1080:1758))
          (PORT ADR4 (710:710:1236)(710:710:1236))
          (PORT ADR2 (495:495:832)(495:495:832))
          (PORT ADR1 (821:821:1299)(821:821:1299))
          (PORT ADR0 (876:876:1434)(876:876:1434))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux16_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1042:1042:1634)(1042:1042:1634))
          (PORT ADR4 (1123:1123:1828)(1123:1123:1828))
          (PORT ADR3 (454:454:908)(454:454:908))
          (PORT ADR5 (360:360:699)(360:360:699))
          (PORT ADR1 (689:689:1107)(689:689:1107))
          (PORT ADR0 (579:579:963)(579:579:963))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux16_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (938:938:1511)(938:938:1511))
          (PORT ADR2 (1223:1223:1965)(1223:1223:1965))
          (PORT ADR0 (781:781:1264)(781:781:1264))
          (PORT ADR5 (504:504:934)(504:504:934))
          (PORT ADR1 (612:612:1036)(612:612:1036))
          (PORT ADR3 (463:463:785)(463:463:785))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux16_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (885:885:1438)(885:885:1438))
          (PORT ADR3 (1161:1161:1879)(1161:1161:1879))
          (PORT ADR1 (865:865:1372)(865:865:1372))
          (PORT ADR2 (501:501:825)(501:501:825))
          (PORT ADR0 (519:519:835)(519:519:835))
          (PORT ADR4 (369:369:711)(369:369:711))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (913:1043:1464)(913:1043:1464))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (919:1067:1488)(919:1067:1488))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (918:1051:1472)(918:1051:1472))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (912:1022:1443)(912:1022:1443))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_81)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1648:1648:2569)(1648:1648:2569))
          (PORT ADR3 (1942:1942:2934)(1942:1942:2934))
          (PORT ADR2 (766:766:1231)(766:766:1231))
          (PORT ADR4 (381:381:686)(381:381:686))
          (PORT ADR0 (817:817:1324)(817:817:1324))
          (PORT ADR1 (940:940:1549)(940:940:1549))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_840)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1861:1861:2859)(1861:1861:2859))
          (PORT ADR3 (2079:2079:3218)(2079:2079:3218))
          (PORT ADR2 (781:781:1253)(781:781:1253))
          (PORT ADR4 (379:379:670)(379:379:670))
          (PORT ADR0 (805:805:1322)(805:805:1322))
          (PORT ADR5 (733:733:1229)(733:733:1229))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_834)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1791:1791:2776)(1791:1791:2776))
          (PORT ADR4 (1908:1908:2896)(1908:1908:2896))
          (PORT ADR5 (720:720:1217)(720:720:1217))
          (PORT ADR0 (844:844:1358)(844:844:1358))
          (PORT ADR3 (706:706:1190)(706:706:1190))
          (PORT ADR1 (958:958:1572)(958:958:1572))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_837)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1729:1729:2690)(1729:1729:2690))
          (PORT ADR5 (1855:1855:2823)(1855:1855:2823))
          (PORT ADR4 (607:607:1029)(607:607:1029))
          (PORT ADR1 (558:558:882)(558:558:882))
          (PORT ADR2 (732:732:1210)(732:732:1210))
          (PORT ADR0 (944:944:1586)(944:944:1586))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_846)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1769:1769:2754)(1769:1769:2754))
          (PORT ADR3 (1944:1944:2967)(1944:1944:2967))
          (PORT ADR4 (587:587:1052)(587:587:1052))
          (PORT ADR1 (570:570:927)(570:570:927))
          (PORT ADR0 (779:779:1297)(779:779:1297))
          (PORT ADR2 (860:860:1401)(860:860:1401))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_846)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1391:1391:2312)(1391:1391:2312))
          (PORT ADR5 (1321:1321:2108)(1321:1321:2108))
          (PORT ADR0 (900:900:1463)(900:900:1463))
          (PORT ADR2 (604:604:1058)(604:604:1058))
          (PORT ADR4 (654:654:1075)(654:654:1075))
          (PORT ADR3 (793:793:1374)(793:793:1374))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_843)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1898:1898:2934)(1898:1898:2934))
          (PORT ADR5 (1857:1857:2856)(1857:1857:2856))
          (PORT ADR3 (553:553:941)(553:553:941))
          (PORT ADR0 (569:569:933)(569:569:933))
          (PORT ADR4 (778:778:1311)(778:778:1311))
          (PORT ADR1 (912:912:1496)(912:912:1496))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<3\>\/WriteData\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux9_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (831:831:1302)(831:831:1302))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux9_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (988:988:1666)(988:988:1666))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux9_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (872:872:1510)(872:872:1510))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux9_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (164:164:371)(164:164:371))
          (PORT ADR2 (281:281:497)(281:281:497))
          (PORT ADR1 (759:759:1280)(759:759:1280))
          (PORT ADR0 (960:960:1559)(960:960:1559))
          (PORT ADR5 (518:518:896)(518:518:896))
          (PORT ADR3 (705:705:1213)(705:705:1213))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux9_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (350:350:632)(350:350:632))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR4 (446:446:730)(446:446:730))
          (PORT ADR2 (581:581:901)(581:581:901))
          (PORT ADR1 (731:731:1186)(731:731:1186))
          (PORT ADR3 (713:713:1330)(713:713:1330))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux9_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (338:338:615)(338:338:615))
          (PORT ADR0 (540:540:825)(540:540:825))
          (PORT ADR3 (499:499:813)(499:499:813))
          (PORT ADR5 (586:586:915)(586:586:915))
          (PORT ADR2 (661:661:1103)(661:661:1103))
          (PORT ADR4 (671:671:1175)(671:671:1175))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux9_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (636:636:993)(636:636:993))
          (PORT ADR5 (403:403:660)(403:403:660))
          (PORT ADR2 (151:151:304)(151:151:304))
          (PORT ADR4 (446:446:806)(446:446:806))
          (PORT ADR3 (599:599:1017)(599:599:1017))
          (PORT ADR1 (840:840:1384)(840:840:1384))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (908:1063:1565)(908:1063:1565))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (907:1062:1564)(907:1062:1564))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (910:1044:1546)(910:1044:1546))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (910:1083:1585)(910:1083:1585))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_930)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3093:3093:4964)(3093:3093:4964))
          (PORT ADR4 (2893:2893:4674)(2893:2893:4674))
          (PORT ADR3 (423:423:711)(423:423:711))
          (PORT ADR5 (545:545:972)(545:545:972))
          (PORT ADR1 (989:989:1604)(989:989:1604))
          (PORT ADR0 (799:799:1317)(799:799:1317))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_921)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3222:3222:5155)(3222:3222:5155))
          (PORT ADR2 (3088:3088:4931)(3088:3088:4931))
          (PORT ADR4 (366:366:651)(366:366:651))
          (PORT ADR1 (767:767:1254)(767:767:1254))
          (PORT ADR5 (755:755:1277)(755:755:1277))
          (PORT ADR3 (653:653:1120)(653:653:1120))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_924)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (3115:3115:4985)(3115:3115:4985))
          (PORT ADR5 (2851:2851:4579)(2851:2851:4579))
          (PORT ADR2 (554:554:920)(554:554:920))
          (PORT ADR4 (531:531:935)(531:531:935))
          (PORT ADR3 (795:795:1340)(795:795:1340))
          (PORT ADR0 (947:947:1553)(947:947:1553))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_945)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2928:2928:4717)(2928:2928:4717))
          (PORT ADR2 (2994:2994:4786)(2994:2994:4786))
          (PORT ADR3 (439:439:760)(439:439:760))
          (PORT ADR5 (529:529:964)(529:529:964))
          (PORT ADR0 (1027:1027:1659)(1027:1027:1659))
          (PORT ADR1 (817:817:1329)(817:817:1329))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_99)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3010:3010:4838)(3010:3010:4838))
          (PORT ADR3 (2932:2932:4700)(2932:2932:4700))
          (PORT ADR5 (336:336:600)(336:336:600))
          (PORT ADR0 (857:857:1390)(857:857:1390))
          (PORT ADR1 (951:951:1514)(951:951:1514))
          (PORT ADR4 (602:602:1050)(602:602:1050))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_825)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1397:1397:2284)(1397:1397:2284))
          (PORT ADR2 (1492:1492:2292)(1492:1492:2292))
          (PORT ADR5 (734:734:1253)(734:734:1253))
          (PORT ADR3 (528:528:989)(528:528:989))
          (PORT ADR4 (604:604:1061)(604:604:1061))
          (PORT ADR0 (859:859:1392)(859:859:1392))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_813)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1327:1327:2201)(1327:1327:2201))
          (PORT ADR5 (1335:1335:2096)(1335:1335:2096))
          (PORT ADR1 (683:683:1119)(683:683:1119))
          (PORT ADR3 (578:578:993)(578:578:993))
          (PORT ADR0 (841:841:1363)(841:841:1363))
          (PORT ADR4 (668:668:1112)(668:668:1112))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_822)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1859:1859:2821)(1859:1859:2821))
          (PORT ADR1 (1945:1945:2902)(1945:1945:2902))
          (PORT ADR3 (624:624:1068)(624:624:1068))
          (PORT ADR2 (561:561:940)(561:561:940))
          (PORT ADR5 (638:638:1079)(638:638:1079))
          (PORT ADR4 (752:752:1264)(752:752:1264))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_921)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1005:1005:1620)(1005:1005:1620))
          (PORT ADR5 (1493:1493:2412)(1493:1493:2412))
          (PORT ADR2 (767:767:1259)(767:767:1259))
          (PORT ADR4 (366:366:651)(366:366:651))
          (PORT ADR3 (915:915:1540)(915:915:1540))
          (PORT ADR1 (882:882:1466)(882:882:1466))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_912)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (754:754:1307)(754:754:1307))
          (PORT ADR0 (1932:1932:3070)(1932:1932:3070))
          (PORT ADR4 (686:686:1166)(686:686:1166))
          (PORT ADR3 (633:633:1061)(633:633:1061))
          (PORT ADR1 (989:989:1635)(989:989:1635))
          (PORT ADR2 (682:682:1150)(682:682:1150))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<2\>\/Core\/RFBout\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux24_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (681:681:1136)(681:681:1136))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux24_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (695:695:1119)(695:695:1119))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux24_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (579:579:963)(579:579:963))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux24_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (868:868:1410)(868:868:1410))
          (PORT ADR4 (565:565:972)(565:565:972))
          (PORT ADR2 (806:806:1366)(806:806:1366))
          (PORT ADR5 (614:614:958)(614:614:958))
          (PORT ADR3 (783:783:1317)(783:783:1317))
          (PORT ADR0 (545:545:930)(545:545:930))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux24_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (920:920:1446)(920:920:1446))
          (PORT ADR3 (615:615:1114)(615:615:1114))
          (PORT ADR1 (728:728:1157)(728:728:1157))
          (PORT ADR5 (450:450:787)(450:450:787))
          (PORT ADR4 (711:711:1056)(711:711:1056))
          (PORT ADR0 (666:666:1137)(666:666:1137))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux24_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (982:982:1580)(982:982:1580))
          (PORT ADR4 (573:573:959)(573:573:959))
          (PORT ADR5 (525:525:954)(525:525:954))
          (PORT ADR0 (778:778:1217)(778:778:1217))
          (PORT ADR3 (454:454:784)(454:454:784))
          (PORT ADR2 (488:488:870)(488:488:870))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux24_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (634:634:1096)(634:634:1096))
          (PORT ADR4 (550:550:937)(550:550:937))
          (PORT ADR3 (631:631:1107)(631:631:1107))
          (PORT ADR1 (550:550:916)(550:550:916))
          (PORT ADR5 (538:538:905)(538:538:905))
          (PORT ADR0 (573:573:941)(573:573:941))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_930)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (608:608:1073)(608:608:1073))
          (PORT ADR1 (1587:1587:2541)(1587:1587:2541))
          (PORT ADR4 (648:648:1095)(648:648:1095))
          (PORT ADR0 (832:832:1293)(832:832:1293))
          (PORT ADR2 (965:965:1644)(965:965:1644))
          (PORT ADR3 (943:943:1592)(943:943:1592))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1088:1243:1836)(1088:1243:1836))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1087:1242:1835)(1087:1242:1835))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1090:1224:1817)(1090:1224:1817))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1090:1263:1856)(1090:1263:1856))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_936)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (974:974:1608)(974:974:1608))
          (PORT ADR2 (1722:1722:2743)(1722:1722:2743))
          (PORT ADR3 (630:630:1058)(630:630:1058))
          (PORT ADR5 (432:432:760)(432:432:760))
          (PORT ADR4 (783:783:1345)(783:783:1345))
          (PORT ADR0 (840:840:1363)(840:840:1363))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_933)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (976:976:1615)(976:976:1615))
          (PORT ADR5 (1601:1601:2584)(1601:1601:2584))
          (PORT ADR1 (765:765:1280)(765:765:1280))
          (PORT ADR4 (485:485:833)(485:485:833))
          (PORT ADR3 (808:808:1399)(808:808:1399))
          (PORT ADR2 (927:927:1521)(927:927:1521))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<3\>\/Core\/RFBout\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux25_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (714:714:1191)(714:714:1191))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux25_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (756:756:1188)(756:756:1188))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux25_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (639:639:1031)(639:639:1031))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux25_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (768:768:1247)(768:768:1247))
          (PORT ADR5 (865:865:1490)(865:865:1490))
          (PORT ADR2 (718:718:1226)(718:718:1226))
          (PORT ADR1 (394:394:665)(394:394:665))
          (PORT ADR4 (545:545:1017)(545:545:1017))
          (PORT ADR0 (593:593:1005)(593:593:1005))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux25_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (838:838:1332)(838:838:1332))
          (PORT ADR4 (908:908:1560)(908:908:1560))
          (PORT ADR5 (443:443:732)(443:443:732))
          (PORT ADR3 (467:467:860)(467:467:860))
          (PORT ADR0 (581:581:1003)(581:581:1003))
          (PORT ADR1 (438:438:760)(438:438:760))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux25_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (681:681:1136)(681:681:1136))
          (PORT ADR2 (1008:1008:1697)(1008:1008:1697))
          (PORT ADR1 (902:902:1406)(902:902:1406))
          (PORT ADR4 (553:553:888)(553:553:888))
          (PORT ADR3 (502:502:810)(502:502:810))
          (PORT ADR0 (258:258:458)(258:258:458))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux25_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (903:903:1418)(903:903:1418))
          (PORT ADR3 (946:946:1611)(946:946:1611))
          (PORT ADR5 (319:319:594)(319:319:594))
          (PORT ADR2 (248:248:465)(248:248:465))
          (PORT ADR4 (402:402:683)(402:402:683))
          (PORT ADR0 (946:946:1525)(946:946:1525))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_816)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1267:1267:2048)(1267:1267:2048))
          (PORT ADR5 (1207:1207:1892)(1207:1207:1892))
          (PORT ADR0 (569:569:933)(569:569:933))
          (PORT ADR4 (745:745:1231)(745:745:1231))
          (PORT ADR2 (832:832:1379)(832:832:1379))
          (PORT ADR3 (681:681:1122)(681:681:1122))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_8_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_9_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_11_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_12_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_13_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_14_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_10_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_15_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE g)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp52\.IMUX)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_cy\<7\>\/Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (112:159:159)(112:159:159))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (580:580:920)(580:580:920))
          (PORT ADR3 (624:624:1014)(624:624:1014))
          (PORT ADR1 (910:910:1384)(910:910:1384))
          (PORT ADR0 (1040:1040:1550)(1040:1040:1550))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lutdi7)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (580:580:920)(580:580:920))
          (PORT ADR3 (624:624:1014)(624:624:1014))
          (PORT ADR1 (910:910:1384)(910:910:1384))
          (PORT ADR0 (1040:1040:1550)(1040:1040:1550))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (829:829:1398)(829:829:1398))
          (PORT ADR0 (1122:1122:1662)(1122:1122:1662))
          (PORT ADR4 (655:655:1056)(655:655:1056))
          (PORT ADR1 (799:799:1249)(799:799:1249))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lutdi6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (829:829:1398)(829:829:1398))
          (PORT ADR0 (1122:1122:1662)(1122:1122:1662))
          (PORT ADR4 (655:655:1056)(655:655:1056))
          (PORT ADR1 (799:799:1249)(799:799:1249))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (808:808:1307)(808:808:1307))
          (PORT ADR2 (756:756:1216)(756:756:1216))
          (PORT ADR3 (687:687:1164)(687:687:1164))
          (PORT ADR4 (807:807:1264)(807:807:1264))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lutdi5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (808:808:1307)(808:808:1307))
          (PORT ADR2 (756:756:1216)(756:756:1216))
          (PORT ADR3 (687:687:1164)(687:687:1164))
          (PORT ADR4 (807:807:1264)(807:807:1264))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (855:855:1417)(855:855:1417))
          (PORT ADR2 (856:856:1384)(856:856:1384))
          (PORT ADR0 (1157:1157:1822)(1157:1157:1822))
          (PORT ADR3 (813:813:1329)(813:813:1329))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mcompar_Ain\[15\]_Bin\[15\]_LessThan_8_o_lutdi4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (855:855:1417)(855:855:1417))
          (PORT ADR2 (856:856:1384)(856:856:1384))
          (PORT ADR0 (1157:1157:1822)(1157:1157:1822))
          (PORT ADR3 (813:813:1329)(813:813:1329))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DoutB_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_11_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_10_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_10_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_12_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_8_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_12_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_15_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_14_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_15_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_14_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_11_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_13_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_13_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R1Out_9_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_9_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_8_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE R2Out_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1038:2001:2001)(1038:2001:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE a)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_942)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (525:525:867)(525:525:867))
          (PORT ADR3 (1225:1225:2001)(1225:1225:2001))
          (PORT ADR0 (966:966:1568)(966:966:1568))
          (PORT ADR4 (723:723:1177)(723:723:1177))
          (PORT ADR5 (840:840:1466)(840:840:1466))
          (PORT ADR2 (856:856:1420)(856:856:1420))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (644:774:1152)(644:774:1152))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (650:798:1176)(650:798:1176))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (649:782:1160)(649:782:1160))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (643:753:1131)(643:753:1131))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (963:1093:1565)(963:1093:1565))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (969:1117:1589)(969:1117:1589))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (968:1101:1573)(968:1101:1573))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (962:1072:1544)(962:1072:1544))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_845)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (2574:2574:4157)(2574:2574:4157))
          (PORT ADR0 (2323:2323:3556)(2323:2323:3556))
          (PORT ADR2 (741:741:1156)(741:741:1156))
          (PORT ADR4 (574:574:1024)(574:574:1024))
          (PORT ADR3 (668:668:1205)(668:668:1205))
          (PORT ADR1 (957:957:1539)(957:957:1539))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<6\>\/WriteData\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux12_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (635:635:1053)(635:635:1053))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux12_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (898:898:1512)(898:898:1512))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux12_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (781:781:1355)(781:781:1355))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux12_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (515:515:871)(515:515:871))
          (PORT ADR3 (209:209:399)(209:209:399))
          (PORT ADR4 (489:489:905)(489:489:905))
          (PORT ADR1 (740:740:1189)(740:740:1189))
          (PORT ADR5 (551:551:980)(551:551:980))
          (PORT ADR2 (576:576:978)(576:576:978))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux12_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (314:314:586)(314:314:586))
          (PORT ADR0 (531:531:857)(531:531:857))
          (PORT ADR3 (360:360:709)(360:360:709))
          (PORT ADR4 (179:179:384)(179:179:384))
          (PORT ADR1 (764:764:1270)(764:764:1270))
          (PORT ADR2 (612:612:1015)(612:612:1015))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux12_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (376:376:677)(376:376:677))
          (PORT ADR3 (328:328:630)(328:328:630))
          (PORT ADR0 (355:355:619)(355:355:619))
          (PORT ADR5 (226:226:471)(226:226:471))
          (PORT ADR2 (694:694:1187)(694:694:1187))
          (PORT ADR1 (674:674:1149)(674:674:1149))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux12_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (299:299:569)(299:299:569))
          (PORT ADR1 (687:687:1096)(687:687:1096))
          (PORT ADR5 (236:236:496)(236:236:496))
          (PORT ADR0 (256:256:458)(256:256:458))
          (PORT ADR2 (680:680:1160)(680:680:1160))
          (PORT ADR4 (574:574:1018)(574:574:1018))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<5\>\/WriteData\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux11_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (512:512:812)(512:512:812))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux11_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (918:918:1544)(918:918:1544))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux11_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (801:801:1387)(801:801:1387))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux11_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (342:342:646)(342:342:646))
          (PORT ADR1 (452:452:775)(452:452:775))
          (PORT ADR3 (488:488:871)(488:488:871))
          (PORT ADR0 (516:516:861)(516:516:861))
          (PORT ADR5 (565:565:1006)(565:565:1006))
          (PORT ADR2 (679:679:1145)(679:679:1145))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux11_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (368:368:761)(368:368:761))
          (PORT ADR0 (518:518:876)(518:518:876))
          (PORT ADR1 (331:331:574)(331:331:574))
          (PORT ADR2 (392:392:673)(392:392:673))
          (PORT ADR5 (565:565:1006)(565:565:1006))
          (PORT ADR4 (690:690:1204)(690:690:1204))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux11_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (366:366:649)(366:366:649))
          (PORT ADR5 (129:129:310)(129:129:310))
          (PORT ADR0 (355:355:619)(355:355:619))
          (PORT ADR1 (375:375:664)(375:375:664))
          (PORT ADR2 (708:708:1213)(708:708:1213))
          (PORT ADR3 (750:750:1294)(750:750:1294))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux11_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (344:344:570)(344:344:570))
          (PORT ADR2 (559:559:959)(559:559:959))
          (PORT ADR0 (686:686:1138)(686:686:1138))
          (PORT ADR4 (149:149:336)(149:149:336))
          (PORT ADR3 (646:646:1127)(646:646:1127))
          (PORT ADR5 (558:558:986)(558:558:986))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (941:1096:1590)(941:1096:1590))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (940:1095:1589)(940:1095:1589))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (943:1077:1571)(943:1077:1571))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (943:1116:1610)(943:1116:1610))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1125:1255:1825)(1125:1255:1825))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1131:1279:1849)(1131:1279:1849))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1130:1263:1833)(1130:1263:1833))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1124:1234:1804)(1124:1234:1804))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (964:1094:1510)(964:1094:1510))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (970:1118:1534)(970:1118:1534))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (969:1102:1518)(969:1102:1518))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (963:1073:1489)(963:1073:1489))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (689:819:1179)(689:819:1179))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (695:843:1203)(695:843:1203))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (694:827:1187)(694:827:1187))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (688:798:1158)(688:798:1158))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_813)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1930:1930:2962)(1930:1930:2962))
          (PORT ADR4 (1948:1948:2982)(1948:1948:2982))
          (PORT ADR3 (640:640:1100)(640:640:1100))
          (PORT ADR1 (753:753:1135)(753:753:1135))
          (PORT ADR0 (970:970:1579)(970:970:1579))
          (PORT ADR5 (820:820:1410)(820:820:1410))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_842)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2500:2500:3998)(2500:2500:3998))
          (PORT ADR5 (2080:2080:3246)(2080:2080:3246))
          (PORT ADR3 (646:646:1130)(646:646:1130))
          (PORT ADR2 (622:622:1049)(622:622:1049))
          (PORT ADR0 (942:942:1523)(942:942:1523))
          (PORT ADR1 (791:791:1307)(791:791:1307))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (620:750:1100)(620:750:1100))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (626:774:1124)(626:774:1124))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (625:758:1108)(625:758:1108))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (619:729:1079)(619:729:1079))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<7\>\/WriteData\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux13_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (757:757:1167)(757:757:1167))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux13_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (807:807:1357)(807:807:1357))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux13_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (690:690:1200)(690:690:1200))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux13_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (496:496:913)(496:496:913))
          (PORT ADR2 (531:531:890)(531:531:890))
          (PORT ADR0 (891:891:1505)(891:891:1505))
          (PORT ADR4 (613:613:1059)(613:613:1059))
          (PORT ADR5 (436:436:801)(436:436:801))
          (PORT ADR1 (675:675:1127)(675:675:1127))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux13_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (524:524:881)(524:524:881))
          (PORT ADR2 (471:471:782)(471:471:782))
          (PORT ADR3 (409:409:836)(409:409:836))
          (PORT ADR0 (485:485:843)(485:485:843))
          (PORT ADR5 (436:436:801)(436:436:801))
          (PORT ADR4 (484:484:870)(484:484:870))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux13_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (419:419:764)(419:419:764))
          (PORT ADR4 (512:512:925)(512:512:925))
          (PORT ADR3 (321:321:608)(321:321:608))
          (PORT ADR2 (299:299:541)(299:299:541))
          (PORT ADR0 (672:672:1135)(672:672:1135))
          (PORT ADR1 (789:789:1297)(789:789:1297))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux13_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (833:833:1328)(833:833:1328))
          (PORT ADR5 (260:260:511)(260:260:511))
          (PORT ADR4 (362:362:707)(362:362:707))
          (PORT ADR1 (343:343:569)(343:343:569))
          (PORT ADR3 (517:517:922)(517:517:922))
          (PORT ADR2 (584:584:999)(584:584:999))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_106)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (913:913:1530)(913:913:1530))
          (PORT ADR2 (1002:1002:1594)(1002:1002:1594))
          (PORT ADR3 (1039:1039:1775)(1039:1039:1775))
          (PORT ADR1 (1311:1311:2129)(1311:1311:2129))
          (PORT ADR5 (595:595:1040)(595:595:1040))
          (PORT ADR4 (788:788:1366)(788:788:1366))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (654:784:1071)(654:784:1071))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (660:808:1095)(660:808:1095))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (659:792:1079)(659:792:1079))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (653:763:1050)(653:763:1050))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<5\>\/Core\/RFBout\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux27_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (574:574:975)(574:574:975))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux27_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (709:709:1146)(709:709:1146))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux27_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (581:581:989)(581:581:989))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux27_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (589:589:1008)(589:589:1008))
          (PORT ADR5 (662:662:1133)(662:662:1133))
          (PORT ADR1 (494:494:830)(494:494:830))
          (PORT ADR2 (392:392:672)(392:392:672))
          (PORT ADR0 (781:781:1315)(781:781:1315))
          (PORT ADR4 (320:320:591)(320:320:591))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux27_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (652:652:1047)(652:652:1047))
          (PORT ADR5 (662:662:1133)(662:662:1133))
          (PORT ADR0 (583:583:996)(583:583:996))
          (PORT ADR1 (449:449:771)(449:449:771))
          (PORT ADR3 (434:434:725)(434:434:725))
          (PORT ADR4 (459:459:844)(459:459:844))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux27_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (709:709:1193)(709:709:1193))
          (PORT ADR2 (815:815:1380)(815:815:1380))
          (PORT ADR4 (163:163:356)(163:163:356))
          (PORT ADR5 (129:129:310)(129:129:310))
          (PORT ADR0 (351:351:632)(351:351:632))
          (PORT ADR3 (533:533:946)(533:533:946))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux27_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (501:501:859)(501:501:859))
          (PORT ADR3 (751:751:1290)(751:751:1290))
          (PORT ADR0 (473:473:826)(473:473:826))
          (PORT ADR2 (619:619:1097)(619:619:1097))
          (PORT ADR4 (424:424:812)(424:424:812))
          (PORT ADR1 (380:380:645)(380:380:645))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (524:654:941)(524:654:941))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (530:678:965)(530:678:965))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (529:662:949)(529:662:949))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_818)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2340:2340:3721)(2340:2340:3721))
          (PORT ADR0 (2253:2253:3463)(2253:2253:3463))
          (PORT ADR5 (645:645:1088)(645:645:1088))
          (PORT ADR2 (795:795:1305)(795:795:1305))
          (PORT ADR3 (976:976:1731)(976:976:1731))
          (PORT ADR1 (1032:1032:1630)(1032:1032:1630))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (523:633:920)(523:633:920))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_812)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2524:2524:3965)(2524:2524:3965))
          (PORT ADR2 (2248:2248:3495)(2248:2248:3495))
          (PORT ADR5 (645:645:1088)(645:645:1088))
          (PORT ADR3 (752:752:1259)(752:752:1259))
          (PORT ADR4 (847:847:1340)(847:847:1340))
          (PORT ADR1 (1034:1034:1629)(1034:1034:1629))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<6\>\/Core\/RFBout\<6\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux28_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (667:667:1123)(667:667:1123))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux28_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (816:816:1318)(816:816:1318))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux28_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (688:688:1161)(688:688:1161))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux28_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (665:665:1155)(665:665:1155))
          (PORT ADR4 (705:705:1191)(705:705:1191))
          (PORT ADR5 (257:257:511)(257:257:511))
          (PORT ADR0 (413:413:698)(413:413:698))
          (PORT ADR1 (807:807:1399)(807:807:1399))
          (PORT ADR2 (404:404:710)(404:404:710))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux28_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (728:728:1194)(728:728:1194))
          (PORT ADR1 (650:650:1072)(650:650:1072))
          (PORT ADR3 (364:364:649)(364:364:649))
          (PORT ADR0 (555:555:971)(555:555:971))
          (PORT ADR5 (285:285:551)(285:285:551))
          (PORT ADR4 (354:354:686)(354:354:686))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux28_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (750:750:1313)(750:750:1313))
          (PORT ADR3 (743:743:1265)(743:743:1265))
          (PORT ADR5 (152:152:292)(152:152:292))
          (PORT ADR4 (266:266:538)(266:266:538))
          (PORT ADR0 (350:350:631)(350:350:631))
          (PORT ADR1 (638:638:1124)(638:638:1124))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux28_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (577:577:1006)(577:577:1006))
          (PORT ADR4 (700:700:1218)(700:700:1218))
          (PORT ADR2 (261:261:497)(261:261:497))
          (PORT ADR0 (377:377:666)(377:377:666))
          (PORT ADR1 (811:811:1337)(811:811:1337))
          (PORT ADR3 (341:341:651)(341:341:651))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R10\<7\>\/Core\/RF\/R10\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (397:527:671)(397:527:671))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (403:551:695)(403:551:695))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (402:535:679)(402:535:679))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (396:506:650)(396:506:650))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/_n0195_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1061:1061:1695)(1061:1061:1695))
          (PORT ADR1 (1182:1182:1795)(1182:1182:1795))
          (PORT ADR0 (1209:1209:1825)(1209:1209:1825))
          (PORT ADR4 (978:978:1515)(978:978:1515))
          (PORT ADR2 (901:901:1347)(901:901:1347))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RF\/_n0191_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1061:1061:1695)(1061:1061:1695))
          (PORT ADR1 (1182:1182:1795)(1182:1182:1795))
          (PORT ADR0 (1209:1209:1825)(1209:1209:1825))
          (PORT ADR4 (978:978:1515)(978:978:1515))
          (PORT ADR2 (901:901:1347)(901:901:1347))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R2\<3\>\/Core\/RF\/R2\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (654:784:1156)(654:784:1156))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData106)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (700:700:1126)(700:700:1126))
          (PORT ADR3 (889:889:1449)(889:889:1449))
          (PORT ADR4 (1138:1138:1920)(1138:1138:1920))
          (PORT ADR1 (245:245:426)(245:245:426))
          (PORT ADR5 (103:103:340)(103:103:340))
          (PORT ADR0 (507:507:902)(507:507:902))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (660:808:1180)(660:808:1180))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData103)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (746:746:1237)(746:746:1237))
          (PORT ADR4 (884:884:1351)(884:884:1351))
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR0 (281:281:672)(281:281:672))
          (PORT ADR5 (268:268:552)(268:268:552))
          (PORT ADR3 (483:483:963)(483:483:963))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (659:792:1164)(659:792:1164))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData104)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (891:891:1450)(891:891:1450))
          (PORT ADR0 (859:859:1367)(859:859:1367))
          (PORT ADR4 (900:900:1378)(900:900:1378))
          (PORT ADR3 (942:942:1515)(942:942:1515))
          (PORT ADR1 (1509:1509:2310)(1509:1509:2310))
          (PORT ADR5 (654:654:1086)(654:654:1086))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (653:763:1135)(653:763:1135))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData102_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1116:1116:1753)(1116:1116:1753))
          (PORT ADR3 (1072:1072:1628)(1072:1072:1628))
          (PORT ADR4 (1192:1192:1892)(1192:1192:1892))
          (PORT ADR1 (828:828:1359)(828:828:1359))
          (PORT ADR2 (762:762:1255)(762:762:1255))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData102_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1116:1116:1753)(1116:1116:1753))
          (PORT ADR3 (1072:1072:1628)(1072:1072:1628))
          (PORT ADR4 (1192:1192:1892)(1192:1192:1892))
          (PORT ADR1 (828:828:1359)(828:828:1359))
          (PORT ADR2 (762:762:1255)(762:762:1255))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (742:872:1263)(742:872:1263))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (748:896:1287)(748:896:1287))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (747:880:1271)(747:880:1271))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_833)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2363:2363:3834)(2363:2363:3834))
          (PORT ADR4 (2069:2069:3240)(2069:2069:3240))
          (PORT ADR5 (636:636:1079)(636:636:1079))
          (PORT ADR0 (914:914:1464)(914:914:1464))
          (PORT ADR2 (788:788:1325)(788:788:1325))
          (PORT ADR1 (975:975:1573)(975:975:1573))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (741:851:1242)(741:851:1242))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_836)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2413:2413:3798)(2413:2413:3798))
          (PORT ADR3 (2108:2108:3322)(2108:2108:3322))
          (PORT ADR4 (829:829:1324)(829:829:1324))
          (PORT ADR1 (908:908:1423)(908:908:1423))
          (PORT ADR0 (908:908:1479)(908:908:1479))
          (PORT ADR5 (939:939:1602)(939:939:1602))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<7\>\/Core\/RFBout\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux29_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (696:696:1181)(696:696:1181))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux29_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (593:593:928)(593:593:928))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux29_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (465:465:771)(465:465:771))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux29_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (810:810:1349)(810:810:1349))
          (PORT ADR1 (778:778:1241)(778:778:1241))
          (PORT ADR3 (346:346:675)(346:346:675))
          (PORT ADR5 (517:517:917)(517:517:917))
          (PORT ADR4 (590:590:1082)(590:590:1082))
          (PORT ADR2 (424:424:761)(424:424:761))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux29_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (720:720:1199)(720:720:1199))
          (PORT ADR4 (569:569:964)(569:569:964))
          (PORT ADR5 (156:156:334)(156:156:334))
          (PORT ADR3 (469:469:803)(469:469:803))
          (PORT ADR1 (537:537:920)(537:537:920))
          (PORT ADR2 (732:732:1155)(732:732:1155))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux29_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (648:648:1136)(648:648:1136))
          (PORT ADR2 (681:681:1144)(681:681:1144))
          (PORT ADR0 (354:354:635)(354:354:635))
          (PORT ADR1 (460:460:828)(460:460:828))
          (PORT ADR5 (218:218:448)(218:218:448))
          (PORT ADR4 (567:567:1018)(567:567:1018))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux29_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (801:801:1341)(801:801:1341))
          (PORT ADR1 (881:881:1375)(881:881:1375))
          (PORT ADR5 (360:360:699)(360:360:699))
          (PORT ADR3 (314:314:627)(314:314:627))
          (PORT ADR2 (261:261:497)(261:261:497))
          (PORT ADR4 (630:630:1118)(630:630:1118))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_936)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3102:3102:4959)(3102:3102:4959))
          (PORT ADR4 (3144:3144:5014)(3144:3144:5014))
          (PORT ADR2 (526:526:822)(526:526:822))
          (PORT ADR5 (588:588:1018)(588:588:1018))
          (PORT ADR1 (819:819:1338)(819:819:1338))
          (PORT ADR3 (684:684:1162)(684:684:1162))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_96)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2817:2817:4582)(2817:2817:4582))
          (PORT ADR3 (2819:2819:4512)(2819:2819:4512))
          (PORT ADR1 (668:668:1069)(668:668:1069))
          (PORT ADR2 (701:701:1148)(701:701:1148))
          (PORT ADR5 (776:776:1364)(776:776:1364))
          (PORT ADR0 (854:854:1372)(854:854:1372))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_9)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2867:2867:4646)(2867:2867:4646))
          (PORT ADR4 (2786:2786:4464)(2786:2786:4464))
          (PORT ADR1 (709:709:1108)(709:709:1108))
          (PORT ADR0 (681:681:1104)(681:681:1104))
          (PORT ADR2 (948:948:1575)(948:948:1575))
          (PORT ADR5 (734:734:1239)(734:734:1239))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_918)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (620:620:1090)(620:620:1090))
          (PORT ADR5 (1368:1368:2211)(1368:1368:2211))
          (PORT ADR2 (767:767:1268)(767:767:1268))
          (PORT ADR0 (672:672:1062)(672:672:1062))
          (PORT ADR3 (939:939:1657)(939:939:1657))
          (PORT ADR1 (930:930:1528)(930:930:1528))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_93)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (750:750:1225)(750:750:1225))
          (PORT ADR5 (1368:1368:2211)(1368:1368:2211))
          (PORT ADR2 (779:779:1305)(779:779:1305))
          (PORT ADR3 (521:521:915)(521:521:915))
          (PORT ADR0 (990:990:1607)(990:990:1607))
          (PORT ADR4 (795:795:1317)(795:795:1317))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_834)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1303:1303:2121)(1303:1303:2121))
          (PORT ADR2 (1493:1493:2309)(1493:1493:2309))
          (PORT ADR4 (616:616:1069)(616:616:1069))
          (PORT ADR3 (424:424:717)(424:424:717))
          (PORT ADR5 (472:472:820)(472:472:820))
          (PORT ADR1 (1087:1087:1739)(1087:1087:1739))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_825)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1891:1891:2889)(1891:1891:2889))
          (PORT ADR5 (1855:1855:2823)(1855:1855:2823))
          (PORT ADR4 (674:674:1130)(674:674:1130))
          (PORT ADR3 (424:424:809)(424:424:809))
          (PORT ADR0 (1002:1002:1567)(1002:1002:1567))
          (PORT ADR2 (1066:1066:1724)(1066:1066:1724))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_828)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1786:1786:2742)(1786:1786:2742))
          (PORT ADR3 (2073:2073:3145)(2073:2073:3145))
          (PORT ADR4 (632:632:1047)(632:632:1047))
          (PORT ADR5 (336:336:600)(336:336:600))
          (PORT ADR1 (848:848:1349)(848:848:1349))
          (PORT ADR0 (973:973:1559)(973:973:1559))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_819)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1769:1769:2754)(1769:1769:2754))
          (PORT ADR1 (2092:2092:3164)(2092:2092:3164))
          (PORT ADR3 (665:665:1095)(665:665:1095))
          (PORT ADR4 (375:375:691)(375:375:691))
          (PORT ADR2 (738:738:1197)(738:738:1197))
          (PORT ADR0 (978:978:1586)(978:978:1586))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_87)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1907:1907:2935)(1907:1907:2935))
          (PORT ADR0 (2203:2203:3330)(2203:2203:3330))
          (PORT ADR1 (867:867:1377)(867:867:1377))
          (PORT ADR5 (336:336:600)(336:336:600))
          (PORT ADR4 (579:579:1037)(579:579:1037))
          (PORT ADR3 (821:821:1438)(821:821:1438))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_816)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1907:1907:2927)(1907:1907:2927))
          (PORT ADR4 (1912:1912:2925)(1912:1912:2925))
          (PORT ADR5 (624:624:1057)(624:624:1057))
          (PORT ADR0 (699:699:1084)(699:699:1084))
          (PORT ADR3 (832:832:1416)(832:832:1416))
          (PORT ADR1 (1123:1123:1778)(1123:1123:1778))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_93)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2911:2911:4659)(2911:2911:4659))
          (PORT ADR5 (2695:2695:4351)(2695:2695:4351))
          (PORT ADR3 (555:555:909)(555:555:909))
          (PORT ADR4 (486:486:878)(486:486:878))
          (PORT ADR0 (1095:1095:1809)(1095:1095:1809))
          (PORT ADR1 (938:938:1507)(938:938:1507))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (789:944:1380)(789:944:1380))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (863:863:1403)(863:863:1403))
          (PORT ADR5 (872:872:1335)(872:872:1335))
          (PORT ADR2 (387:387:706)(387:387:706))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (788:943:1379)(788:943:1379))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData85_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1001:1001:1630)(1001:1001:1630))
          (PORT ADR4 (948:948:1508)(948:948:1508))
          (PORT ADR1 (529:529:918)(529:529:918))
          (PORT ADR2 (856:856:1396)(856:856:1396))
          (PORT ADR5 (127:127:332)(127:127:332))
          (PORT ADR0 (232:232:441)(232:232:441))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (791:925:1361)(791:925:1361))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData86)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1060:1060:1594)(1060:1060:1594))
          (PORT ADR0 (1271:1271:1903)(1271:1271:1903))
          (PORT ADR1 (1277:1277:2098)(1277:1277:2098))
          (PORT ADR5 (1233:1233:2072)(1233:1233:2072))
          (PORT ADR2 (690:690:1193)(690:690:1193))
          (PORT ADR3 (113:113:278)(113:113:278))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (791:964:1400)(791:964:1400))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData84)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1076:1076:1747)(1076:1076:1747))
          (PORT ADR3 (976:976:1621)(976:976:1621))
          (PORT ADR5 (887:887:1504)(887:887:1504))
          (PORT ADR2 (139:139:298)(139:139:298))
          (PORT ADR1 (232:232:400)(232:232:400))
          (PORT ADR4 (960:960:1513)(960:960:1513))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_87)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1080:1080:1858)(1080:1080:1858))
          (PORT ADR2 (1382:1382:2122)(1382:1382:2122))
          (PORT ADR0 (671:671:1104)(671:671:1104))
          (PORT ADR5 (615:615:1016)(615:615:1016))
          (PORT ADR3 (715:715:1176)(715:715:1176))
          (PORT ADR1 (759:759:1188)(759:759:1188))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_843)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1091:1091:1840)(1091:1091:1840))
          (PORT ADR0 (1467:1467:2226)(1467:1467:2226))
          (PORT ADR3 (521:521:970)(521:521:970))
          (PORT ADR2 (655:655:1128)(655:655:1128))
          (PORT ADR5 (606:606:1038)(606:606:1038))
          (PORT ADR1 (947:947:1489)(947:947:1489))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_831)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1865:1865:2832)(1865:1865:2832))
          (PORT ADR1 (1958:1958:2928)(1958:1958:2928))
          (PORT ADR5 (546:546:950)(546:546:950))
          (PORT ADR2 (588:588:959)(588:588:959))
          (PORT ADR4 (677:677:1170)(677:677:1170))
          (PORT ADR3 (692:692:1166)(692:692:1166))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_831)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1322:1322:2167)(1322:1322:2167))
          (PORT ADR5 (1335:1335:2096)(1335:1335:2096))
          (PORT ADR0 (777:777:1264)(777:777:1264))
          (PORT ADR4 (701:701:1183)(701:701:1183))
          (PORT ADR3 (665:665:1163)(665:665:1163))
          (PORT ADR1 (882:882:1388)(882:882:1388))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_933)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3228:3228:5166)(3228:3228:5166))
          (PORT ADR3 (3176:3176:5035)(3176:3176:5035))
          (PORT ADR5 (336:336:600)(336:336:600))
          (PORT ADR4 (625:625:1104)(625:625:1104))
          (PORT ADR1 (1112:1112:1757)(1112:1112:1757))
          (PORT ADR2 (759:759:1203)(759:759:1203))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_927)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (3078:3078:4977)(3078:3078:4977))
          (PORT ADR4 (2903:2903:4657)(2903:2903:4657))
          (PORT ADR1 (581:581:919)(581:581:919))
          (PORT ADR2 (848:848:1322)(848:848:1322))
          (PORT ADR0 (964:964:1543)(964:964:1543))
          (PORT ADR5 (631:631:1032)(631:631:1032))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_918)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (3120:3120:5002)(3120:3120:5002))
          (PORT ADR3 (2928:2928:4685)(2928:2928:4685))
          (PORT ADR1 (696:696:1159)(696:696:1159))
          (PORT ADR4 (602:602:1070)(602:602:1070))
          (PORT ADR5 (723:723:1219)(723:723:1219))
          (PORT ADR2 (842:842:1338)(842:842:1338))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_942)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2949:2949:4821)(2949:2949:4821))
          (PORT ADR5 (2851:2851:4579)(2851:2851:4579))
          (PORT ADR4 (370:370:646)(370:370:646))
          (PORT ADR0 (755:755:1265)(755:755:1265))
          (PORT ADR1 (918:918:1513)(918:918:1513))
          (PORT ADR2 (745:745:1191)(745:745:1191))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_915)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (3019:3019:4839)(3019:3019:4839))
          (PORT ADR4 (2890:2890:4641)(2890:2890:4641))
          (PORT ADR5 (465:465:767)(465:465:767))
          (PORT ADR1 (825:825:1329)(825:825:1329))
          (PORT ADR0 (995:995:1579)(995:995:1579))
          (PORT ADR3 (750:750:1339)(750:750:1339))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_912)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2930:2930:4713)(2930:2930:4713))
          (PORT ADR0 (3074:3074:4885)(3074:3074:4885))
          (PORT ADR5 (336:336:600)(336:336:600))
          (PORT ADR1 (774:774:1283)(774:774:1283))
          (PORT ADR2 (841:841:1392)(841:841:1392))
          (PORT ADR3 (687:687:1154)(687:687:1154))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_824)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2086:2086:3357)(2086:2086:3357))
          (PORT ADR2 (2377:2377:3699)(2377:2377:3699))
          (PORT ADR0 (558:558:923)(558:558:923))
          (PORT ADR3 (690:690:1250)(690:690:1250))
          (PORT ADR5 (710:710:1149)(710:710:1149))
          (PORT ADR1 (936:936:1509)(936:936:1509))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_836)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2146:2146:3447)(2146:2146:3447))
          (PORT ADR4 (2273:2273:3576)(2273:2273:3576))
          (PORT ADR5 (336:336:600)(336:336:600))
          (PORT ADR0 (813:813:1312)(813:813:1312))
          (PORT ADR2 (688:688:1179)(688:688:1179))
          (PORT ADR1 (895:895:1522)(895:895:1522))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_821)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2276:2276:3620)(2276:2276:3620))
          (PORT ADR1 (2442:2442:3785)(2442:2442:3785))
          (PORT ADR3 (417:417:721)(417:417:721))
          (PORT ADR5 (595:595:1022)(595:595:1022))
          (PORT ADR2 (753:753:1237)(753:753:1237))
          (PORT ADR4 (910:910:1538)(910:910:1538))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.ram_ena_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out151)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1297:1297:2037)(1297:1297:2037))
          (PORT ADR2 (1385:1385:2128)(1385:1385:2128))
          (PORT ADR0 (1243:1243:1855)(1243:1243:1855))
          (PORT ADR4 (1081:1081:1739)(1081:1081:1739))
          (PORT ADR3 (1150:1150:1922)(1150:1150:1922))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out141)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1297:1297:2037)(1297:1297:2037))
          (PORT ADR2 (1385:1385:2128)(1385:1385:2128))
          (PORT ADR0 (1243:1243:1855)(1243:1243:1855))
          (PORT ADR4 (1081:1081:1739)(1081:1081:1739))
          (PORT ADR3 (1150:1150:1922)(1150:1150:1922))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.ram_ena_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out271)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1170:1170:1802)(1170:1170:1802))
          (PORT ADR2 (957:957:1478)(957:957:1478))
          (PORT ADR4 (808:808:1260)(808:808:1260))
          (PORT ADR3 (915:915:1401)(915:915:1401))
          (PORT ADR0 (1024:1024:1529)(1024:1024:1529))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out261)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1170:1170:1802)(1170:1170:1802))
          (PORT ADR2 (957:957:1478)(957:957:1478))
          (PORT ADR4 (808:808:1260)(808:808:1260))
          (PORT ADR3 (915:915:1401)(915:915:1401))
          (PORT ADR0 (1024:1024:1529)(1024:1024:1529))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_924)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (834:834:1374)(834:834:1374))
          (PORT ADR4 (1499:1499:2418)(1499:1499:2418))
          (PORT ADR1 (867:867:1396)(867:867:1396))
          (PORT ADR5 (432:432:760)(432:432:760))
          (PORT ADR2 (978:978:1620)(978:978:1620))
          (PORT ADR3 (1057:1057:1800)(1057:1057:1800))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_818)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2251:2251:3583)(2251:2251:3583))
          (PORT ADR0 (2556:2556:4015)(2556:2556:4015))
          (PORT ADR5 (475:475:833)(475:475:833))
          (PORT ADR4 (590:590:1058)(590:590:1058))
          (PORT ADR1 (876:876:1437)(876:876:1437))
          (PORT ADR2 (1021:1021:1697)(1021:1021:1697))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_845)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2321:2321:3668)(2321:2321:3668))
          (PORT ADR4 (2365:2365:3760)(2365:2365:3760))
          (PORT ADR0 (558:558:923)(558:558:923))
          (PORT ADR3 (672:672:1206)(672:672:1206))
          (PORT ADR5 (642:642:1110)(642:642:1110))
          (PORT ADR1 (942:942:1522)(942:942:1522))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_815)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2383:2383:3802)(2383:2383:3802))
          (PORT ADR0 (2687:2687:4191)(2687:2687:4191))
          (PORT ADR5 (336:336:600)(336:336:600))
          (PORT ADR4 (695:695:1183)(695:695:1183))
          (PORT ADR3 (727:727:1217)(727:727:1217))
          (PORT ADR2 (869:869:1429)(869:869:1429))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_812)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (2164:2164:3472)(2164:2164:3472))
          (PORT ADR0 (2555:2555:4023)(2555:2555:4023))
          (PORT ADR4 (366:366:651)(366:366:651))
          (PORT ADR3 (626:626:1093)(626:626:1093))
          (PORT ADR2 (674:674:1152)(674:674:1152))
          (PORT ADR1 (971:971:1534)(971:971:1534))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_840)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1158:1158:1887)(1158:1158:1887))
          (PORT ADR1 (1454:1454:2186)(1454:1454:2186))
          (PORT ADR4 (375:375:691)(375:375:691))
          (PORT ADR5 (545:545:972)(545:545:972))
          (PORT ADR2 (758:758:1238)(758:758:1238))
          (PORT ADR3 (696:696:1126)(696:696:1126))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_819)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1280:1280:2074)(1280:1280:2074))
          (PORT ADR2 (1362:1362:2090)(1362:1362:2090))
          (PORT ADR3 (553:553:884)(553:553:884))
          (PORT ADR5 (748:748:1284)(748:748:1284))
          (PORT ADR4 (699:699:1275)(699:699:1275))
          (PORT ADR0 (835:835:1341)(835:835:1341))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_822)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1119:1119:1943)(1119:1119:1943))
          (PORT ADR0 (1453:1453:2225)(1453:1453:2225))
          (PORT ADR5 (433:433:761)(433:433:761))
          (PORT ADR2 (608:608:990)(608:608:990))
          (PORT ADR4 (790:790:1272)(790:790:1272))
          (PORT ADR1 (898:898:1427)(898:898:1427))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_810)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1100:1100:1835)(1100:1100:1835))
          (PORT ADR5 (1207:1207:1892)(1207:1207:1892))
          (PORT ADR1 (720:720:1152)(720:720:1152))
          (PORT ADR2 (610:610:993)(610:610:993))
          (PORT ADR3 (916:916:1595)(916:916:1595))
          (PORT ADR0 (736:736:1167)(736:736:1167))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1187:1317:1887)(1187:1317:1887))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1193:1341:1911)(1193:1341:1911))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1192:1325:1895)(1192:1325:1895))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1186:1296:1866)(1186:1296:1866))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<4\>\/Core\/RFBout\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux26_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (870:870:1429)(870:870:1429))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux26_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (764:764:1196)(764:764:1196))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux26_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (637:637:1040)(637:637:1040))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux26_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (663:663:1073)(663:663:1073))
          (PORT ADR5 (853:853:1452)(853:853:1452))
          (PORT ADR4 (489:489:846)(489:489:846))
          (PORT ADR3 (385:385:718)(385:385:718))
          (PORT ADR0 (738:738:1242)(738:738:1242))
          (PORT ADR1 (713:713:1128)(713:713:1128))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux26_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (721:721:1180)(721:721:1180))
          (PORT ADR4 (894:894:1519)(894:894:1519))
          (PORT ADR5 (521:521:969)(521:521:969))
          (PORT ADR1 (607:607:1032)(607:607:1032))
          (PORT ADR0 (253:253:462)(253:253:462))
          (PORT ADR2 (270:270:473)(270:270:473))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux26_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (523:523:895)(523:523:895))
          (PORT ADR3 (925:925:1521)(925:925:1521))
          (PORT ADR4 (418:418:784)(418:418:784))
          (PORT ADR2 (431:431:782)(431:431:782))
          (PORT ADR1 (526:526:941)(526:526:941))
          (PORT ADR0 (361:361:657)(361:361:657))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux26_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (732:732:1218)(732:732:1218))
          (PORT ADR3 (942:942:1609)(942:942:1609))
          (PORT ADR0 (518:518:886)(518:518:886))
          (PORT ADR5 (321:321:636)(321:321:636))
          (PORT ADR4 (504:504:921)(504:504:921))
          (PORT ADR1 (656:656:1084)(656:656:1084))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_8)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2402:2402:3781)(2402:2402:3781))
          (PORT ADR4 (2356:2356:3736)(2356:2356:3736))
          (PORT ADR5 (433:433:761)(433:433:761))
          (PORT ADR2 (722:722:1180)(722:722:1180))
          (PORT ADR3 (648:648:1173)(648:648:1173))
          (PORT ADR0 (1104:1104:1769)(1104:1104:1769))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_830)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2685:2685:4386)(2685:2685:4386))
          (PORT ADR0 (2349:2349:3582)(2349:2349:3582))
          (PORT ADR5 (497:497:796)(497:497:796))
          (PORT ADR4 (656:656:1111)(656:656:1111))
          (PORT ADR2 (684:684:1131)(684:684:1131))
          (PORT ADR1 (855:855:1390)(855:855:1390))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_824)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2735:2735:4350)(2735:2735:4350))
          (PORT ADR5 (2109:2109:3280)(2109:2109:3280))
          (PORT ADR0 (666:666:1077)(666:666:1077))
          (PORT ADR1 (922:922:1461)(922:922:1461))
          (PORT ADR3 (699:699:1140)(699:699:1140))
          (PORT ADR4 (850:850:1411)(850:850:1411))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_84)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1792:1792:2789)(1792:1792:2789))
          (PORT ADR0 (2150:2150:3277)(2150:2150:3277))
          (PORT ADR2 (837:837:1340)(837:837:1340))
          (PORT ADR3 (467:467:798)(467:467:798))
          (PORT ADR4 (702:702:1187)(702:702:1187))
          (PORT ADR1 (1134:1134:1829)(1134:1134:1829))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_810)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1881:1881:2946)(1881:1881:2946))
          (PORT ADR1 (2117:2117:3224)(2117:2117:3224))
          (PORT ADR2 (683:683:1132)(683:683:1132))
          (PORT ADR5 (443:443:786)(443:443:786))
          (PORT ADR0 (888:888:1435)(888:888:1435))
          (PORT ADR4 (773:773:1352)(773:773:1352))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<4\>\/WriteData\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux10_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (705:705:1139)(705:705:1139))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux10_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1120:1120:1848)(1120:1120:1848))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux10_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (992:992:1691)(992:992:1691))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux10_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (573:573:942)(573:573:942))
          (PORT ADR0 (644:644:1087)(644:644:1087))
          (PORT ADR4 (441:441:794)(441:441:794))
          (PORT ADR3 (423:423:757)(423:423:757))
          (PORT ADR5 (607:607:1061)(607:607:1061))
          (PORT ADR2 (750:750:1246)(750:750:1246))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux10_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (253:253:462)(253:253:462))
          (PORT ADR1 (343:343:586)(343:343:586))
          (PORT ADR3 (407:407:719)(407:407:719))
          (PORT ADR4 (454:454:831)(454:454:831))
          (PORT ADR5 (607:607:1061)(607:607:1061))
          (PORT ADR2 (761:761:1256)(761:761:1256))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux10_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (266:266:538)(266:266:538))
          (PORT ADR3 (402:402:739)(402:402:739))
          (PORT ADR1 (391:391:704)(391:391:704))
          (PORT ADR0 (609:609:1063)(609:609:1063))
          (PORT ADR2 (760:760:1308)(760:760:1308))
          (PORT ADR5 (610:610:1068)(610:610:1068))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux10_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (528:528:919)(528:528:919))
          (PORT ADR1 (784:784:1333)(784:784:1333))
          (PORT ADR4 (507:507:916)(507:507:916))
          (PORT ADR0 (587:587:993)(587:587:993))
          (PORT ADR3 (696:696:1218)(696:696:1218))
          (PORT ADR5 (610:610:1068)(610:610:1068))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (799:929:1310)(799:929:1310))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (805:953:1334)(805:953:1334))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (804:937:1318)(804:937:1318))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (798:908:1289)(798:908:1289))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_939)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (635:635:1121)(635:635:1121))
          (PORT ADR0 (1579:1579:2525)(1579:1579:2525))
          (PORT ADR1 (844:844:1422)(844:844:1422))
          (PORT ADR5 (566:566:970)(566:566:970))
          (PORT ADR2 (1003:1003:1694)(1003:1003:1694))
          (PORT ADR3 (756:756:1345)(756:756:1345))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_839)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2282:2282:3631)(2282:2282:3631))
          (PORT ADR2 (2375:2375:3701)(2375:2375:3701))
          (PORT ADR4 (375:375:691)(375:375:691))
          (PORT ADR3 (683:683:1139)(683:683:1139))
          (PORT ADR5 (545:545:972)(545:545:972))
          (PORT ADR1 (1119:1119:1752)(1119:1119:1752))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_833)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2077:2077:3333)(2077:2077:3333))
          (PORT ADR3 (2294:2294:3680)(2294:2294:3680))
          (PORT ADR1 (842:842:1309)(842:842:1309))
          (PORT ADR5 (541:541:965)(541:541:965))
          (PORT ADR2 (688:688:1163)(688:688:1163))
          (PORT ADR0 (922:922:1513)(922:922:1513))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_827)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2093:2093:3360)(2093:2093:3360))
          (PORT ADR2 (2466:2466:3889)(2466:2466:3889))
          (PORT ADR1 (579:579:920)(579:579:920))
          (PORT ADR0 (817:817:1280)(817:817:1280))
          (PORT ADR3 (665:665:1187)(665:665:1187))
          (PORT ADR5 (755:755:1277)(755:755:1277))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_830)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2132:2132:3442)(2132:2132:3442))
          (PORT ADR4 (2275:2275:3572)(2275:2275:3572))
          (PORT ADR0 (570:570:917)(570:570:917))
          (PORT ADR2 (855:855:1382)(855:855:1382))
          (PORT ADR5 (682:682:1173)(682:682:1173))
          (PORT ADR1 (915:915:1498)(915:915:1498))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_9)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (832:832:1405)(832:832:1405))
          (PORT ADR2 (1764:1764:2797)(1764:1764:2797))
          (PORT ADR1 (833:833:1343)(833:833:1343))
          (PORT ADR0 (749:749:1211)(749:749:1211))
          (PORT ADR3 (1068:1068:1863)(1068:1068:1863))
          (PORT ADR5 (713:713:1224)(713:713:1224))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (905:1054:1588)(905:1054:1588))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (909:1058:1592)(909:1058:1592))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (911:1039:1573)(911:1039:1573))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (921:1094:1628)(921:1094:1628))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R8\<3\>\/Core\/RF\/R8\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1007:1137:1703)(1007:1137:1703))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1013:1161:1727)(1013:1161:1727))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1012:1145:1711)(1012:1145:1711))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1006:1116:1682)(1006:1116:1682))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData82)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (989:989:1473)(989:989:1473))
          (PORT ADR1 (818:818:1217)(818:818:1217))
          (PORT ADR3 (496:496:843)(496:496:843))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (490:490:865)(490:490:865))
          (PORT ADR2 (865:865:1274)(865:865:1274))
          (PORT ADR4 (989:989:1473)(989:989:1473))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_837)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1285:1285:2101)(1285:1285:2101))
          (PORT ADR3 (1439:1439:2291)(1439:1439:2291))
          (PORT ADR2 (837:837:1362)(837:837:1362))
          (PORT ADR5 (702:702:1193)(702:702:1193))
          (PORT ADR1 (775:775:1256)(775:775:1256))
          (PORT ADR4 (814:814:1383)(814:814:1383))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<2\>\/WriteData\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux8_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1089:1089:1688)(1089:1089:1688))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux8_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (429:429:768)(429:429:768))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux8_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (538:538:931)(538:538:931))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux8_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (418:418:791)(418:418:791))
          (PORT ADR2 (857:857:1318)(857:857:1318))
          (PORT ADR4 (664:664:1194)(664:664:1194))
          (PORT ADR1 (926:926:1529)(926:926:1529))
          (PORT ADR0 (845:845:1402)(845:845:1402))
          (PORT ADR3 (570:570:1000)(570:570:1000))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux8_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (531:531:917)(531:531:917))
          (PORT ADR1 (565:565:963)(565:565:963))
          (PORT ADR4 (526:526:901)(526:526:901))
          (PORT ADR0 (853:853:1391)(853:853:1391))
          (PORT ADR5 (459:459:871)(459:459:871))
          (PORT ADR2 (633:633:1039)(633:633:1039))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux8_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (455:455:852)(455:455:852))
          (PORT ADR2 (611:611:1057)(611:611:1057))
          (PORT ADR3 (744:744:1220)(744:744:1220))
          (PORT ADR4 (442:442:810)(442:442:810))
          (PORT ADR0 (691:691:1218)(691:691:1218))
          (PORT ADR1 (690:690:1185)(690:690:1185))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux8_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (505:505:886)(505:505:886))
          (PORT ADR3 (652:652:1121)(652:652:1121))
          (PORT ADR0 (683:683:1176)(683:683:1176))
          (PORT ADR1 (769:769:1269)(769:769:1269))
          (PORT ADR2 (591:591:1058)(591:591:1058))
          (PORT ADR5 (482:482:851)(482:482:851))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_84)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1133:1133:1865)(1133:1133:1865))
          (PORT ADR2 (1471:1471:2287)(1471:1471:2287))
          (PORT ADR1 (603:603:960)(603:603:960))
          (PORT ADR3 (596:596:1079)(596:596:1079))
          (PORT ADR4 (605:605:1102)(605:605:1102))
          (PORT ADR5 (634:634:1047)(634:634:1047))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh1101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (929:929:1452)(929:929:1452))
          (PORT ADR2 (624:624:1028)(624:624:1028))
          (PORT ADR4 (332:332:647)(332:332:647))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (661:810:1170)(661:810:1170))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (663:791:1151)(663:791:1151))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (673:846:1206)(673:846:1206))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.ram_ena_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out291)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (988:988:1477)(988:988:1477))
          (PORT ADR0 (1123:1123:1677)(1123:1123:1677))
          (PORT ADR1 (1340:1340:2054)(1340:1340:2054))
          (PORT ADR3 (724:724:1233)(724:724:1233))
          (PORT ADR4 (960:960:1445)(960:960:1445))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out281)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (988:988:1477)(988:988:1477))
          (PORT ADR0 (1123:1123:1677)(1123:1123:1677))
          (PORT ADR1 (1340:1340:2054)(1340:1340:2054))
          (PORT ADR3 (724:724:1233)(724:724:1233))
          (PORT ADR4 (960:960:1445)(960:960:1445))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_915)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (688:688:1118)(688:688:1118))
          (PORT ADR4 (1381:1381:2242)(1381:1381:2242))
          (PORT ADR0 (1003:1003:1600)(1003:1003:1600))
          (PORT ADR3 (562:562:1017)(562:562:1017))
          (PORT ADR5 (916:916:1559)(916:916:1559))
          (PORT ADR2 (788:788:1340)(788:788:1340))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_96)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (828:828:1336)(828:828:1336))
          (PORT ADR3 (1420:1420:2324)(1420:1420:2324))
          (PORT ADR2 (888:888:1472)(888:888:1472))
          (PORT ADR0 (708:708:1125)(708:708:1125))
          (PORT ADR4 (842:842:1461)(842:842:1461))
          (PORT ADR5 (670:670:1192)(670:670:1192))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_828)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1216:1216:1985)(1216:1216:1985))
          (PORT ADR3 (1438:1438:2343)(1438:1438:2343))
          (PORT ADR5 (752:752:1264)(752:752:1264))
          (PORT ADR2 (612:612:995)(612:612:995))
          (PORT ADR1 (794:794:1265)(794:794:1265))
          (PORT ADR0 (909:909:1475)(909:909:1475))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1126:1126:1900)(1126:1126:1900))
          (PORT ADR2 (1488:1488:2307)(1488:1488:2307))
          (PORT ADR4 (606:606:1014)(606:606:1014))
          (PORT ADR1 (752:752:1241)(752:752:1241))
          (PORT ADR0 (785:785:1262)(785:785:1262))
          (PORT ADR5 (657:657:1128)(657:657:1128))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Sh410\/Core\/alu\/Sh410_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/Mmux_RFWriteData83)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1018:1018:1606)(1018:1018:1606))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData83_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (808:808:1300)(808:808:1300))
          (PORT ADR4 (837:837:1413)(837:837:1413))
          (PORT ADR1 (1037:1037:1625)(1037:1037:1625))
          (PORT ADR3 (661:661:1143)(661:661:1143))
          (PORT ADR5 (671:671:1075)(671:671:1075))
          (PORT ADR0 (267:267:482)(267:267:482))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData83_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (838:838:1402)(838:838:1402))
          (PORT ADR2 (809:809:1302)(809:809:1302))
          (PORT ADR3 (901:901:1485)(901:901:1485))
          (PORT ADR5 (1041:1041:1676)(1041:1041:1676))
          (PORT ADR0 (1140:1140:1816)(1140:1140:1816))
          (PORT ADR1 (1728:1728:2563)(1728:1728:2563))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh4101)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (658:658:1114)(658:658:1114))
          (PORT ADR2 (476:476:878)(476:476:878))
          (PORT ADR4 (492:492:887)(492:492:887))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_945)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (875:875:1457)(875:875:1457))
          (PORT ADR4 (1467:1467:2421)(1467:1467:2421))
          (PORT ADR2 (796:796:1271)(796:796:1271))
          (PORT ADR1 (678:678:1094)(678:678:1094))
          (PORT ADR3 (773:773:1336)(773:773:1336))
          (PORT ADR5 (853:853:1454)(853:853:1454))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_821)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2518:2518:4056)(2518:2518:4056))
          (PORT ADR3 (2169:2169:3403)(2169:2169:3403))
          (PORT ADR2 (634:634:1026)(634:634:1026))
          (PORT ADR5 (607:607:1043)(607:607:1043))
          (PORT ADR1 (764:764:1240)(764:764:1240))
          (PORT ADR0 (900:900:1504)(900:900:1504))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Mmux_RFWriteData10\/Core\/Mmux_RFWriteData10_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/Mmux_RFWriteData101)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1012:1012:1678)(1012:1012:1678))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData101_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (941:941:1586)(941:941:1586))
          (PORT ADR2 (1069:1069:1676)(1069:1069:1676))
          (PORT ADR1 (539:539:911)(539:539:911))
          (PORT ADR5 (897:897:1450)(897:897:1450))
          (PORT ADR3 (969:969:1543)(969:969:1543))
          (PORT ADR0 (851:851:1369)(851:851:1369))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData101_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1005:1005:1658)(1005:1005:1658))
          (PORT ADR1 (1024:1024:1632)(1024:1024:1632))
          (PORT ADR2 (706:706:1202)(706:706:1202))
          (PORT ADR4 (819:819:1356)(819:819:1356))
          (PORT ADR5 (930:930:1489)(930:930:1489))
          (PORT ADR0 (658:658:1142)(658:658:1142))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_927)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (435:435:855)(435:435:855))
          (PORT ADR5 (1206:1206:1947)(1206:1206:1947))
          (PORT ADR0 (953:953:1526)(953:953:1526))
          (PORT ADR4 (677:677:1124)(677:677:1124))
          (PORT ADR1 (1509:1509:2396)(1509:1509:2396))
          (PORT ADR2 (1136:1136:1889)(1136:1136:1889))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_99)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (485:485:819)(485:485:819))
          (PORT ADR4 (1261:1261:2016)(1261:1261:2016))
          (PORT ADR1 (780:780:1286)(780:780:1286))
          (PORT ADR0 (875:875:1390)(875:875:1390))
          (PORT ADR3 (960:960:1662)(960:960:1662))
          (PORT ADR5 (1073:1073:1763)(1073:1073:1763))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R14\<11\>\/Core\/RF\/R14\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1152:1301:1702)(1152:1301:1702))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1156:1305:1706)(1156:1305:1706))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData152)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (660:660:1005)(660:660:1005))
          (PORT ADR0 (866:866:1433)(866:866:1433))
          (PORT ADR4 (204:204:432)(204:204:432))
          (PORT ADR2 (472:472:805)(472:472:805))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData94_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (934:934:1368)(934:934:1368))
          (PORT ADR1 (660:660:1005)(660:660:1005))
          (PORT ADR0 (866:866:1433)(866:866:1433))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1158:1286:1687)(1158:1286:1687))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData154)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (920:920:1385)(920:920:1385))
          (PORT ADR1 (546:546:888)(546:546:888))
          (PORT ADR0 (668:668:1051)(668:668:1051))
          (PORT ADR2 (356:356:686)(356:356:686))
          (PORT ADR3 (105:105:269)(105:105:269))
          (PORT ADR5 (169:169:387)(169:169:387))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1168:1341:1742)(1168:1341:1742))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData155)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (261:261:491)(261:261:491))
          (PORT ADR0 (684:684:1060)(684:684:1060))
          (PORT ADR1 (771:771:1277)(771:771:1277))
          (PORT ADR5 (1063:1063:1865)(1063:1063:1865))
          (PORT ADR3 (485:485:850)(485:485:850))
          (PORT ADR2 (204:204:413)(204:204:413))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_72\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_72_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (607:607:1016)(607:607:1016))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_42)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (545:545:881)(545:545:881))
          (PORT ADR0 (570:570:919)(570:570:919))
          (PORT ADR5 (1199:1199:1875)(1199:1199:1875))
          (PORT ADR3 (738:738:1251)(738:738:1251))
          (PORT ADR2 (1403:1403:2387)(1403:1403:2387))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_32)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (336:336:604)(336:336:604))
          (PORT ADR0 (610:610:997)(610:610:997))
          (PORT ADR1 (980:980:1545)(980:980:1545))
          (PORT ADR2 (1392:1392:2240)(1392:1392:2240))
          (PORT ADR5 (883:883:1503)(883:883:1503))
          (PORT ADR3 (131:131:267)(131:131:267))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_72)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1300:1300:2064)(1300:1300:2064))
          (PORT ADR2 (1003:1003:1657)(1003:1003:1657))
          (PORT ADR4 (1699:1699:2797)(1699:1699:2797))
          (PORT ADR3 (1173:1173:2051)(1173:1173:2051))
          (PORT ADR1 (876:876:1541)(876:876:1541))
          (PORT ADR0 (1109:1109:1924)(1109:1109:1924))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_88)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1223:1223:2001)(1223:1223:2001))
          (PORT ADR2 (1003:1003:1623)(1003:1003:1623))
          (PORT ADR1 (1668:1668:2545)(1668:1668:2545))
          (PORT ADR3 (1384:1384:2388)(1384:1384:2388))
          (PORT ADR0 (1731:1731:2913)(1731:1731:2913))
          (PORT ADR5 (1683:1683:2903)(1683:1683:2903))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_7\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_7_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (538:538:868)(538:538:868))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (463:463:801)(463:463:801))
          (PORT ADR0 (683:683:1108)(683:683:1108))
          (PORT ADR3 (903:903:1607)(903:903:1607))
          (PORT ADR1 (834:834:1398)(834:834:1398))
          (PORT ADR5 (1393:1393:2426)(1393:1393:2426))
          (PORT ADR2 (150:150:296)(150:150:296))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (447:447:791)(447:447:791))
          (PORT ADR0 (657:657:1082)(657:657:1082))
          (PORT ADR1 (874:874:1360)(874:874:1360))
          (PORT ADR5 (1384:1384:2289)(1384:1384:2289))
          (PORT ADR2 (920:920:1500)(920:920:1500))
          (PORT ADR3 (131:131:267)(131:131:267))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_7)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1391:1391:2249)(1391:1391:2249))
          (PORT ADR5 (974:974:1603)(974:974:1603))
          (PORT ADR1 (1895:1895:3100)(1895:1895:3100))
          (PORT ADR0 (1173:1173:2029)(1173:1173:2029))
          (PORT ADR2 (830:830:1495)(830:830:1495))
          (PORT ADR4 (803:803:1443)(803:803:1443))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1348:1348:2202)(1348:1348:2202))
          (PORT ADR5 (974:974:1603)(974:974:1603))
          (PORT ADR0 (1059:1059:1790)(1059:1059:1790))
          (PORT ADR3 (1234:1234:2174)(1234:1234:2174))
          (PORT ADR2 (1467:1467:2530)(1467:1467:2530))
          (PORT ADR1 (1611:1611:2721)(1611:1611:2721))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction_30_2\/Core\/Instruction_30_2_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_30_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (511:639:849)(511:639:849))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_30_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (521:694:904)(521:694:904))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux2311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (366:366:619)(366:366:619))
          (PORT ADR0 (1031:1031:1756)(1031:1031:1756))
          (PORT ADR4 (366:366:691)(366:366:691))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/mux2011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (487:487:936)(487:487:936))
          (PORT ADR2 (180:180:337)(180:180:337))
          (PORT ADR1 (366:366:619)(366:366:619))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_715\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_715_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_14)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (535:535:908)(535:535:908))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_415)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (825:825:1349)(825:825:1349))
          (PORT ADR5 (589:589:976)(589:589:976))
          (PORT ADR2 (924:924:1572)(924:924:1572))
          (PORT ADR0 (730:730:1251)(730:730:1251))
          (PORT ADR1 (1926:1926:3161)(1926:1926:3161))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_315)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (968:968:1538)(968:968:1538))
          (PORT ADR1 (813:813:1277)(813:813:1277))
          (PORT ADR4 (872:872:1338)(872:872:1338))
          (PORT ADR2 (2144:2144:3338)(2144:2144:3338))
          (PORT ADR3 (1083:1083:1736)(1083:1083:1736))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_715)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1505:1505:2453)(1505:1505:2453))
          (PORT ADR5 (1147:1147:1890)(1147:1147:1890))
          (PORT ADR4 (1581:1581:2585)(1581:1581:2585))
          (PORT ADR2 (1099:1099:1900)(1099:1099:1900))
          (PORT ADR0 (1065:1065:1827)(1065:1065:1827))
          (PORT ADR1 (883:883:1539)(883:883:1539))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_847)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1658:1658:2658)(1658:1658:2658))
          (PORT ADR4 (1170:1170:1947)(1170:1170:1947))
          (PORT ADR1 (1041:1041:1743)(1041:1041:1743))
          (PORT ADR2 (1406:1406:2380)(1406:1406:2380))
          (PORT ADR5 (1335:1335:2304)(1335:1335:2304))
          (PORT ADR3 (1291:1291:2240)(1291:1291:2240))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (683:683:1118)(683:683:1118))
          (PORT ADR0 (893:893:1390)(893:893:1390))
          (PORT ADR1 (843:843:1374)(843:843:1374))
          (PORT ADR5 (953:953:1659)(953:953:1659))
          (PORT ADR2 (556:556:962)(556:556:962))
          (PORT ADR4 (852:852:1475)(852:852:1475))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData23)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (796:796:1151)(796:796:1151))
          (PORT ADR0 (658:658:1071)(658:658:1071))
          (PORT ADR3 (137:137:273)(137:137:273))
          (PORT ADR4 (57:57:191)(57:57:191))
          (PORT ADR1 (363:363:586)(363:363:586))
          (PORT ADR5 (24:24:132)(24:24:132))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh141)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (718:718:1168)(718:718:1168))
          (PORT ADR4 (611:611:990)(611:611:990))
          (PORT ADR1 (1399:1399:2125)(1399:1399:2125))
          (PORT ADR5 (1253:1253:1892)(1253:1253:1892))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData62)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (296:296:517)(296:296:517))
          (PORT ADR3 (827:827:1152)(827:827:1152))
          (PORT ADR0 (546:546:922)(546:546:922))
          (PORT ADR4 (68:68:228)(68:68:228))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh401)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (800:800:1216)(800:800:1216))
          (PORT ADR2 (940:940:1458)(940:940:1458))
          (PORT ADR1 (953:953:1430)(953:953:1430))
          (PORT ADR5 (730:730:1128)(730:730:1128))
          (PORT ADR3 (756:756:1234)(756:756:1234))
          (PORT ADR0 (609:609:1038)(609:609:1038))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData153)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1039:1039:1542)(1039:1039:1542))
          (PORT ADR2 (677:677:1110)(677:677:1110))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR0 (349:349:628)(349:349:628))
          (PORT ADR3 (137:137:273)(137:137:273))
          (PORT ADR1 (375:375:598)(375:375:598))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (838:838:1290)(838:838:1290))
          (PORT ADR1 (1008:1008:1614)(1008:1008:1614))
          (PORT ADR4 (744:744:1291)(744:744:1291))
          (PORT ADR5 (1191:1191:1791)(1191:1191:1791))
          (PORT ADR0 (691:691:1192)(691:691:1192))
          (PORT ADR2 (991:991:1685)(991:991:1685))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData44)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (247:247:481)(247:247:481))
          (PORT ADR1 (398:398:651)(398:398:651))
          (PORT ADR5 (526:526:922)(526:526:922))
          (PORT ADR4 (68:68:228)(68:68:228))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_73\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_73_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (369:369:623)(369:369:623))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_43)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (449:449:734)(449:449:734))
          (PORT ADR3 (288:288:527)(288:288:527))
          (PORT ADR1 (1411:1411:2081)(1411:1411:2081))
          (PORT ADR5 (256:256:516)(256:256:516))
          (PORT ADR2 (1277:1277:2138)(1277:1277:2138))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_33)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (233:233:437)(233:233:437))
          (PORT ADR1 (592:592:989)(592:592:989))
          (PORT ADR0 (987:987:1582)(987:987:1582))
          (PORT ADR2 (1382:1382:2217)(1382:1382:2217))
          (PORT ADR3 (1021:1021:1681)(1021:1021:1681))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_73)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1348:1348:2195)(1348:1348:2195))
          (PORT ADR2 (865:865:1448)(865:865:1448))
          (PORT ADR0 (2306:2306:3723)(2306:2306:3723))
          (PORT ADR3 (1263:1263:2186)(1263:1263:2186))
          (PORT ADR4 (834:834:1544)(834:834:1544))
          (PORT ADR5 (942:942:1681)(942:942:1681))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_811)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1262:1262:2076)(1262:1262:2076))
          (PORT ADR3 (801:801:1358)(801:801:1358))
          (PORT ADR1 (1262:1262:2121)(1262:1262:2121))
          (PORT ADR5 (1308:1308:2280)(1308:1308:2280))
          (PORT ADR0 (1817:1817:3057)(1817:1817:3057))
          (PORT ADR2 (1570:1570:2668)(1570:1570:2668))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction_29_2\/Core\/Instruction_29_2_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/_n0231_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (497:497:833)(497:497:833))
          (PORT ADR0 (544:544:924)(544:544:924))
          (PORT ADR2 (402:402:686)(402:402:686))
          (PORT ADR3 (338:338:641)(338:338:641))
          (PORT ADR4 (72:72:200)(72:72:200))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RF\/_n0235_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (497:497:833)(497:497:833))
          (PORT ADR0 (544:544:924)(544:544:924))
          (PORT ADR2 (402:402:686)(402:402:686))
          (PORT ADR3 (338:338:641)(338:338:641))
          (PORT ADR4 (72:72:200)(72:72:200))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_RFWriteEnable1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (362:362:635)(362:362:635))
          (PORT ADR5 (294:294:562)(294:294:562))
          (PORT ADR4 (347:347:641)(347:347:641))
          (PORT ADR1 (369:369:612)(369:369:612))
          (PORT ADR3 (391:391:687)(391:391:687))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_29_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (397:525:671)(397:525:671))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_29_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (407:580:726)(407:580:726))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_75\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_75_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_4)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (392:392:620)(392:392:620))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (258:258:485)(258:258:485))
          (PORT ADR0 (501:501:984)(501:501:984))
          (PORT ADR5 (434:434:802)(434:434:802))
          (PORT ADR1 (500:500:842)(500:500:842))
          (PORT ADR4 (1185:1185:2036)(1185:1185:2036))
          (PORT ADR2 (150:150:296)(150:150:296))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_35)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (211:211:403)(211:211:403))
          (PORT ADR0 (432:432:705)(432:432:705))
          (PORT ADR2 (958:958:1492)(958:958:1492))
          (PORT ADR3 (1344:1344:2170)(1344:1344:2170))
          (PORT ADR1 (1867:1867:2648)(1867:1867:2648))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_75)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1202:1202:1891)(1202:1202:1891))
          (PORT ADR5 (605:605:1030)(605:605:1030))
          (PORT ADR2 (1915:1915:3164)(1915:1915:3164))
          (PORT ADR0 (1527:1527:2568)(1527:1527:2568))
          (PORT ADR1 (1083:1083:1898)(1083:1083:1898))
          (PORT ADR3 (1005:1005:1758)(1005:1005:1758))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_817)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1280:1280:2012)(1280:1280:2012))
          (PORT ADR4 (992:992:1660)(992:992:1660))
          (PORT ADR5 (1158:1158:1990)(1158:1158:1990))
          (PORT ADR1 (1825:1825:3040)(1825:1825:3040))
          (PORT ADR3 (1562:1562:2716)(1562:1562:2716))
          (PORT ADR2 (1795:1795:3042)(1795:1795:3042))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh16_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (813:813:1279)(813:813:1279))
          (PORT ADR0 (811:811:1293)(811:811:1293))
          (PORT ADR4 (1275:1275:2039)(1275:1275:2039))
          (PORT ADR5 (1253:1253:1976)(1253:1253:1976))
          (PORT ADR1 (1137:1137:1805)(1137:1137:1805))
          (PORT ADR2 (1237:1237:1938)(1237:1237:1938))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (900:900:1435)(900:900:1435))
          (PORT ADR4 (723:723:1166)(723:723:1166))
          (PORT ADR2 (596:596:1063)(596:596:1063))
          (PORT ADR1 (621:621:1089)(621:621:1089))
          (PORT ADR5 (464:464:863)(464:464:863))
          (PORT ADR3 (478:478:882)(478:478:882))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output8_3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1057:1057:1640)(1057:1057:1640))
          (PORT ADR3 (501:501:901)(501:501:901))
          (PORT ADR2 (250:250:477)(250:250:477))
          (PORT ADR0 (258:258:474)(258:258:474))
          (PORT ADR4 (67:67:227)(67:67:227))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R14\<15\>\/Core\/RF\/R14\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1291:1440:1948)(1291:1440:1948))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData52)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (760:760:1282)(760:760:1282))
          (PORT ADR3 (668:668:1123)(668:668:1123))
          (PORT ADR2 (585:585:960)(585:585:960))
          (PORT ADR1 (1335:1335:2007)(1335:1335:2007))
          (PORT ADR0 (729:729:1171)(729:729:1171))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData96)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (668:668:1123)(668:668:1123))
          (PORT ADR2 (585:585:960)(585:585:960))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1295:1444:1952)(1295:1444:1952))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData55)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1246:1246:1880)(1246:1246:1880))
          (PORT ADR1 (1586:1586:2410)(1586:1586:2410))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR0 (241:241:456)(241:241:456))
          (PORT ADR3 (357:357:595)(357:357:595))
          (PORT ADR4 (148:148:346)(148:148:346))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1297:1425:1933)(1297:1425:1933))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData56)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (621:621:1042)(621:621:1042))
          (PORT ADR1 (651:651:1121)(651:651:1121))
          (PORT ADR0 (1036:1036:1761)(1036:1036:1761))
          (PORT ADR5 (899:899:1609)(899:899:1609))
          (PORT ADR2 (549:549:854)(549:549:854))
          (PORT ADR3 (105:105:269)(105:105:269))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1307:1480:1988)(1307:1480:1988))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData53)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1220:1220:1733)(1220:1220:1733))
          (PORT ADR5 (881:881:1407)(881:881:1407))
          (PORT ADR0 (1028:1028:1694)(1028:1028:1694))
          (PORT ADR2 (1051:1051:1639)(1051:1051:1639))
          (PORT ADR4 (524:524:911)(524:524:911))
          (PORT ADR3 (206:206:461)(206:206:461))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (850:999:1345)(850:999:1345))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (854:1003:1349)(854:1003:1349))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (856:984:1330)(856:984:1330))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (866:1039:1385)(866:1039:1385))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<15\>\/WriteData\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux6_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (798:798:1313)(798:798:1313))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux6_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1278:1278:2040)(1278:1278:2040))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux6_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1409:1409:2218)(1409:1409:2218))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux6_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (906:906:1510)(906:906:1510))
          (PORT ADR2 (489:489:863)(489:489:863))
          (PORT ADR3 (608:608:949)(608:608:949))
          (PORT ADR4 (393:393:719)(393:393:719))
          (PORT ADR5 (1102:1102:1858)(1102:1102:1858))
          (PORT ADR1 (1601:1601:2488)(1601:1601:2488))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux6_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (556:556:932)(556:556:932))
          (PORT ADR4 (170:170:377)(170:170:377))
          (PORT ADR1 (449:449:771)(449:449:771))
          (PORT ADR0 (511:511:881)(511:511:881))
          (PORT ADR2 (1362:1362:2200)(1362:1362:2200))
          (PORT ADR5 (1031:1031:1633)(1031:1031:1633))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux6_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (502:502:883)(502:502:883))
          (PORT ADR4 (301:301:579)(301:301:579))
          (PORT ADR2 (912:912:1260)(912:912:1260))
          (PORT ADR1 (330:330:622)(330:330:622))
          (PORT ADR5 (1211:1211:2012)(1211:1211:2012))
          (PORT ADR3 (1446:1446:2295)(1446:1446:2295))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux6_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (252:252:494)(252:252:494))
          (PORT ADR4 (170:170:388)(170:170:388))
          (PORT ADR2 (251:251:472)(251:251:472))
          (PORT ADR0 (493:493:831)(493:493:831))
          (PORT ADR1 (1435:1435:2323)(1435:1435:2323))
          (PORT ADR3 (1440:1440:2301)(1440:1440:2301))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/_n0215_inv\/Core\/RF\/_n0215_inv_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/_n0215_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1412:1412:2130)(1412:1412:2130))
          (PORT ADR3 (1394:1394:2101)(1394:1394:2101))
          (PORT ADR1 (875:875:1477)(875:875:1477))
          (PORT ADR0 (1423:1423:2051)(1423:1423:2051))
          (PORT ADR2 (1462:1462:2159)(1462:1462:2159))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RF\/_n0211_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1412:1412:2130)(1412:1412:2130))
          (PORT ADR3 (1394:1394:2101)(1394:1394:2101))
          (PORT ADR1 (875:875:1477)(875:875:1477))
          (PORT ADR0 (1423:1423:2051)(1423:1423:2051))
          (PORT ADR2 (1462:1462:2159)(1462:1462:2159))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1658:1807:2483)(1658:1807:2483))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh351)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1335:1335:2075)(1335:1335:2075))
          (PORT ADR4 (1654:1654:2438)(1654:1654:2438))
          (PORT ADR3 (1743:1743:2902)(1743:1743:2902))
          (PORT ADR5 (1384:1384:2196)(1384:1384:2196))
          (PORT ADR2 (1537:1537:2404)(1537:1537:2404))
          (PORT ADR1 (1698:1698:2659)(1698:1698:2659))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1662:1811:2487)(1662:1811:2487))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData145)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1497:1497:2263)(1497:1497:2263))
          (PORT ADR4 (983:983:1651)(983:983:1651))
          (PORT ADR0 (604:604:1009)(604:604:1009))
          (PORT ADR1 (240:240:425)(240:240:425))
          (PORT ADR3 (145:145:281)(145:145:281))
          (PORT ADR5 (18:18:126)(18:18:126))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1664:1792:2468)(1664:1792:2468))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh391)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1372:1372:2190)(1372:1372:2190))
          (PORT ADR5 (1052:1052:1687)(1052:1052:1687))
          (PORT ADR3 (1294:1294:2023)(1294:1294:2023))
          (PORT ADR0 (1481:1481:2289)(1481:1481:2289))
          (PORT ADR2 (1458:1458:2387)(1458:1458:2387))
          (PORT ADR4 (1575:1575:2499)(1575:1575:2499))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1674:1847:2523)(1674:1847:2523))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData34)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1031:1031:1741)(1031:1031:1741))
          (PORT ADR5 (1192:1192:1845)(1192:1192:1845))
          (PORT ADR1 (332:332:656)(332:332:656))
          (PORT ADR4 (76:76:236)(76:76:236))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1324:1473:1991)(1324:1473:1991))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData76)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1147:1147:1761)(1147:1147:1761))
          (PORT ADR3 (573:573:983)(573:573:983))
          (PORT ADR5 (908:908:1600)(908:908:1600))
          (PORT ADR2 (1125:1125:1905)(1125:1125:1905))
          (PORT ADR0 (787:787:1202)(787:787:1202))
          (PORT ADR4 (67:67:195)(67:67:195))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1328:1477:1995)(1328:1477:1995))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData75)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (938:938:1484)(938:938:1484))
          (PORT ADR3 (606:606:983)(606:606:983))
          (PORT ADR2 (1108:1108:1787)(1108:1108:1787))
          (PORT ADR5 (117:117:304)(117:117:304))
          (PORT ADR1 (234:234:419)(234:234:419))
          (PORT ADR0 (241:241:456)(241:241:456))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1330:1458:1976)(1330:1458:1976))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData73)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1284:1284:2005)(1284:1284:2005))
          (PORT ADR5 (919:919:1452)(919:919:1452))
          (PORT ADR2 (475:475:847)(475:475:847))
          (PORT ADR0 (516:516:897)(516:516:897))
          (PORT ADR3 (381:381:726)(381:381:726))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1340:1513:2031)(1340:1513:2031))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData75_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1396:1396:2077)(1396:1396:2077))
          (PORT ADR0 (1717:1717:2643)(1717:1717:2643))
          (PORT ADR2 (204:204:413)(204:204:413))
          (PORT ADR5 (112:112:284)(112:112:284))
          (PORT ADR4 (187:187:423)(187:187:423))
          (PORT ADR3 (376:376:726)(376:376:726))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh371)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (853:853:1328)(853:853:1328))
          (PORT ADR1 (1788:1788:2767)(1788:1788:2767))
          (PORT ADR0 (1240:1240:1905)(1240:1240:1905))
          (PORT ADR5 (1157:1157:1919)(1157:1157:1919))
          (PORT ADR2 (1421:1421:2157)(1421:1421:2157))
          (PORT ADR3 (1190:1190:1938)(1190:1190:1938))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData51)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1195:1195:1777)(1195:1195:1777))
          (PORT ADR2 (1283:1283:1930)(1283:1283:1930))
          (PORT ADR0 (1164:1164:1700)(1164:1164:1700))
          (PORT ADR3 (145:145:281)(145:145:281))
          (PORT ADR1 (346:346:610)(346:346:610))
          (PORT ADR5 (24:24:132)(24:24:132))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh331)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1833:1833:2672)(1833:1833:2672))
          (PORT ADR3 (891:891:1402)(891:891:1402))
          (PORT ADR5 (1268:1268:2008)(1268:1268:2008))
          (PORT ADR2 (1398:1398:2215)(1398:1398:2215))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData81)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1249:1249:1854)(1249:1249:1854))
          (PORT ADR5 (1132:1132:1742)(1132:1132:1742))
          (PORT ADR2 (575:575:974)(575:575:974))
          (PORT ADR3 (764:764:1322)(764:764:1322))
          (PORT ADR0 (1723:1723:2506)(1723:1723:2506))
          (PORT ADR4 (76:76:236)(76:76:236))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<12\>\/Core\/RFBout\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux19_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1414:1414:2199)(1414:1414:2199))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux19_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1662:1662:2543)(1662:1662:2543))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux19_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1534:1534:2386)(1534:1534:2386))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux19_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1312:1312:2049)(1312:1312:2049))
          (PORT ADR4 (1249:1249:1966)(1249:1249:1966))
          (PORT ADR3 (231:231:470)(231:231:470))
          (PORT ADR1 (486:486:840)(486:486:840))
          (PORT ADR5 (132:132:298)(132:132:298))
          (PORT ADR0 (1033:1033:1498)(1033:1033:1498))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux19_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1403:1403:2209)(1403:1403:2209))
          (PORT ADR4 (1233:1233:1956)(1233:1233:1956))
          (PORT ADR3 (402:402:702)(402:402:702))
          (PORT ADR2 (376:376:658)(376:376:658))
          (PORT ADR1 (479:479:798)(479:479:798))
          (PORT ADR5 (550:550:1027)(550:550:1027))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux19_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1380:1380:2205)(1380:1380:2205))
          (PORT ADR3 (1287:1287:2040)(1287:1287:2040))
          (PORT ADR2 (275:275:535)(275:275:535))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR4 (448:448:817)(448:448:817))
          (PORT ADR0 (637:637:1112)(637:637:1112))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux19_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1172:1172:1871)(1172:1172:1871))
          (PORT ADR3 (1281:1281:2046)(1281:1281:2046))
          (PORT ADR0 (750:750:1278)(750:750:1278))
          (PORT ADR2 (268:268:501)(268:268:501))
          (PORT ADR1 (1151:1151:1597)(1151:1151:1597))
          (PORT ADR4 (310:310:581)(310:310:581))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Address\<1\>\/Address\<1\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (693:693:1001)(693:693:1001))
          (PORT ADR1 (1352:1352:2039)(1352:1352:2039))
          (PORT ADR0 (1093:1093:1663)(1093:1093:1663))
          (PORT ADR5 (137:137:309)(137:137:309))
          (PORT ADR4 (85:85:245)(85:85:245))
          (PORT ADR3 (282:282:495)(282:282:495))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/ReadData\[15\]_ReadData\[15\]_OR_5_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (249:249:563)(249:249:563))
          (PORT ADR4 (164:164:366)(164:164:366))
          (PORT ADR1 (528:528:877)(528:528:877))
          (PORT ADR2 (168:168:339)(168:168:339))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (699:699:1015)(699:699:1015))
          (PORT ADR0 (1059:1059:1715)(1059:1059:1715))
          (PORT ADR1 (670:670:1125)(670:670:1125))
          (PORT ADR5 (142:142:286)(142:142:286))
          (PORT ADR3 (134:134:363)(134:134:363))
          (PORT ADR4 (244:244:451)(244:244:451))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<11\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (912:912:1484)(912:912:1484))
          (PORT ADR3 (599:599:1110)(599:599:1110))
          (PORT ADR1 (1353:1353:1939)(1353:1353:1939))
          (PORT ADR2 (359:359:648)(359:359:648))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_Address\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (566:566:1027)(566:566:1027))
          (PORT ADR0 (912:912:1484)(912:912:1484))
          (PORT ADR3 (599:599:1110)(599:599:1110))
          (PORT ADR1 (1353:1353:1939)(1353:1353:1939))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<27\>\/Core\/Instruction\<27\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<27\>\/Core\/Instruction\<27\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (577:725:1025)(577:725:1025))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux1911)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (622:622:977)(622:622:977))
          (PORT ADR4 (77:77:191)(77:77:191))
          (PORT ADR2 (696:696:1171)(696:696:1171))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/mux1811)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (487:487:968)(487:487:968))
          (PORT ADR1 (276:276:453)(276:276:453))
          (PORT ADR0 (622:622:977)(622:622:977))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (600:746:1046)(600:746:1046))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (570:680:980)(570:680:980))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux1611)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (501:501:826)(501:501:826))
          (PORT ADR3 (255:255:461)(255:255:461))
          (PORT ADR4 (492:492:888)(492:492:888))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/mux1411)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (443:443:770)(443:443:770))
          (PORT ADR1 (283:283:463)(283:283:463))
          (PORT ADR0 (501:501:826)(501:501:826))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (599:745:1045)(599:745:1045))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_10)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1308:1308:2028)(1308:1308:2028))
          (PORT ADR0 (774:774:1291)(774:774:1291))
          (PORT ADR3 (628:628:1112)(628:628:1112))
          (PORT ADR5 (710:710:1244)(710:710:1244))
          (PORT ADR2 (1186:1186:1863)(1186:1186:1863))
          (PORT ADR4 (1214:1214:1987)(1214:1214:1987))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.ram_ena_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.ram_ena_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out251)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1159:1159:1925)(1159:1159:1925))
          (PORT ADR3 (786:786:1428)(786:786:1428))
          (PORT ADR0 (963:963:1546)(963:963:1546))
          (PORT ADR4 (768:768:1337)(768:768:1337))
          (PORT ADR2 (941:941:1594)(941:941:1594))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1159:1159:1925)(1159:1159:1925))
          (PORT ADR3 (786:786:1428)(786:786:1428))
          (PORT ADR0 (963:963:1546)(963:963:1546))
          (PORT ADR4 (768:768:1337)(768:768:1337))
          (PORT ADR2 (941:941:1594)(941:941:1594))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/_n0179_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (756:756:1246)(756:756:1246))
          (PORT ADR3 (1098:1098:1640)(1098:1098:1640))
          (PORT ADR2 (607:607:1028)(607:607:1028))
          (PORT ADR4 (470:470:841)(470:470:841))
          (PORT ADR0 (691:691:1165)(691:691:1165))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RF\/_n0175_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (756:756:1246)(756:756:1246))
          (PORT ADR3 (1098:1098:1640)(1098:1098:1640))
          (PORT ADR2 (607:607:1028)(607:607:1028))
          (PORT ADR4 (470:470:841)(470:470:841))
          (PORT ADR0 (691:691:1165)(691:691:1165))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.ram_ena_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (509:509:858)(509:509:858))
          (PORT ADR3 (373:373:750)(373:373:750))
          (PORT ADR4 (645:645:1050)(645:645:1050))
          (PORT ADR1 (737:737:1163)(737:737:1163))
          (PORT ADR2 (696:696:1219)(696:696:1219))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (509:509:858)(509:509:858))
          (PORT ADR3 (373:373:750)(373:373:750))
          (PORT ADR4 (645:645:1050)(645:645:1050))
          (PORT ADR1 (737:737:1163)(737:737:1163))
          (PORT ADR2 (696:696:1219)(696:696:1219))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<13\>\/Core\/RFBout\<13\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux20_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1376:1376:2090)(1376:1376:2090))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux20_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1886:1886:2934)(1886:1886:2934))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux20_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1758:1758:2777)(1758:1758:2777))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux20_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1287:1287:2050)(1287:1287:2050))
          (PORT ADR4 (1263:1263:1992)(1263:1263:1992))
          (PORT ADR0 (384:384:657)(384:384:657))
          (PORT ADR3 (362:362:707)(362:362:707))
          (PORT ADR2 (269:269:473)(269:269:473))
          (PORT ADR1 (503:503:865)(503:503:865))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux20_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1511:1511:2351)(1511:1511:2351))
          (PORT ADR4 (1247:1247:1982)(1247:1247:1982))
          (PORT ADR3 (491:491:873)(491:491:873))
          (PORT ADR5 (782:782:1132)(782:782:1132))
          (PORT ADR0 (672:672:1141)(672:672:1141))
          (PORT ADR2 (986:986:1441)(986:986:1441))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux20_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1440:1440:2297)(1440:1440:2297))
          (PORT ADR3 (1301:1301:2066)(1301:1301:2066))
          (PORT ADR1 (960:960:1422)(960:960:1422))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR4 (472:472:881)(472:472:881))
          (PORT ADR0 (513:513:893)(513:513:893))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux20_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1376:1376:2207)(1376:1376:2207))
          (PORT ADR4 (1258:1258:2019)(1258:1258:2019))
          (PORT ADR0 (569:569:983)(569:569:983))
          (PORT ADR1 (360:360:625)(360:360:625))
          (PORT ADR2 (382:382:705)(382:382:705))
          (PORT ADR5 (160:160:338)(160:160:338))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N18\/N18_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<1\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (981:981:1624)(981:981:1624))
          (PORT ADR1 (909:909:1470)(909:909:1470))
          (PORT ADR3 (1286:1286:1861)(1286:1286:1861))
          (PORT ADR0 (633:633:1077)(633:633:1077))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_Address\<10\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (336:336:581)(336:336:581))
          (PORT ADR4 (981:981:1624)(981:981:1624))
          (PORT ADR1 (909:909:1470)(909:909:1470))
          (PORT ADR3 (1286:1286:1861)(1286:1286:1861))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (975:1124:1561)(975:1124:1561))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (979:1128:1565)(979:1128:1565))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (981:1109:1546)(981:1109:1546))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (991:1164:1601)(991:1164:1601))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS\<1\>_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (267:267:474)(267:267:474))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PS_FSM_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Instruction\[31\]_GND_4_o_equal_21_o\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (345:345:586)(345:345:586))
          (PORT ADR1 (367:367:619)(367:367:619))
          (PORT ADR3 (193:193:462)(193:193:462))
          (PORT ADR2 (246:246:457)(246:246:457))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PS_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Instruction\[31\]_GND_4_o_equal_19_o\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (257:257:466)(257:257:466))
          (PORT ADR5 (129:129:310)(129:129:310))
          (PORT ADR4 (169:169:358)(169:169:358))
          (PORT ADR0 (359:359:587)(359:359:587))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/PS_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/ReadData\[15\]_ReadData\[15\]_OR_5_o1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (117:117:285)(117:117:285))
          (PORT ADR0 (279:279:464)(279:279:464))
          (PORT ADR1 (263:263:445)(263:263:445))
          (PORT ADR4 (89:89:211)(89:89:211))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.ram_enb_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out551)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (714:714:1200)(714:714:1200))
          (PORT ADR2 (865:865:1449)(865:865:1449))
          (PORT ADR4 (640:640:1149)(640:640:1149))
          (PORT ADR1 (1074:1074:1764)(1074:1074:1764))
          (PORT ADR0 (1129:1129:1900)(1129:1129:1900))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out541)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (714:714:1200)(714:714:1200))
          (PORT ADR2 (865:865:1449)(865:865:1449))
          (PORT ADR4 (640:640:1149)(640:640:1149))
          (PORT ADR1 (1074:1074:1764)(1074:1074:1764))
          (PORT ADR0 (1129:1129:1900)(1129:1129:1900))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_103)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1141:1141:1843)(1141:1141:1843))
          (PORT ADR1 (816:816:1313)(816:816:1313))
          (PORT ADR0 (1016:1016:1723)(1016:1016:1723))
          (PORT ADR2 (865:865:1444)(865:865:1444))
          (PORT ADR5 (1090:1090:1711)(1090:1090:1711))
          (PORT ADR4 (1201:1201:1976)(1201:1201:1976))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_105)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1287:1287:2043)(1287:1287:2043))
          (PORT ADR1 (892:892:1428)(892:892:1428))
          (PORT ADR3 (760:760:1397)(760:760:1397))
          (PORT ADR4 (765:765:1315)(765:765:1315))
          (PORT ADR5 (998:998:1618)(998:998:1618))
          (PORT ADR2 (1300:1300:2058)(1300:1300:2058))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<25\>\/Core\/Instruction\<25\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (592:740:1078)(592:740:1078))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux1711)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (869:869:1360)(869:869:1360))
          (PORT ADR4 (68:68:182)(68:68:182))
          (PORT ADR3 (216:216:521)(216:216:521))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_Address\<9\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (494:494:882)(494:494:882))
          (PORT ADR0 (1257:1257:1725)(1257:1257:1725))
          (PORT ADR1 (869:869:1360)(869:869:1360))
          (PORT ADR3 (216:216:521)(216:216:521))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<28\>\/Core\/Instruction\<28\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (507:637:847)(507:637:847))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_28_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (512:645:855)(512:645:855))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_28_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (506:616:826)(506:616:826))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out571)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (900:900:1509)(900:900:1509))
          (PORT ADR1 (820:820:1326)(820:820:1326))
          (PORT ADR4 (655:655:1101)(655:655:1101))
          (PORT ADR3 (564:564:998)(564:564:998))
          (PORT ADR2 (806:806:1367)(806:806:1367))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out561)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (900:900:1509)(900:900:1509))
          (PORT ADR1 (820:820:1326)(820:820:1326))
          (PORT ADR4 (655:655:1101)(655:655:1101))
          (PORT ADR3 (564:564:998)(564:564:998))
          (PORT ADR2 (806:806:1367)(806:806:1367))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh431)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1289:1289:1989)(1289:1289:1989))
          (PORT ADR4 (1071:1071:1753)(1071:1071:1753))
          (PORT ADR1 (1112:1112:1645)(1112:1112:1645))
          (PORT ADR3 (641:641:1127)(641:641:1127))
          (PORT ADR2 (644:644:1102)(644:644:1102))
          (PORT ADR5 (610:610:1083)(610:610:1083))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (2105:2235:3034)(2105:2235:3034))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh112)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1117:1117:1802)(1117:1117:1802))
          (PORT ADR2 (1207:1207:1885)(1207:1207:1885))
          (PORT ADR5 (183:183:385)(183:183:385))
          (PORT ADR0 (399:399:709)(399:399:709))
          (PORT ADR1 (506:506:845)(506:506:845))
          (PORT ADR3 (722:722:1221)(722:722:1221))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (2111:2259:3058)(2111:2259:3058))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData35)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1266:1266:2022)(1266:1266:2022))
          (PORT ADR4 (976:976:1630)(976:976:1630))
          (PORT ADR1 (1402:1402:2165)(1402:1402:2165))
          (PORT ADR2 (1179:1179:1859)(1179:1179:1859))
          (PORT ADR0 (794:794:1339)(794:794:1339))
          (PORT ADR5 (16:16:124)(16:16:124))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (2110:2243:3042)(2110:2243:3042))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (2104:2214:3013)(2104:2214:3013))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R15\<11\>\/Core\/RF\/R15\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1344:1474:1987)(1344:1474:1987))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData143)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (821:821:1326)(821:821:1326))
          (PORT ADR3 (476:476:811)(476:476:811))
          (PORT ADR4 (954:954:1507)(954:954:1507))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData162)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (428:428:746)(428:428:746))
          (PORT ADR1 (1246:1246:1834)(1246:1246:1834))
          (PORT ADR0 (821:821:1326)(821:821:1326))
          (PORT ADR3 (476:476:811)(476:476:811))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1350:1498:2011)(1350:1498:2011))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData164)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (949:949:1462)(949:949:1462))
          (PORT ADR4 (375:375:641)(375:375:641))
          (PORT ADR0 (546:546:889)(546:546:889))
          (PORT ADR3 (87:87:296)(87:87:296))
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR2 (347:347:640)(347:347:640))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1349:1482:1995)(1349:1482:1995))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData165)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (391:391:668)(391:391:668))
          (PORT ADR2 (458:458:769)(458:458:769))
          (PORT ADR0 (653:653:1078)(653:653:1078))
          (PORT ADR5 (628:628:1154)(628:628:1154))
          (PORT ADR1 (771:771:1152)(771:771:1152))
          (PORT ADR3 (98:98:327)(98:98:327))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1343:1453:1966)(1343:1453:1966))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (622:622:1011)(622:622:1011))
          (PORT ADR2 (1087:1087:1635)(1087:1087:1635))
          (PORT ADR1 (586:586:914)(586:586:914))
          (PORT ADR3 (671:671:1137)(671:671:1137))
          (PORT ADR4 (996:996:1492)(996:996:1492))
          (PORT ADR5 (272:272:494)(272:272:494))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Mmux_RFWriteData111\/Core\/Mmux_RFWriteData111_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData112)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (933:933:1370)(933:933:1370))
          (PORT ADR5 (635:635:1095)(635:635:1095))
          (PORT ADR3 (361:361:667)(361:361:667))
          (PORT ADR4 (60:60:220)(60:60:220))
          (PORT ADR0 (486:486:801)(486:486:801))
          (PORT ADR1 (257:257:438)(257:257:438))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh321)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (927:927:1452)(927:927:1452))
          (PORT ADR3 (817:817:1316)(817:817:1316))
          (PORT ADR0 (1321:1321:2049)(1321:1321:2049))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/alu\/Mmux_Output8_3_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (764:764:1231)(764:764:1231))
          (PORT ADR4 (1223:1223:1914)(1223:1223:1914))
          (PORT ADR3 (817:817:1316)(817:817:1316))
          (PORT ADR0 (1321:1321:2049)(1321:1321:2049))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh361)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (857:857:1292)(857:857:1292))
          (PORT ADR0 (1040:1040:1582)(1040:1040:1582))
          (PORT ADR4 (1386:1386:2211)(1386:1386:2211))
          (PORT ADR3 (846:846:1359)(846:846:1359))
          (PORT ADR5 (1006:1006:1726)(1006:1006:1726))
          (PORT ADR2 (1192:1192:1925)(1192:1192:1925))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (936:936:1510)(936:936:1510))
          (PORT ADR5 (778:778:1172)(778:778:1172))
          (PORT ADR2 (607:607:1033)(607:607:1033))
          (PORT ADR1 (266:266:448)(266:266:448))
          (PORT ADR0 (312:312:549)(312:312:549))
          (PORT ADR4 (77:77:199)(77:77:199))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1035:1035:1595)(1035:1035:1595))
          (PORT ADR2 (1780:1780:2536)(1780:1780:2536))
          (PORT ADR1 (556:556:918)(556:556:918))
          (PORT ADR3 (678:678:1099)(678:678:1099))
          (PORT ADR4 (927:927:1634)(927:927:1634))
          (PORT ADR5 (353:353:666)(353:353:666))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData163)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (709:709:1211)(709:709:1211))
          (PORT ADR2 (1259:1259:1914)(1259:1259:1914))
          (PORT ADR1 (360:360:618)(360:360:618))
          (PORT ADR0 (250:250:433)(250:250:433))
          (PORT ADR3 (90:90:301)(90:90:301))
          (PORT ADR5 (14:14:122)(14:14:122))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh131)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (846:846:1324)(846:846:1324))
          (PORT ADR1 (1781:1781:2743)(1781:1781:2743))
          (PORT ADR2 (444:444:753)(444:444:753))
          (PORT ADR5 (457:457:818)(457:457:818))
          (PORT ADR3 (391:391:801)(391:391:801))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData54)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (554:554:950)(554:554:950))
          (PORT ADR0 (570:570:926)(570:570:926))
          (PORT ADR1 (920:920:1484)(920:920:1484))
          (PORT ADR4 (71:71:193)(71:71:193))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R0\<13\>\/Core\/RF\/R0\<13\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData32)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (598:598:985)(598:598:985))
          (PORT ADR4 (742:742:1296)(742:742:1296))
          (PORT ADR3 (364:364:659)(364:364:659))
          (PORT ADR0 (1019:1019:1682)(1019:1019:1682))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData33)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1459:1459:2167)(1459:1459:2167))
          (PORT ADR2 (598:598:985)(598:598:985))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1339:1487:2100)(1339:1487:2100))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (572:572:954)(572:572:954))
          (PORT ADR3 (1298:1298:2036)(1298:1298:2036))
          (PORT ADR1 (818:818:1283)(818:818:1283))
          (PORT ADR4 (737:737:1251)(737:737:1251))
          (PORT ADR0 (1588:1588:2410)(1588:1588:2410))
          (PORT ADR5 (321:321:615)(321:321:615))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1338:1471:2084)(1338:1471:2084))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData36)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (580:580:974)(580:580:974))
          (PORT ADR2 (318:318:531)(318:318:531))
          (PORT ADR1 (253:253:438)(253:253:438))
          (PORT ADR0 (583:583:957)(583:583:957))
          (PORT ADR3 (98:98:327)(98:98:327))
          (PORT ADR4 (297:297:568)(297:297:568))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1332:1442:2055)(1332:1442:2055))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData37)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1148:1148:1801)(1148:1148:1801))
          (PORT ADR5 (445:445:782)(445:445:782))
          (PORT ADR3 (1022:1022:1736)(1022:1022:1736))
          (PORT ADR2 (1726:1726:2695)(1726:1726:2695))
          (PORT ADR0 (737:737:1128)(737:737:1128))
          (PORT ADR4 (65:65:187)(65:65:187))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData72)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1708:1708:2631)(1708:1708:2631))
          (PORT ADR3 (1260:1260:1883)(1260:1260:1883))
          (PORT ADR1 (1283:1283:1927)(1283:1283:1927))
          (PORT ADR4 (986:986:1595)(986:986:1595))
          (PORT ADR5 (143:143:333)(143:143:333))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData42)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1072:1072:1712)(1072:1072:1712))
          (PORT ADR3 (857:857:1405)(857:857:1405))
          (PORT ADR4 (540:540:903)(540:540:903))
          (PORT ADR5 (829:829:1186)(829:829:1186))
          (PORT ADR2 (460:460:773)(460:460:773))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (949:1079:1521)(949:1079:1521))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData24)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1114:1114:1625)(1114:1114:1625))
          (PORT ADR4 (248:248:478)(248:248:478))
          (PORT ADR3 (373:373:632)(373:373:632))
          (PORT ADR0 (356:356:648)(356:356:648))
          (PORT ADR2 (165:165:316)(165:165:316))
          (PORT ADR5 (364:364:703)(364:364:703))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (955:1103:1545)(955:1103:1545))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData25)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (243:243:433)(243:243:433))
          (PORT ADR0 (662:662:1005)(662:662:1005))
          (PORT ADR3 (621:621:1143)(621:621:1143))
          (PORT ADR2 (1038:1038:1800)(1038:1038:1800))
          (PORT ADR1 (634:634:1002)(634:634:1002))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (954:1087:1529)(954:1087:1529))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh341)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (879:879:1423)(879:879:1423))
          (PORT ADR4 (682:682:1071)(682:682:1071))
          (PORT ADR3 (1521:1521:2508)(1521:1521:2508))
          (PORT ADR1 (1271:1271:2041)(1271:1271:2041))
          (PORT ADR0 (1335:1335:2050)(1335:1335:2050))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (948:1058:1500)(948:1058:1500))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (681:681:1023)(681:681:1023))
          (PORT ADR0 (1113:1113:1634)(1113:1113:1634))
          (PORT ADR3 (298:298:542)(298:298:542))
          (PORT ADR5 (635:635:1095)(635:635:1095))
          (PORT ADR2 (1056:1056:1611)(1056:1056:1611))
          (PORT ADR4 (73:73:195)(73:73:195))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData132)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (800:800:1161)(800:800:1161))
          (PORT ADR3 (386:386:683)(386:386:683))
          (PORT ADR4 (552:552:995)(552:552:995))
          (PORT ADR1 (475:475:796)(475:475:796))
          (PORT ADR0 (378:378:629)(378:378:629))
          (PORT ADR5 (24:24:132)(24:24:132))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh421)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (833:833:1278)(833:833:1278))
          (PORT ADR2 (688:688:1077)(688:688:1077))
          (PORT ADR3 (614:614:1154)(614:614:1154))
          (PORT ADR5 (592:592:899)(592:592:899))
          (PORT ADR4 (433:433:784)(433:433:784))
          (PORT ADR0 (690:690:1164)(690:690:1164))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh381)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (595:595:969)(595:595:969))
          (PORT ADR4 (749:749:1162)(749:749:1162))
          (PORT ADR3 (804:804:1315)(804:804:1315))
          (PORT ADR2 (888:888:1323)(888:888:1323))
          (PORT ADR1 (926:926:1385)(926:926:1385))
          (PORT ADR0 (1095:1095:1719)(1095:1095:1719))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData63)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (489:489:782)(489:489:782))
          (PORT ADR5 (661:661:979)(661:661:979))
          (PORT ADR3 (825:825:1323)(825:825:1323))
          (PORT ADR1 (261:261:443)(261:261:443))
          (PORT ADR4 (295:295:557)(295:295:557))
          (PORT ADR2 (277:277:458)(277:277:458))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<31\>\/Core\/Instruction\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<31\>\/Core\/Instruction\<31\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_ARegSelect41)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (635:635:965)(635:635:965))
          (PORT ADR1 (1419:1419:1981)(1419:1419:1981))
          (PORT ADR2 (570:570:964)(570:570:964))
          (PORT ADR0 (300:300:507)(300:300:507))
          (PORT ADR3 (152:152:283)(152:152:283))
          (PORT ADR4 (451:451:835)(451:451:835))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (745:893:1293)(745:893:1293))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux2411)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (617:617:1140)(617:617:1140))
          (PORT ADR4 (95:95:209)(95:95:209))
          (PORT ADR0 (996:996:1694)(996:996:1694))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/mux2111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (694:694:1214)(694:694:1214))
          (PORT ADR1 (653:653:1075)(653:653:1075))
          (PORT ADR3 (617:617:1140)(617:617:1140))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (744:877:1277)(744:877:1277))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output8811)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (500:500:953)(500:500:953))
          (PORT ADR4 (114:114:239)(114:114:239))
          (PORT ADR0 (404:404:632)(404:404:632))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData64)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1141:1141:1675)(1141:1141:1675))
          (PORT ADR2 (851:851:1462)(851:851:1462))
          (PORT ADR3 (500:500:953)(500:500:953))
          (PORT ADR4 (114:114:239)(114:114:239))
          (PORT ADR0 (404:404:632)(404:404:632))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (738:848:1248)(738:848:1248))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData151)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (78:78:200)(78:78:200))
          (PORT ADR0 (923:923:1336)(923:923:1336))
          (PORT ADR3 (922:922:1484)(922:922:1484))
          (PORT ADR1 (994:994:1522)(994:994:1522))
          (PORT ADR5 (692:692:1130)(692:692:1130))
          (PORT ADR2 (1391:1391:2149)(1391:1391:2149))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_711\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_711_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_10)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (642:642:1041)(642:642:1041))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_411)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (706:706:1143)(706:706:1143))
          (PORT ADR0 (820:820:1328)(820:820:1328))
          (PORT ADR2 (922:922:1582)(922:922:1582))
          (PORT ADR5 (399:399:762)(399:399:762))
          (PORT ADR3 (1477:1477:2480)(1477:1477:2480))
          (PORT ADR4 (123:123:305)(123:123:305))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_311)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (823:823:1306)(823:823:1306))
          (PORT ADR2 (629:629:1009)(629:629:1009))
          (PORT ADR5 (839:839:1341)(839:839:1341))
          (PORT ADR4 (1687:1687:2744)(1687:1687:2744))
          (PORT ADR1 (1126:1126:1819)(1126:1126:1819))
          (PORT ADR3 (105:105:346)(105:105:346))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_711)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1781:1781:2808)(1781:1781:2808))
          (PORT ADR4 (1052:1052:1705)(1052:1052:1705))
          (PORT ADR3 (1816:1816:2961)(1816:1816:2961))
          (PORT ADR5 (910:910:1615)(910:910:1615))
          (PORT ADR2 (812:812:1421)(812:812:1421))
          (PORT ADR0 (1034:1034:1746)(1034:1034:1746))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_835)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1666:1666:2644)(1666:1666:2644))
          (PORT ADR2 (1140:1140:1832)(1140:1140:1832))
          (PORT ADR3 (884:884:1539)(884:884:1539))
          (PORT ADR1 (1255:1255:2114)(1255:1255:2114))
          (PORT ADR5 (1416:1416:2429)(1416:1416:2429))
          (PORT ADR4 (1339:1339:2325)(1339:1339:2325))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.ram_ena_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.ram_ena_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.ram_ena_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (540:540:882)(540:540:882))
          (PORT ADR3 (238:238:449)(238:238:449))
          (PORT ADR4 (380:380:643)(380:380:643))
          (PORT ADR2 (421:421:722)(421:421:722))
          (PORT ADR1 (414:414:694)(414:414:694))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (540:540:882)(540:540:882))
          (PORT ADR3 (238:238:449)(238:238:449))
          (PORT ADR4 (380:380:643)(380:380:643))
          (PORT ADR2 (421:421:722)(421:421:722))
          (PORT ADR1 (414:414:694)(414:414:694))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out331)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (223:223:437)(223:223:437))
          (PORT ADR1 (409:409:673)(409:409:673))
          (PORT ADR3 (401:401:785)(401:401:785))
          (PORT ADR2 (452:452:727)(452:452:727))
          (PORT ADR0 (450:450:735)(450:450:735))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out321)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (223:223:437)(223:223:437))
          (PORT ADR1 (409:409:673)(409:409:673))
          (PORT ADR3 (401:401:785)(401:401:785))
          (PORT ADR2 (452:452:727)(452:452:727))
          (PORT ADR0 (450:450:735)(450:450:735))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out631)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (325:325:563)(325:325:563))
          (PORT ADR3 (261:261:488)(261:261:488))
          (PORT ADR4 (336:336:608)(336:336:608))
          (PORT ADR0 (568:568:890)(568:568:890))
          (PORT ADR1 (450:450:694)(450:450:694))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out621)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (325:325:563)(325:325:563))
          (PORT ADR3 (261:261:488)(261:261:488))
          (PORT ADR4 (336:336:608)(336:336:608))
          (PORT ADR0 (568:568:890)(568:568:890))
          (PORT ADR1 (450:450:694)(450:450:694))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1101:1231:1788)(1101:1231:1788))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1107:1255:1812)(1107:1255:1812))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1106:1239:1796)(1106:1239:1796))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1100:1210:1767)(1100:1210:1767))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_71\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_71_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (476:476:783)(476:476:783))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (458:458:727)(458:458:727))
          (PORT ADR3 (559:559:939)(559:559:939))
          (PORT ADR1 (863:863:1459)(863:863:1459))
          (PORT ADR5 (425:425:704)(425:425:704))
          (PORT ADR4 (1185:1185:2041)(1185:1185:2041))
          (PORT ADR2 (131:131:277)(131:131:277))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (575:575:892)(575:575:892))
          (PORT ADR2 (629:629:1024)(629:629:1024))
          (PORT ADR1 (1035:1035:1623)(1035:1035:1623))
          (PORT ADR3 (1477:1477:2462)(1477:1477:2462))
          (PORT ADR4 (1039:1039:1762)(1039:1039:1762))
          (PORT ADR5 (78:78:219)(78:78:219))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1225:1225:1955)(1225:1225:1955))
          (PORT ADR5 (740:740:1210)(740:740:1210))
          (PORT ADR4 (1824:1824:3033)(1824:1824:3033))
          (PORT ADR3 (1365:1365:2364)(1365:1365:2364))
          (PORT ADR0 (1097:1097:1844)(1097:1097:1844))
          (PORT ADR2 (1236:1236:2108)(1236:1236:2108))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_85)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1228:1228:1907)(1228:1228:1907))
          (PORT ADR2 (987:987:1572)(987:987:1572))
          (PORT ADR4 (1080:1080:1864)(1080:1080:1864))
          (PORT ADR5 (1188:1188:2083)(1188:1188:2083))
          (PORT ADR3 (1665:1665:2890)(1665:1665:2890))
          (PORT ADR0 (1657:1657:2794)(1657:1657:2794))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_108)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (395:395:666)(395:395:666))
          (PORT ADR3 (265:265:467)(265:265:467))
          (PORT ADR5 (627:627:1149)(627:627:1149))
          (PORT ADR4 (870:870:1527)(870:870:1527))
          (PORT ADR0 (1298:1298:2004)(1298:1298:2004))
          (PORT ADR2 (1223:1223:1951)(1223:1223:1951))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1065:1065:1695)(1065:1065:1695))
          (PORT ADR2 (577:577:958)(577:577:958))
          (PORT ADR4 (711:711:1247)(711:711:1247))
          (PORT ADR1 (911:911:1549)(911:911:1549))
          (PORT ADR3 (1327:1327:2111)(1327:1327:2111))
          (PORT ADR5 (1129:1129:1794)(1129:1129:1794))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Address\<2\>\/Address\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (747:747:1195)(747:747:1195))
          (PORT ADR0 (986:986:1637)(986:986:1637))
          (PORT ADR2 (785:785:1362)(785:785:1362))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR3 (287:287:528)(287:287:528))
          (PORT ADR4 (96:96:224)(96:96:224))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (726:726:1236)(726:726:1236))
          (PORT ADR2 (661:661:1154)(661:661:1154))
          (PORT ADR0 (1564:1564:2240)(1564:1564:2240))
          (PORT ADR1 (574:574:990)(574:574:990))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_Address\<12\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (227:227:472)(227:227:472))
          (PORT ADR4 (726:726:1236)(726:726:1236))
          (PORT ADR2 (661:661:1154)(661:661:1154))
          (PORT ADR0 (1564:1564:2240)(1564:1564:2240))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_78\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_78_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (626:626:1063)(626:626:1063))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_48)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (967:967:1564)(967:967:1564))
          (PORT ADR0 (805:805:1309)(805:805:1309))
          (PORT ADR2 (905:905:1553)(905:905:1553))
          (PORT ADR5 (513:513:952)(513:513:952))
          (PORT ADR4 (1660:1660:2830)(1660:1660:2830))
          (PORT ADR3 (226:226:396)(226:226:396))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_38)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (946:946:1527)(946:946:1527))
          (PORT ADR0 (789:789:1318)(789:789:1318))
          (PORT ADR2 (1000:1000:1585)(1000:1000:1585))
          (PORT ADR5 (1672:1672:2702)(1672:1672:2702))
          (PORT ADR3 (1184:1184:1991)(1184:1184:1991))
          (PORT ADR4 (182:182:355)(182:182:355))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_78)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1552:1552:2506)(1552:1552:2506))
          (PORT ADR4 (1064:1064:1730)(1064:1064:1730))
          (PORT ADR5 (1535:1535:2546)(1535:1535:2546))
          (PORT ADR2 (1098:1098:1850)(1098:1098:1850))
          (PORT ADR0 (964:964:1619)(964:964:1619))
          (PORT ADR1 (977:977:1680)(977:977:1680))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_826)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1479:1479:2397)(1479:1479:2397))
          (PORT ADR1 (1233:1233:1939)(1233:1233:1939))
          (PORT ADR3 (1002:1002:1699)(1002:1002:1699))
          (PORT ADR2 (1215:1215:2095)(1215:1215:2095))
          (PORT ADR0 (1439:1439:2440)(1439:1439:2440))
          (PORT ADR5 (1172:1172:2039)(1172:1172:2039))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_78\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_78_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (670:670:1158)(670:670:1158))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_48)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (503:503:841)(503:503:841))
          (PORT ADR2 (268:268:487)(268:268:487))
          (PORT ADR5 (1294:1294:2206)(1294:1294:2206))
          (PORT ADR3 (810:810:1400)(810:810:1400))
          (PORT ADR0 (2118:2118:3493)(2118:2118:3493))
          (PORT ADR4 (123:123:305)(123:123:305))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_38)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (482:482:804)(482:482:804))
          (PORT ADR2 (406:406:690)(406:406:690))
          (PORT ADR0 (1165:1165:1871)(1165:1165:1871))
          (PORT ADR4 (1942:1942:3225)(1942:1942:3225))
          (PORT ADR5 (719:719:1176)(719:719:1176))
          (PORT ADR3 (105:105:346)(105:105:346))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_78)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1509:1509:2515)(1509:1509:2515))
          (PORT ADR3 (1052:1052:1786)(1052:1052:1786))
          (PORT ADR5 (1400:1400:2257)(1400:1400:2257))
          (PORT ADR2 (907:907:1556)(907:907:1556))
          (PORT ADR0 (1030:1030:1754)(1030:1030:1754))
          (PORT ADR4 (731:731:1358)(731:731:1358))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_826)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1512:1512:2467)(1512:1512:2467))
          (PORT ADR4 (979:979:1677)(979:979:1677))
          (PORT ADR2 (771:771:1344)(771:771:1344))
          (PORT ADR5 (787:787:1407)(787:787:1407))
          (PORT ADR3 (1221:1221:2132)(1221:1221:2132))
          (PORT ADR0 (1294:1294:2171)(1294:1294:2171))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh4611)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (688:688:1063)(688:688:1063))
          (PORT ADR5 (839:839:1461)(839:839:1461))
          (PORT ADR1 (911:911:1566)(911:911:1566))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (550:550:942)(550:550:942))
          (PORT ADR4 (604:604:972)(604:604:972))
          (PORT ADR2 (724:724:1100)(724:724:1100))
          (PORT ADR3 (916:916:1652)(916:916:1652))
          (PORT ADR0 (601:601:1032)(601:601:1032))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (653:787:1104)(653:787:1104))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData65)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (779:779:1216)(779:779:1216))
          (PORT ADR1 (1015:1015:1535)(1015:1015:1535))
          (PORT ADR0 (484:484:805)(484:484:805))
          (PORT ADR3 (113:113:278)(113:113:278))
          (PORT ADR2 (356:356:671)(356:356:671))
          (PORT ADR5 (144:144:328)(144:144:328))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (653:826:1143)(653:826:1143))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData66)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (297:297:529)(297:297:529))
          (PORT ADR0 (446:446:937)(446:446:937))
          (PORT ADR1 (532:532:871)(532:532:871))
          (PORT ADR3 (975:975:1706)(975:975:1706))
          (PORT ADR5 (547:547:933)(547:547:933))
          (PORT ADR4 (40:40:169)(40:40:169))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_74\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_74_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_3)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (538:538:865)(538:538:865))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (561:561:917)(561:561:917))
          (PORT ADR3 (532:532:874)(532:532:874))
          (PORT ADR2 (773:773:1332)(773:773:1332))
          (PORT ADR0 (598:598:1027)(598:598:1027))
          (PORT ADR1 (1374:1374:2282)(1374:1374:2282))
          (PORT ADR4 (123:123:305)(123:123:305))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_34)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (774:774:1207)(774:774:1207))
          (PORT ADR0 (658:658:1092)(658:658:1092))
          (PORT ADR4 (867:867:1388)(867:867:1388))
          (PORT ADR5 (1641:1641:2666)(1641:1641:2666))
          (PORT ADR2 (1085:1085:1765)(1085:1085:1765))
          (PORT ADR3 (105:105:346)(105:105:346))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_74)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1435:1435:2249)(1435:1435:2249))
          (PORT ADR1 (1173:1173:1879)(1173:1173:1879))
          (PORT ADR3 (1754:1754:2916)(1754:1754:2916))
          (PORT ADR4 (1106:1106:1917)(1106:1106:1917))
          (PORT ADR0 (855:855:1475)(855:855:1475))
          (PORT ADR2 (1024:1024:1752)(1024:1024:1752))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_814)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1657:1657:2531)(1657:1657:2531))
          (PORT ADR5 (888:888:1445)(888:888:1445))
          (PORT ADR2 (1028:1028:1761)(1028:1028:1761))
          (PORT ADR3 (1157:1157:2032)(1157:1157:2032))
          (PORT ADR0 (1563:1563:2652)(1563:1563:2652))
          (PORT ADR4 (1237:1237:2184)(1237:1237:2184))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1447:1577:2322)(1447:1577:2322))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1453:1601:2346)(1453:1601:2346))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1452:1585:2330)(1452:1585:2330))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R11_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1446:1556:2301)(1446:1556:2301))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<12\>\/WriteData\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux3_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1011:1011:1660)(1011:1011:1660))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux3_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1446:1446:2375)(1446:1446:2375))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux3_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1329:1329:2218)(1329:1329:2218))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux3_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (928:928:1367)(928:928:1367))
          (PORT ADR1 (492:492:804)(492:492:804))
          (PORT ADR3 (254:254:456)(254:254:456))
          (PORT ADR2 (392:392:705)(392:392:705))
          (PORT ADR4 (1271:1271:2110)(1271:1271:2110))
          (PORT ADR0 (1568:1568:2447)(1568:1568:2447))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux3_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (540:540:986)(540:540:986))
          (PORT ADR2 (519:519:879)(519:519:879))
          (PORT ADR1 (331:331:574)(331:331:574))
          (PORT ADR0 (378:378:657)(378:378:657))
          (PORT ADR4 (1269:1269:2094)(1269:1269:2094))
          (PORT ADR3 (1429:1429:2350)(1429:1429:2350))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux3_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (274:274:558)(274:274:558))
          (PORT ADR4 (451:451:815)(451:451:815))
          (PORT ADR2 (272:272:517)(272:272:517))
          (PORT ADR1 (375:375:664)(375:375:664))
          (PORT ADR0 (1505:1505:2611)(1505:1505:2611))
          (PORT ADR3 (1437:1437:2282)(1437:1437:2282))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux3_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (461:461:836)(461:461:836))
          (PORT ADR5 (819:819:1161)(819:819:1161))
          (PORT ADR3 (533:533:970)(533:533:970))
          (PORT ADR1 (617:617:1018)(617:617:1018))
          (PORT ADR4 (1256:1256:2075)(1256:1256:2075))
          (PORT ADR0 (1567:1567:2455)(1567:1567:2455))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<8\>\/Core\/RFBout\<8\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux30_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (821:821:1269)(821:821:1269))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux30_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1029:1029:1516)(1029:1029:1516))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux30_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (912:912:1359)(912:912:1359))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux30_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (676:676:1077)(676:676:1077))
          (PORT ADR4 (632:632:1026)(632:632:1026))
          (PORT ADR1 (667:667:1131)(667:667:1131))
          (PORT ADR2 (480:480:851)(480:480:851))
          (PORT ADR0 (632:632:991)(632:632:991))
          (PORT ADR3 (446:446:791)(446:446:791))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux30_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (889:889:1367)(889:889:1367))
          (PORT ADR4 (630:630:1010)(630:630:1010))
          (PORT ADR3 (417:417:859)(417:417:859))
          (PORT ADR5 (356:356:689)(356:356:689))
          (PORT ADR2 (392:392:673)(392:392:673))
          (PORT ADR0 (471:471:826)(471:471:826))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux30_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (675:675:1076)(675:675:1076))
          (PORT ADR3 (690:690:1100)(690:690:1100))
          (PORT ADR0 (603:603:1031)(603:603:1031))
          (PORT ADR1 (378:378:667)(378:378:667))
          (PORT ADR2 (464:464:837)(464:464:837))
          (PORT ADR4 (340:340:659)(340:340:659))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux30_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (675:675:1076)(675:675:1076))
          (PORT ADR0 (820:820:1273)(820:820:1273))
          (PORT ADR3 (306:306:591)(306:306:591))
          (PORT ADR4 (390:390:750)(390:390:750))
          (PORT ADR2 (508:508:892)(508:508:892))
          (PORT ADR1 (518:518:851)(518:518:851))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<14\>\/WriteData\<14\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux5_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (866:866:1480)(866:866:1480))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux5_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1222:1222:1984)(1222:1222:1984))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux5_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1332:1332:2151)(1332:1332:2151))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux5_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (826:826:1458)(826:826:1458))
          (PORT ADR5 (159:159:337)(159:159:337))
          (PORT ADR3 (343:343:624)(343:343:624))
          (PORT ADR2 (400:400:703)(400:400:703))
          (PORT ADR0 (1529:1529:2433)(1529:1529:2433))
          (PORT ADR1 (1437:1437:2221)(1437:1437:2221))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux5_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (577:577:983)(577:577:983))
          (PORT ADR4 (161:161:354)(161:161:354))
          (PORT ADR0 (340:340:607)(340:340:607))
          (PORT ADR3 (227:227:541)(227:227:541))
          (PORT ADR1 (1487:1487:2377)(1487:1487:2377))
          (PORT ADR5 (1163:1163:1841)(1163:1163:1841))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux5_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (238:238:498)(238:238:498))
          (PORT ADR4 (311:311:550)(311:311:550))
          (PORT ADR3 (259:259:494)(259:259:494))
          (PORT ADR0 (710:710:1201)(710:710:1201))
          (PORT ADR1 (1514:1514:2438)(1514:1514:2438))
          (PORT ADR2 (1346:1346:2101)(1346:1346:2101))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux5_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (352:352:618)(352:352:618))
          (PORT ADR5 (397:397:730)(397:397:730))
          (PORT ADR2 (257:257:489)(257:257:489))
          (PORT ADR4 (321:321:596)(321:321:596))
          (PORT ADR1 (1430:1430:2265)(1430:1430:2265))
          (PORT ADR3 (1284:1284:2015)(1284:1284:2015))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<11\>\/WriteData\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux2_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (664:664:1132)(664:664:1132))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux2_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (972:972:1563)(972:972:1563))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux2_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1054:1054:1695)(1054:1054:1695))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux2_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (391:391:683)(391:391:683))
          (PORT ADR1 (363:363:637)(363:363:637))
          (PORT ADR3 (591:591:1035)(591:591:1035))
          (PORT ADR4 (275:275:561)(275:275:561))
          (PORT ADR0 (998:998:1592)(998:998:1592))
          (PORT ADR5 (907:907:1414)(907:907:1414))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux2_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (276:276:481)(276:276:481))
          (PORT ADR3 (246:246:519)(246:246:519))
          (PORT ADR1 (369:369:624)(369:369:624))
          (PORT ADR0 (485:485:861)(485:485:861))
          (PORT ADR4 (807:807:1337)(807:807:1337))
          (PORT ADR5 (907:907:1414)(907:907:1414))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux2_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (316:316:587)(316:316:587))
          (PORT ADR2 (368:368:677)(368:368:677))
          (PORT ADR1 (504:504:880)(504:504:880))
          (PORT ADR5 (392:392:705)(392:392:705))
          (PORT ADR3 (867:867:1427)(867:867:1427))
          (PORT ADR0 (1143:1143:1748)(1143:1143:1748))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux2_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (341:341:680)(341:341:680))
          (PORT ADR2 (296:296:534)(296:296:534))
          (PORT ADR1 (354:354:595)(354:354:595))
          (PORT ADR0 (488:488:830)(488:488:830))
          (PORT ADR4 (794:794:1318)(794:794:1318))
          (PORT ADR3 (988:988:1535)(988:988:1535))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<11\>\/Core\/RFBout\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux18_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1120:1120:1666)(1120:1120:1666))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux18_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1274:1274:1894)(1274:1274:1894))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux18_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1157:1157:1737)(1157:1157:1737))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux18_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1248:1248:1960)(1248:1248:1960))
          (PORT ADR0 (1154:1154:1782)(1154:1154:1782))
          (PORT ADR4 (178:178:400)(178:178:400))
          (PORT ADR5 (225:225:470)(225:225:470))
          (PORT ADR3 (486:486:859)(486:486:859))
          (PORT ADR1 (548:548:936)(548:548:936))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux18_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1284:1284:1997)(1284:1284:1997))
          (PORT ADR4 (1035:1035:1673)(1035:1035:1673))
          (PORT ADR3 (358:358:766)(358:358:766))
          (PORT ADR0 (354:354:636)(354:354:636))
          (PORT ADR1 (332:332:575)(332:332:575))
          (PORT ADR5 (22:22:124)(22:22:124))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux18_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1127:1127:1801)(1127:1127:1801))
          (PORT ADR3 (1023:1023:1617)(1023:1023:1617))
          (PORT ADR4 (413:413:772)(413:413:772))
          (PORT ADR2 (439:439:776)(439:439:776))
          (PORT ADR0 (478:478:833)(478:478:833))
          (PORT ADR1 (579:579:1022)(579:579:1022))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux18_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1147:1147:1808)(1147:1147:1808))
          (PORT ADR4 (950:950:1508)(950:950:1508))
          (PORT ADR1 (563:563:944)(563:563:944))
          (PORT ADR3 (237:237:455)(237:237:455))
          (PORT ADR0 (513:513:885)(513:513:885))
          (PORT ADR5 (288:288:569)(288:288:569))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<15\>\/Core\/RFBout\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux22_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1138:1138:1770)(1138:1138:1770))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux22_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1416:1416:2131)(1416:1416:2131))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux22_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1300:1300:1975)(1300:1300:1975))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux22_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (983:983:1575)(983:983:1575))
          (PORT ADR4 (945:945:1517)(945:945:1517))
          (PORT ADR3 (359:359:648)(359:359:648))
          (PORT ADR1 (476:476:826)(476:476:826))
          (PORT ADR0 (861:861:1311)(861:861:1311))
          (PORT ADR2 (505:505:900)(505:505:900))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux22_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (983:983:1575)(983:983:1575))
          (PORT ADR0 (1251:1251:1921)(1251:1251:1921))
          (PORT ADR1 (373:373:628)(373:373:628))
          (PORT ADR2 (275:275:480)(275:275:480))
          (PORT ADR3 (247:247:520)(247:247:520))
          (PORT ADR4 (354:354:635)(354:354:635))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux22_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1242:1242:2008)(1242:1242:2008))
          (PORT ADR5 (1029:1029:1598)(1029:1029:1598))
          (PORT ADR0 (392:392:668)(392:392:668))
          (PORT ADR1 (1055:1055:1499)(1055:1055:1499))
          (PORT ADR2 (367:367:676)(367:367:676))
          (PORT ADR4 (313:313:584)(313:313:584))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux22_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1112:1112:1755)(1112:1112:1755))
          (PORT ADR1 (1251:1251:1880)(1251:1251:1880))
          (PORT ADR4 (309:309:572)(309:309:572))
          (PORT ADR3 (306:306:591)(306:306:591))
          (PORT ADR5 (225:225:470)(225:225:470))
          (PORT ADR0 (451:451:781)(451:451:781))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (570:725:1052)(570:725:1052))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh4411)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1242:1242:1954)(1242:1242:1954))
          (PORT ADR4 (349:349:682)(349:349:682))
          (PORT ADR0 (786:786:1298)(786:786:1298))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (569:724:1051)(569:724:1051))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData43)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1260:1260:1804)(1260:1260:1804))
          (PORT ADR4 (806:806:1288)(806:806:1288))
          (PORT ADR0 (1343:1343:2118)(1343:1343:2118))
          (PORT ADR5 (269:269:535)(269:269:535))
          (PORT ADR1 (521:521:906)(521:521:906))
          (PORT ADR3 (179:179:453)(179:179:453))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (572:706:1033)(572:706:1033))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1318:1318:2024)(1318:1318:2024))
          (PORT ADR1 (1423:1423:2187)(1423:1423:2187))
          (PORT ADR5 (164:164:348)(164:164:348))
          (PORT ADR3 (113:113:278)(113:113:278))
          (PORT ADR2 (606:606:1076)(606:606:1076))
          (PORT ADR4 (454:454:834)(454:454:834))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (572:745:1072)(572:745:1072))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData46)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (734:734:1178)(734:734:1178))
          (PORT ADR1 (689:689:1098)(689:689:1098))
          (PORT ADR0 (924:924:1555)(924:924:1555))
          (PORT ADR3 (994:994:1761)(994:994:1761))
          (PORT ADR2 (677:677:1033)(677:677:1033))
          (PORT ADR4 (40:40:169)(40:40:169))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<14\>\/Core\/RFBout\<14\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux21_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1145:1145:1772)(1145:1145:1772))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux21_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1539:1539:2325)(1539:1539:2325))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux21_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1423:1423:2169)(1423:1423:2169))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux21_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (874:874:1402)(874:874:1402))
          (PORT ADR4 (958:958:1518)(958:958:1518))
          (PORT ADR2 (551:551:930)(551:551:930))
          (PORT ADR1 (504:504:851)(504:504:851))
          (PORT ADR3 (454:454:811)(454:454:811))
          (PORT ADR0 (694:694:1344)(694:694:1344))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux21_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1087:1087:1692)(1087:1087:1692))
          (PORT ADR4 (956:956:1502)(956:956:1502))
          (PORT ADR3 (338:338:728)(338:338:728))
          (PORT ADR5 (215:215:445)(215:215:445))
          (PORT ADR0 (469:469:774)(469:469:774))
          (PORT ADR2 (305:305:510)(305:305:510))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux21_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1017:1017:1609)(1017:1017:1609))
          (PORT ADR3 (1016:1016:1592)(1016:1016:1592))
          (PORT ADR1 (603:603:994)(603:603:994))
          (PORT ADR4 (395:395:736)(395:395:736))
          (PORT ADR0 (489:489:829)(489:489:829))
          (PORT ADR5 (319:319:587)(319:319:587))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux21_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1225:1225:1851)(1225:1225:1851))
          (PORT ADR3 (994:994:1553)(994:994:1553))
          (PORT ADR0 (413:413:691)(413:413:691))
          (PORT ADR2 (552:552:953)(552:552:953))
          (PORT ADR5 (132:132:313)(132:132:313))
          (PORT ADR4 (406:406:760)(406:406:760))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Sh161\/Core\/alu\/Sh161_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/alu\/Sh1611)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (492:492:864)(492:492:864))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh1611_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (587:587:973)(587:587:973))
          (PORT ADR3 (452:452:760)(452:452:760))
          (PORT ADR4 (453:453:824)(453:453:824))
          (PORT ADR5 (1308:1308:2127)(1308:1308:2127))
          (PORT ADR0 (1545:1545:2398)(1545:1545:2398))
          (PORT ADR2 (740:740:1295)(740:740:1295))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh1611_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (566:566:936)(566:566:936))
          (PORT ADR2 (522:522:845)(522:522:845))
          (PORT ADR4 (361:361:684)(361:361:684))
          (PORT ADR0 (1255:1255:2015)(1255:1255:2015))
          (PORT ADR3 (1320:1320:2142)(1320:1320:2142))
          (PORT ADR5 (326:326:639)(326:326:639))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_86)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (2228:2228:3563)(2228:2228:3563))
          (PORT ADR3 (2091:2091:3253)(2091:2091:3253))
          (PORT ADR0 (982:982:1609)(982:982:1609))
          (PORT ADR2 (759:759:1239)(759:759:1239))
          (PORT ADR1 (990:990:1569)(990:990:1569))
          (PORT ADR4 (765:765:1353)(765:765:1353))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_89)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2316:2316:3772)(2316:2316:3772))
          (PORT ADR0 (2154:2154:3282)(2154:2154:3282))
          (PORT ADR4 (765:765:1289)(765:765:1289))
          (PORT ADR5 (604:604:1041)(604:604:1041))
          (PORT ADR1 (931:931:1514)(931:931:1514))
          (PORT ADR2 (874:874:1443)(874:874:1443))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (517:647:917)(517:647:917))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (523:671:941)(523:671:941))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (522:655:925)(522:655:925))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R2_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (516:626:896)(516:626:896))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (711:866:1136)(711:866:1136))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData97)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1062:1062:1756)(1062:1062:1756))
          (PORT ADR3 (529:529:832)(529:529:832))
          (PORT ADR1 (890:890:1440)(890:890:1440))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR0 (616:616:1075)(616:616:1075))
          (PORT ADR4 (55:55:204)(55:55:204))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (710:865:1135)(710:865:1135))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData94)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (721:721:1074)(721:721:1074))
          (PORT ADR2 (675:675:1082)(675:675:1082))
          (PORT ADR1 (525:525:881)(525:525:881))
          (PORT ADR3 (227:227:565)(227:227:565))
          (PORT ADR0 (325:325:663)(325:325:663))
          (PORT ADR4 (53:53:188)(53:53:188))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (713:847:1117)(713:847:1117))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData17)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (812:812:1222)(812:812:1222))
          (PORT ADR4 (495:495:794)(495:495:794))
          (PORT ADR0 (925:925:1498)(925:925:1498))
          (PORT ADR1 (636:636:1141)(636:636:1141))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R14_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (713:886:1156)(713:886:1156))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output8_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (657:657:1110)(657:657:1110))
          (PORT ADR3 (823:823:1216)(823:823:1216))
          (PORT ADR4 (618:618:1009)(618:618:1009))
          (PORT ADR5 (714:714:1138)(714:714:1138))
          (PORT ADR1 (473:473:761)(473:473:761))
          (PORT ADR2 (521:521:843)(521:521:843))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (483:613:823)(483:613:823))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (489:637:847)(489:637:847))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (488:621:831)(488:621:831))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_839)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2194:2194:3473)(2194:2194:3473))
          (PORT ADR5 (1906:1906:2975)(1906:1906:2975))
          (PORT ADR2 (786:786:1266)(786:786:1266))
          (PORT ADR0 (964:964:1511)(964:964:1511))
          (PORT ADR3 (798:798:1453)(798:798:1453))
          (PORT ADR1 (1067:1067:1765)(1067:1067:1765))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (482:592:802)(482:592:802))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_8)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2233:2233:3555)(2233:2233:3555))
          (PORT ADR4 (1961:1961:3044)(1961:1961:3044))
          (PORT ADR2 (602:602:995)(602:602:995))
          (PORT ADR1 (1092:1092:1715)(1092:1092:1715))
          (PORT ADR0 (989:989:1578)(989:989:1578))
          (PORT ADR5 (830:830:1458)(830:830:1458))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (854:1009:1366)(854:1009:1366))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (853:1008:1365)(853:1008:1365))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (856:990:1347)(856:990:1347))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData115)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (721:721:1074)(721:721:1074))
          (PORT ADR4 (680:680:989)(680:680:989))
          (PORT ADR0 (950:950:1477)(950:950:1477))
          (PORT ADR1 (1149:1149:1909)(1149:1149:1909))
          (PORT ADR2 (525:525:957)(525:525:957))
          (PORT ADR3 (181:181:379)(181:181:379))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (856:1029:1386)(856:1029:1386))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData114)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (713:713:1045)(713:713:1045))
          (PORT ADR4 (657:657:967)(657:657:967))
          (PORT ADR0 (372:372:618)(372:372:618))
          (PORT ADR1 (252:252:418)(252:252:418))
          (PORT ADR3 (300:300:594)(300:300:594))
          (PORT ADR5 (627:627:993)(627:627:993))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_102)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (633:633:1137)(633:633:1137))
          (PORT ADR5 (734:734:1169)(734:734:1169))
          (PORT ADR0 (1289:1289:2105)(1289:1289:2105))
          (PORT ADR4 (1041:1041:1681)(1041:1041:1681))
          (PORT ADR2 (840:840:1399)(840:840:1399))
          (PORT ADR1 (1155:1155:1872)(1155:1155:1872))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.ram_ena_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (851:851:1220)(851:851:1220))
          (PORT ADR3 (712:712:1073)(712:712:1073))
          (PORT ADR0 (812:812:1214)(812:812:1214))
          (PORT ADR2 (572:572:891)(572:572:891))
          (PORT ADR4 (560:560:855)(560:560:855))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out301)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (851:851:1220)(851:851:1220))
          (PORT ADR3 (712:712:1073)(712:712:1073))
          (PORT ADR0 (812:812:1214)(812:812:1214))
          (PORT ADR2 (572:572:891)(572:572:891))
          (PORT ADR4 (560:560:855)(560:560:855))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.ram_enb_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out651)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (972:972:1436)(972:972:1436))
          (PORT ADR3 (805:805:1209)(805:805:1209))
          (PORT ADR1 (964:964:1466)(964:964:1466))
          (PORT ADR4 (1019:1019:1574)(1019:1019:1574))
          (PORT ADR2 (791:791:1220)(791:791:1220))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out641)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (972:972:1436)(972:972:1436))
          (PORT ADR3 (805:805:1209)(805:805:1209))
          (PORT ADR1 (964:964:1466)(964:964:1466))
          (PORT ADR4 (1019:1019:1574)(1019:1019:1574))
          (PORT ADR2 (791:791:1220)(791:791:1220))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.ram_enb_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out471)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (985:985:1504)(985:985:1504))
          (PORT ADR4 (789:789:1176)(789:789:1176))
          (PORT ADR3 (812:812:1297)(812:812:1297))
          (PORT ADR0 (1229:1229:1825)(1229:1229:1825))
          (PORT ADR2 (800:800:1221)(800:800:1221))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out461)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (985:985:1504)(985:985:1504))
          (PORT ADR4 (789:789:1176)(789:789:1176))
          (PORT ADR3 (812:812:1297)(812:812:1297))
          (PORT ADR0 (1229:1229:1825)(1229:1229:1825))
          (PORT ADR2 (800:800:1221)(800:800:1221))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (691:691:1159)(691:691:1159))
          (PORT ADR1 (659:659:1085)(659:659:1085))
          (PORT ADR5 (721:721:1074)(721:721:1074))
          (PORT ADR4 (781:781:1186)(781:781:1186))
          (PORT ADR3 (676:676:1075)(676:676:1075))
          (PORT ADR2 (671:671:1061)(671:671:1061))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData94_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (611:611:1037)(611:611:1037))
          (PORT ADR3 (498:498:954)(498:498:954))
          (PORT ADR5 (742:742:1095)(742:742:1095))
          (PORT ADR4 (622:622:1004)(622:622:1004))
          (PORT ADR1 (254:254:433)(254:254:433))
          (PORT ADR0 (763:763:1107)(763:763:1107))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData94_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (724:724:1167)(724:724:1167))
          (PORT ADR3 (512:512:986)(512:512:986))
          (PORT ADR1 (985:985:1415)(985:985:1415))
          (PORT ADR4 (638:638:1031)(638:638:1031))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR2 (675:675:987)(675:675:987))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData92)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (668:668:1104)(668:668:1104))
          (PORT ADR3 (517:517:947)(517:517:947))
          (PORT ADR5 (592:592:1063)(592:592:1063))
          (PORT ADR1 (680:680:1105)(680:680:1105))
          (PORT ADR4 (550:550:909)(550:550:909))
          (PORT ADR2 (597:597:1021)(597:597:1021))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R15\<7\>\/Core\/RF\/R15\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (980:1110:1561)(980:1110:1561))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData113_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (665:665:1141)(665:665:1141))
          (PORT ADR4 (730:730:1216)(730:730:1216))
          (PORT ADR1 (653:653:1110)(653:653:1110))
          (PORT ADR2 (650:650:1100)(650:650:1100))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData113_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (421:421:723)(421:421:723))
          (PORT ADR4 (730:730:1216)(730:730:1216))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (986:1134:1585)(986:1134:1585))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData135)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (612:612:901)(612:612:901))
          (PORT ADR4 (661:661:962)(661:661:962))
          (PORT ADR0 (940:940:1444)(940:940:1444))
          (PORT ADR2 (929:929:1526)(929:929:1526))
          (PORT ADR1 (614:614:1046)(614:614:1046))
          (PORT ADR3 (84:84:295)(84:84:295))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (985:1118:1569)(985:1118:1569))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData134)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (700:700:1110)(700:700:1110))
          (PORT ADR4 (677:677:989)(677:677:989))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR1 (402:402:623)(402:402:623))
          (PORT ADR2 (394:394:703)(394:394:703))
          (PORT ADR0 (765:765:1122)(765:765:1122))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R15_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (979:1089:1540)(979:1089:1540))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData133_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1042:1042:1580)(1042:1042:1580))
          (PORT ADR3 (780:780:1280)(780:780:1280))
          (PORT ADR1 (376:376:655)(376:376:655))
          (PORT ADR2 (348:348:594)(348:348:594))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output8_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (917:917:1412)(917:917:1412))
          (PORT ADR1 (811:811:1229)(811:811:1229))
          (PORT ADR4 (323:323:615)(323:323:615))
          (PORT ADR2 (292:292:529)(292:292:529))
          (PORT ADR0 (361:361:649)(361:361:649))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_83)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1922:1922:3136)(1922:1922:3136))
          (PORT ADR4 (1794:1794:2852)(1794:1794:2852))
          (PORT ADR1 (967:967:1622)(967:967:1622))
          (PORT ADR0 (1037:1037:1624)(1037:1037:1624))
          (PORT ADR3 (783:783:1462)(783:783:1462))
          (PORT ADR2 (1246:1246:2058)(1246:1246:2058))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_86)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1922:1922:3136)(1922:1922:3136))
          (PORT ADR3 (1833:1833:2934)(1833:1833:2934))
          (PORT ADR2 (862:862:1475)(862:862:1475))
          (PORT ADR4 (763:763:1335)(763:763:1335))
          (PORT ADR1 (837:837:1359)(837:837:1359))
          (PORT ADR0 (1103:1103:1804)(1103:1103:1804))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_827)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2183:2183:3555)(2183:2183:3555))
          (PORT ADR0 (2022:2022:3074)(2022:2022:3074))
          (PORT ADR5 (617:617:1085)(617:617:1085))
          (PORT ADR2 (863:863:1430)(863:863:1430))
          (PORT ADR1 (932:932:1523)(932:932:1523))
          (PORT ADR4 (785:785:1350)(785:785:1350))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_A17)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (679:679:1021)(679:679:1021))
          (PORT ADR2 (1013:1013:1605)(1013:1013:1605))
          (PORT ADR3 (248:248:516)(248:248:516))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_11_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (392:392:647)(392:392:647))
          (PORT ADR3 (1274:1274:2058)(1274:1274:2058))
          (PORT ADR4 (1351:1351:2150)(1351:1351:2150))
          (PORT ADR5 (1276:1276:2061)(1276:1276:2061))
          (PORT ADR2 (1264:1264:1876)(1264:1264:1876))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_1010)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (982:982:1525)(982:982:1525))
          (PORT ADR0 (933:933:1441)(933:933:1441))
          (PORT ADR3 (1108:1108:1860)(1108:1108:1860))
          (PORT ADR4 (1239:1239:2054)(1239:1239:2054))
          (PORT ADR1 (1032:1032:1651)(1032:1032:1651))
          (PORT ADR5 (1039:1039:1709)(1039:1039:1709))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_815)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2154:2154:3462)(2154:2154:3462))
          (PORT ADR2 (2046:2046:3143)(2046:2046:3143))
          (PORT ADR1 (845:845:1348)(845:845:1348))
          (PORT ADR0 (928:928:1547)(928:928:1547))
          (PORT ADR3 (790:790:1345)(790:790:1345))
          (PORT ADR5 (735:735:1277)(735:735:1277))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_83)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2149:2149:3417)(2149:2149:3417))
          (PORT ADR2 (2018:2018:3117)(2018:2018:3117))
          (PORT ADR0 (1011:1011:1629)(1011:1011:1629))
          (PORT ADR1 (842:842:1368)(842:842:1368))
          (PORT ADR5 (869:869:1455)(869:869:1455))
          (PORT ADR3 (933:933:1691)(933:933:1691))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_89)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2059:2059:3271)(2059:2059:3271))
          (PORT ADR1 (1967:1967:3071)(1967:1967:3071))
          (PORT ADR5 (759:759:1330)(759:759:1330))
          (PORT ADR4 (849:849:1432)(849:849:1432))
          (PORT ADR2 (1012:1012:1629)(1012:1012:1629))
          (PORT ADR3 (1003:1003:1740)(1003:1003:1740))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_842)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2003:2003:3205)(2003:2003:3205))
          (PORT ADR2 (1862:1862:2924)(1862:1862:2924))
          (PORT ADR3 (660:660:1163)(660:660:1163))
          (PORT ADR1 (956:956:1546)(956:956:1546))
          (PORT ADR0 (923:923:1520)(923:923:1520))
          (PORT ADR5 (735:735:1279)(735:735:1279))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (1052:1201:1689)(1052:1201:1689))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData123_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (486:486:891)(486:486:891))
          (PORT ADR5 (555:555:912)(555:555:912))
          (PORT ADR4 (326:326:627)(326:326:627))
          (PORT ADR1 (594:594:1001)(594:594:1001))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (1056:1205:1693)(1056:1205:1693))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData122)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (722:722:1183)(722:722:1183))
          (PORT ADR5 (555:555:912)(555:555:912))
          (PORT ADR3 (771:771:1161)(771:771:1161))
          (PORT ADR4 (546:546:922)(546:546:922))
          (PORT ADR1 (853:853:1289)(853:853:1289))
          (PORT ADR2 (644:644:1024)(644:644:1024))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (1058:1186:1674)(1058:1186:1674))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData125)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (668:668:1008)(668:668:1008))
          (PORT ADR4 (612:612:923)(612:612:923))
          (PORT ADR0 (784:784:1262)(784:784:1262))
          (PORT ADR1 (1108:1108:1868)(1108:1108:1868))
          (PORT ADR2 (400:400:772)(400:400:772))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (1068:1241:1729)(1068:1241:1729))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData124)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (625:625:961)(625:625:961))
          (PORT ADR1 (795:795:1166)(795:795:1166))
          (PORT ADR2 (142:142:305)(142:142:305))
          (PORT ADR3 (418:418:799)(418:418:799))
          (PORT ADR5 (117:117:307)(117:117:307))
          (PORT ADR0 (258:258:474)(258:258:474))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_7_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (236:236:485)(236:236:485))
          (PORT ADR0 (1547:1547:2452)(1547:1547:2452))
          (PORT ADR1 (1538:1538:2422)(1538:1538:2422))
          (PORT ADR5 (998:998:1622)(998:998:1622))
          (PORT ADR2 (1355:1355:2051)(1355:1355:2051))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Sh171\/Core\/alu\/Sh171_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/alu\/Sh1711)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (783:783:1333)(783:783:1333))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh1711_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1266:1266:1867)(1266:1266:1867))
          (PORT ADR3 (578:578:992)(578:578:992))
          (PORT ADR4 (521:521:876)(521:521:876))
          (PORT ADR1 (1083:1083:1683)(1083:1083:1683))
          (PORT ADR2 (1258:1258:1961)(1258:1258:1961))
          (PORT ADR5 (441:441:818)(441:441:818))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh1711_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (592:592:1009)(592:592:1009))
          (PORT ADR1 (947:947:1545)(947:947:1545))
          (PORT ADR3 (572:572:902)(572:572:902))
          (PORT ADR4 (510:510:910)(510:510:910))
          (PORT ADR2 (1037:1037:1610)(1037:1037:1610))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.ram_ena_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (810:810:1200)(810:810:1200))
          (PORT ADR4 (486:486:780)(486:486:780))
          (PORT ADR2 (834:834:1254)(834:834:1254))
          (PORT ADR3 (874:874:1339)(874:874:1339))
          (PORT ADR0 (979:979:1441)(979:979:1441))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out201)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (810:810:1200)(810:810:1200))
          (PORT ADR4 (486:486:780)(486:486:780))
          (PORT ADR2 (834:834:1254)(834:834:1254))
          (PORT ADR3 (874:874:1339)(874:874:1339))
          (PORT ADR0 (979:979:1441)(979:979:1441))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Mmux_Output2_rs_A\<1\>\/Core\/alu\/Mmux_Output2_rs_A\<1\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_A81)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (475:475:769)(475:475:769))
          (PORT ADR3 (1050:1050:1699)(1050:1050:1699))
          (PORT ADR1 (384:384:663)(384:384:663))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (785:785:1206)(785:785:1206))
          (PORT ADR2 (534:534:1009)(534:534:1009))
          (PORT ADR0 (819:819:1383)(819:819:1383))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/Mmux_RFWriteData142)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (658:658:1136)(658:658:1136))
          (PORT ADR3 (785:785:1206)(785:785:1206))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (739:739:1285)(739:739:1285))
          (PORT ADR0 (1065:1065:1638)(1065:1065:1638))
          (PORT ADR5 (915:915:1498)(915:915:1498))
          (PORT ADR4 (1101:1101:1876)(1101:1101:1876))
          (PORT ADR1 (955:955:1545)(955:955:1545))
          (PORT ADR2 (996:996:1660)(996:996:1660))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_1015)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (850:850:1338)(850:850:1338))
          (PORT ADR3 (1008:1008:1576)(1008:1008:1576))
          (PORT ADR4 (1074:1074:1772)(1074:1074:1772))
          (PORT ADR2 (1343:1343:2106)(1343:1343:2106))
          (PORT ADR1 (1190:1190:1894)(1190:1190:1894))
          (PORT ADR0 (1292:1292:2074)(1292:1292:2074))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/R1\<10\>\/Core\/RF\/R1\<10\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/alu\/Sh191)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1044:1044:1600)(1044:1044:1600))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (476:631:841)(476:631:841))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh191_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (756:756:1228)(756:756:1228))
          (PORT ADR1 (1444:1444:2087)(1444:1444:2087))
          (PORT ADR3 (789:789:1249)(789:789:1249))
          (PORT ADR0 (973:973:1569)(973:973:1569))
          (PORT ADR5 (629:629:1002)(629:629:1002))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (475:630:840)(475:630:840))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh191_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (792:792:1265)(792:792:1265))
          (PORT ADR3 (1305:1305:1988)(1305:1305:1988))
          (PORT ADR1 (918:918:1405)(918:918:1405))
          (PORT ADR0 (661:661:1064)(661:661:1064))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RFWriteData\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (386:386:600)(386:386:600))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (478:612:822)(478:612:822))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData146)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (943:943:1440)(943:943:1440))
          (PORT ADR3 (257:257:516)(257:257:516))
          (PORT ADR4 (500:500:745)(500:500:745))
          (PORT ADR1 (363:363:658)(363:363:658))
          (PORT ADR5 (28:28:154)(28:28:154))
          (PORT ADR0 (842:842:1290)(842:842:1290))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (478:651:861)(478:651:861))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData147)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (712:712:1085)(712:712:1085))
          (PORT ADR0 (909:909:1379)(909:909:1379))
          (PORT ADR5 (704:704:1148)(704:704:1148))
          (PORT ADR4 (1233:1233:2056)(1233:1233:2056))
          (PORT ADR1 (376:376:638)(376:376:638))
          (PORT ADR2 (207:207:399)(207:207:399))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\[31\]_PWR_4_o_equal_11_o\/Core\/Instruction\[31\]_PWR_4_o_equal_11_o_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Instruction\[31\]_PWR_4_o_equal_11_o\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1348:1348:2185)(1348:1348:2185))
          (PORT ADR3 (1274:1274:2060)(1274:1274:2060))
          (PORT ADR1 (1500:1500:2372)(1500:1500:2372))
          (PORT ADR2 (1258:1258:1890)(1258:1258:1890))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_WriteEnable1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1339:1339:2051)(1339:1339:2051))
          (PORT ADR4 (1348:1348:2185)(1348:1348:2185))
          (PORT ADR3 (1274:1274:2060)(1274:1274:2060))
          (PORT ADR1 (1500:1500:2372)(1500:1500:2372))
          (PORT ADR2 (1258:1258:1890)(1258:1258:1890))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/alu\/Sh181\/Core\/alu\/Sh181_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/alu\/Sh1811)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1025:1025:1492)(1025:1025:1492))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh1811_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (731:731:1160)(731:731:1160))
          (PORT ADR5 (499:499:868)(499:499:868))
          (PORT ADR1 (1214:1214:1883)(1214:1214:1883))
          (PORT ADR2 (1153:1153:1811)(1153:1153:1811))
          (PORT ADR3 (426:426:792)(426:426:792))
          (PORT ADR4 (492:492:881)(492:492:881))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh1811_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (466:466:778)(466:466:778))
          (PORT ADR1 (723:723:1169)(723:723:1169))
          (PORT ADR2 (740:740:1154)(740:740:1154))
          (PORT ADR5 (943:943:1468)(943:943:1468))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_A91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (669:669:1004)(669:669:1004))
          (PORT ADR4 (879:879:1530)(879:879:1530))
          (PORT ADR3 (334:334:736)(334:334:736))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Mmux_Output2_A101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (657:657:1055)(657:657:1055))
          (PORT ADR4 (957:957:1555)(957:957:1555))
          (PORT ADR5 (246:246:527)(246:246:527))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_ARegSelect11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (633:633:943)(633:633:943))
          (PORT ADR3 (478:478:680)(478:478:680))
          (PORT ADR4 (551:551:876)(551:551:876))
          (PORT ADR1 (688:688:1000)(688:688:1000))
          (PORT ADR2 (263:263:471)(263:263:471))
          (PORT ADR5 (450:450:695)(450:450:695))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R1_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (792:902:1380)(792:902:1380))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_5_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (387:387:648)(387:387:648))
          (PORT ADR3 (1136:1136:1844)(1136:1136:1844))
          (PORT ADR4 (1111:1111:1767)(1111:1111:1767))
          (PORT ADR5 (1029:1029:1671)(1029:1029:1671))
          (PORT ADR2 (1116:1116:1652)(1116:1116:1652))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.ram_enb_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out431)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (538:538:878)(538:538:878))
          (PORT ADR1 (523:523:874)(523:523:874))
          (PORT ADR4 (523:523:904)(523:523:904))
          (PORT ADR2 (650:650:1042)(650:650:1042))
          (PORT ADR0 (800:800:1385)(800:800:1385))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out421)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (538:538:878)(538:538:878))
          (PORT ADR1 (523:523:874)(523:523:874))
          (PORT ADR4 (523:523:904)(523:523:904))
          (PORT ADR2 (650:650:1042)(650:650:1042))
          (PORT ADR0 (800:800:1385)(800:800:1385))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<23\>\/Core\/Instruction\<23\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<23\>\/Core\/Instruction\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction\<23\>\/Core\/Instruction\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (783:913:1228)(783:913:1228))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux1511)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (527:527:751)(527:527:751))
          (PORT ADR4 (202:202:394)(202:202:394))
          (PORT ADR1 (1079:1079:1712)(1079:1079:1712))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/mux1011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (793:793:1293)(793:793:1293))
          (PORT ADR0 (421:421:670)(421:421:670))
          (PORT ADR2 (527:527:751)(527:527:751))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (813:960:1275)(813:960:1275))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (789:937:1252)(789:937:1252))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux1311)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (446:446:730)(446:446:730))
          (PORT ADR4 (73:73:187)(73:73:187))
          (PORT ADR0 (865:865:1377)(865:865:1377))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/mux1211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (806:806:1329)(806:806:1329))
          (PORT ADR1 (283:283:460)(283:283:460))
          (PORT ADR3 (446:446:730)(446:446:730))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (812:958:1273)(812:958:1273))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (788:921:1236)(788:921:1236))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux911)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (105:105:230)(105:105:230))
          (PORT ADR5 (372:372:553)(372:372:553))
          (PORT ADR0 (1046:1046:1676)(1046:1046:1676))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (782:892:1207)(782:892:1207))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/mux811)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (735:735:1037)(735:735:1037))
          (PORT ADR4 (233:233:387)(233:233:387))
          (PORT ADR2 (925:925:1524)(925:925:1524))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/mux711)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (725:725:1251)(725:725:1251))
          (PORT ADR1 (300:300:480)(300:300:480))
          (PORT ADR0 (735:735:1037)(735:735:1037))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (811:957:1272)(811:957:1272))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_ARegSelect21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (568:568:822)(568:568:822))
          (PORT ADR2 (546:546:767)(546:546:767))
          (PORT ADR3 (594:594:907)(594:594:907))
          (PORT ADR4 (493:493:764)(493:493:764))
          (PORT ADR5 (136:136:302)(136:136:302))
          (PORT ADR0 (797:797:1175)(797:797:1175))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/_n0187_inv\/Core\/RF\/_n0187_inv_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/_n0187_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (647:647:949)(647:647:949))
          (PORT ADR4 (810:810:1301)(810:810:1301))
          (PORT ADR0 (904:904:1394)(904:904:1394))
          (PORT ADR2 (821:821:1224)(821:821:1224))
          (PORT ADR1 (741:741:1062)(741:741:1062))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RF\/_n0183_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (647:647:949)(647:647:949))
          (PORT ADR4 (810:810:1301)(810:810:1301))
          (PORT ADR0 (904:904:1394)(904:904:1394))
          (PORT ADR2 (821:821:1224)(821:821:1224))
          (PORT ADR1 (741:741:1062)(741:741:1062))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_1_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (274:274:483)(274:274:483))
          (PORT ADR3 (1389:1389:2292)(1389:1389:2292))
          (PORT ADR1 (1559:1559:2418)(1559:1559:2418))
          (PORT ADR4 (1327:1327:2132)(1327:1327:2132))
          (PORT ADR5 (1244:1244:1885)(1244:1244:1885))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_3_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (178:178:315)(178:178:315))
          (PORT ADR3 (1390:1390:2238)(1390:1390:2238))
          (PORT ADR1 (1561:1561:2417)(1561:1561:2417))
          (PORT ADR0 (1511:1511:2376)(1511:1511:2376))
          (PORT ADR4 (1299:1299:1954)(1299:1299:1954))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/_n0207_inv\/Core\/RF\/_n0207_inv_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/_n0207_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (932:932:1411)(932:932:1411))
          (PORT ADR0 (1031:1031:1575)(1031:1031:1575))
          (PORT ADR3 (885:885:1375)(885:885:1375))
          (PORT ADR4 (728:728:1155)(728:728:1155))
          (PORT ADR1 (862:862:1285)(862:862:1285))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RF\/_n0203_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (932:932:1411)(932:932:1411))
          (PORT ADR0 (1031:1031:1575)(1031:1031:1575))
          (PORT ADR3 (885:885:1375)(885:885:1375))
          (PORT ADR4 (728:728:1155)(728:728:1155))
          (PORT ADR1 (862:862:1285)(862:862:1285))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_8_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (195:195:340)(195:195:340))
          (PORT ADR1 (1711:1711:2492)(1711:1711:2492))
          (PORT ADR4 (1222:1222:1980)(1222:1222:1980))
          (PORT ADR3 (1251:1251:1986)(1251:1251:1986))
          (PORT ADR5 (1080:1080:1645)(1080:1080:1645))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_10_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (277:277:453)(277:277:453))
          (PORT ADR4 (1531:1531:2253)(1531:1531:2253))
          (PORT ADR5 (1470:1470:2178)(1470:1470:2178))
          (PORT ADR0 (1397:1397:2186)(1397:1397:2186))
          (PORT ADR2 (1218:1218:1818)(1218:1218:1818))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_9_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (503:503:828)(503:503:828))
          (PORT ADR3 (967:967:1573)(967:967:1573))
          (PORT ADR4 (945:945:1499)(945:945:1499))
          (PORT ADR5 (862:862:1402)(862:862:1402))
          (PORT ADR2 (927:927:1387)(927:927:1387))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.ram_enb_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out531)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1090:1090:1623)(1090:1090:1623))
          (PORT ADR4 (480:480:811)(480:480:811))
          (PORT ADR1 (1006:1006:1520)(1006:1006:1520))
          (PORT ADR2 (809:809:1230)(809:809:1230))
          (PORT ADR3 (928:928:1385)(928:928:1385))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out521)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1090:1090:1623)(1090:1090:1623))
          (PORT ADR4 (480:480:811)(480:480:811))
          (PORT ADR1 (1006:1006:1520)(1006:1006:1520))
          (PORT ADR2 (809:809:1230)(809:809:1230))
          (PORT ADR3 (928:928:1385)(928:928:1385))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/_n0227_inv\/Core\/RF\/_n0227_inv_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/_n0227_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1077:1077:1675)(1077:1077:1675))
          (PORT ADR3 (1186:1186:1869)(1186:1186:1869))
          (PORT ADR0 (1234:1234:1907)(1234:1234:1907))
          (PORT ADR1 (1054:1054:1572)(1054:1054:1572))
          (PORT ADR4 (1126:1126:1732)(1126:1126:1732))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RF\/_n0223_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1077:1077:1675)(1077:1077:1675))
          (PORT ADR3 (1186:1186:1869)(1186:1186:1869))
          (PORT ADR0 (1234:1234:1907)(1234:1234:1907))
          (PORT ADR1 (1054:1054:1572)(1054:1054:1572))
          (PORT ADR4 (1126:1126:1732)(1126:1126:1732))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_0_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (605:605:893)(605:605:893))
          (PORT ADR5 (1261:1261:1966)(1261:1261:1966))
          (PORT ADR4 (1335:1335:2060)(1335:1335:2060))
          (PORT ADR3 (1328:1328:2094)(1328:1328:2094))
          (PORT ADR1 (1689:1689:2417)(1689:1689:2417))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_2_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (572:572:840)(572:572:840))
          (PORT ADR3 (1350:1350:2123)(1350:1350:2123))
          (PORT ADR4 (1330:1330:2087)(1330:1330:2087))
          (PORT ADR5 (1240:1240:1945)(1240:1240:1945))
          (PORT ADR2 (1442:1442:2093)(1442:1442:2093))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_6_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (79:79:233)(79:79:233))
          (PORT ADR0 (1431:1431:2254)(1431:1431:2254))
          (PORT ADR3 (1295:1295:2042)(1295:1295:2042))
          (PORT ADR2 (1324:1324:2085)(1324:1324:2085))
          (PORT ADR5 (1129:1129:1706)(1129:1129:1706))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Eqn_4_mand1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (938:938:1303)(938:938:1303))
          (PORT ADR3 (1281:1281:2065)(1281:1281:2065))
          (PORT ADR0 (1441:1441:2242)(1441:1441:2242))
          (PORT ADR5 (1169:1169:1887)(1169:1169:1887))
          (PORT ADR2 (1267:1267:1879)(1267:1267:1879))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RF\/_n0219_inv\/Core\/RF\/_n0219_inv_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/_n0219_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1262:1262:1964)(1262:1262:1964))
          (PORT ADR1 (1472:1472:2203)(1472:1472:2203))
          (PORT ADR4 (1131:1131:1797)(1131:1131:1797))
          (PORT ADR3 (980:980:1591)(980:980:1591))
          (PORT ADR2 (1091:1091:1702)(1091:1091:1702))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/RF\/_n0199_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1262:1262:1964)(1262:1262:1964))
          (PORT ADR1 (1472:1472:2203)(1472:1472:2203))
          (PORT ADR4 (1131:1131:1797)(1131:1131:1797))
          (PORT ADR3 (980:980:1591)(980:980:1591))
          (PORT ADR2 (1091:1091:1702)(1091:1091:1702))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_ARegSelect31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (651:651:938)(651:651:938))
          (PORT ADR1 (776:776:1069)(776:776:1069))
          (PORT ADR2 (730:730:1135)(730:730:1135))
          (PORT ADR4 (638:638:1052)(638:638:1052))
          (PORT ADR3 (699:699:1090)(699:699:1090))
          (PORT ADR5 (422:422:600)(422:422:600))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe\<5\>\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out611)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (426:426:744)(426:426:744))
          (PORT ADR2 (252:252:444)(252:252:444))
          (PORT ADR1 (586:586:937)(586:586:937))
          (PORT ADR4 (370:370:653)(370:370:653))
          (PORT ADR0 (318:318:533)(318:318:533))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out601)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (426:426:744)(426:426:744))
          (PORT ADR2 (252:252:444)(252:252:444))
          (PORT ADR1 (586:586:937)(586:586:937))
          (PORT ADR4 (370:370:653)(370:370:653))
          (PORT ADR0 (318:318:533)(318:318:533))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (630:630:885)(630:630:885))
          (PORT ADR0 (1008:1008:1709)(1008:1008:1709))
          (PORT ADR2 (431:431:765)(431:431:765))
          (PORT ADR3 (258:258:458)(258:258:458))
          (PORT ADR5 (210:210:382)(210:210:382))
          (PORT ADR4 (368:368:642)(368:368:642))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (501:501:735)(501:501:735))
          (PORT ADR1 (992:992:1694)(992:992:1694))
          (PORT ADR5 (684:684:1070)(684:684:1070))
          (PORT ADR4 (54:54:187)(54:54:187))
          (PORT ADR0 (442:442:729)(442:442:729))
          (PORT ADR2 (480:480:822)(480:480:822))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_1015)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1105:1105:1830)(1105:1105:1830))
          (PORT ADR5 (632:632:1108)(632:632:1108))
          (PORT ADR3 (883:883:1583)(883:883:1583))
          (PORT ADR2 (842:842:1433)(842:842:1433))
          (PORT ADR0 (1246:1246:1974)(1246:1246:1974))
          (PORT ADR1 (1386:1386:2196)(1386:1386:2196))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (989:1138:1651)(989:1138:1651))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (993:1142:1655)(993:1142:1655))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (995:1123:1636)(995:1123:1636))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1005:1178:1691)(1005:1178:1691))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1000:1149:1589)(1000:1149:1589))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1004:1153:1593)(1004:1153:1593))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1006:1134:1574)(1006:1134:1574))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1016:1189:1629)(1016:1189:1629))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (909:1039:1470)(909:1039:1470))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (915:1063:1494)(915:1063:1494))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (914:1047:1478)(914:1047:1478))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R10_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (908:1018:1449)(908:1018:1449))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (821:951:1368)(821:951:1368))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (827:975:1392)(827:975:1392))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (826:959:1376)(826:959:1376))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R6_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (820:930:1347)(820:930:1347))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (773:903:1248)(773:903:1248))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (779:927:1272)(779:927:1272))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (778:911:1256)(778:911:1256))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R3_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (772:882:1227)(772:882:1227))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_1014)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1059:1059:1724)(1059:1059:1724))
          (PORT ADR5 (428:428:746)(428:428:746))
          (PORT ADR0 (764:764:1333)(764:764:1333))
          (PORT ADR1 (899:899:1502)(899:899:1502))
          (PORT ADR2 (1132:1132:1781)(1132:1132:1781))
          (PORT ADR4 (1308:1308:2081)(1308:1308:2081))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.ram_enb_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.ram_enb_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out591)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (588:588:903)(588:588:903))
          (PORT ADR4 (239:239:475)(239:239:475))
          (PORT ADR1 (725:725:1099)(725:725:1099))
          (PORT ADR3 (280:280:455)(280:280:455))
          (PORT ADR2 (512:512:818)(512:512:818))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out581)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (588:588:903)(588:588:903))
          (PORT ADR4 (239:239:475)(239:239:475))
          (PORT ADR1 (725:725:1099)(725:725:1099))
          (PORT ADR3 (280:280:455)(280:280:455))
          (PORT ADR2 (512:512:818)(512:512:818))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (669:669:1009)(669:669:1009))
          (PORT ADR2 (1027:1027:1716)(1027:1027:1716))
          (PORT ADR5 (426:426:799)(426:426:799))
          (PORT ADR1 (365:365:618)(365:365:618))
          (PORT ADR4 (240:240:445)(240:240:445))
          (PORT ADR3 (260:260:547)(260:260:547))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out91)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (658:658:1092)(658:658:1092))
          (PORT ADR1 (604:604:944)(604:604:944))
          (PORT ADR0 (460:460:694)(460:460:694))
          (PORT ADR3 (288:288:593)(288:288:593))
          (PORT ADR4 (242:242:411)(242:242:411))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (658:658:1092)(658:658:1092))
          (PORT ADR1 (604:604:944)(604:604:944))
          (PORT ADR0 (460:460:694)(460:460:694))
          (PORT ADR3 (288:288:593)(288:288:593))
          (PORT ADR4 (242:242:411)(242:242:411))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (756:756:1154)(756:756:1154))
          (PORT ADR5 (900:900:1544)(900:900:1544))
          (PORT ADR0 (674:674:1139)(674:674:1139))
          (PORT ADR1 (597:597:978)(597:597:978))
          (PORT ADR3 (295:295:554)(295:295:554))
          (PORT ADR4 (241:241:439)(241:241:439))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1135:1265:1856)(1135:1265:1856))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1141:1289:1880)(1141:1289:1880))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1140:1273:1864)(1140:1273:1864))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1134:1244:1835)(1134:1244:1835))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<9\>\/Core\/RFBout\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux31_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1337:1337:2039)(1337:1337:2039))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux31_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1289:1289:1923)(1289:1289:1923))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux31_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1162:1162:1767)(1162:1162:1767))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux31_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (939:939:1503)(939:939:1503))
          (PORT ADR3 (864:864:1372)(864:864:1372))
          (PORT ADR0 (425:425:719)(425:425:719))
          (PORT ADR1 (582:582:1000)(582:582:1000))
          (PORT ADR4 (599:599:882)(599:599:882))
          (PORT ADR2 (392:392:672)(392:392:672))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux31_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1163:1163:1804)(1163:1163:1804))
          (PORT ADR2 (1036:1036:1605)(1036:1036:1605))
          (PORT ADR4 (256:256:512)(256:256:512))
          (PORT ADR5 (119:119:285)(119:119:285))
          (PORT ADR3 (277:277:483)(277:277:483))
          (PORT ADR0 (618:618:982)(618:618:982))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux31_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1092:1092:1750)(1092:1092:1750))
          (PORT ADR4 (817:817:1291)(817:817:1291))
          (PORT ADR1 (589:589:1074)(589:589:1074))
          (PORT ADR5 (264:264:532)(264:264:532))
          (PORT ADR0 (619:619:1052)(619:619:1052))
          (PORT ADR3 (358:358:689)(358:358:689))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux31_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1071:1071:1690)(1071:1071:1690))
          (PORT ADR5 (776:776:1223)(776:776:1223))
          (PORT ADR3 (534:534:1002)(534:534:1002))
          (PORT ADR4 (318:318:627)(318:318:627))
          (PORT ADR1 (380:380:645)(380:380:645))
          (PORT ADR0 (529:529:909)(529:529:909))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N14\/N14_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<3\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1070:1070:1732)(1070:1070:1732))
          (PORT ADR0 (864:864:1460)(864:864:1460))
          (PORT ADR4 (1368:1368:1994)(1368:1368:1994))
          (PORT ADR3 (212:212:517)(212:212:517))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_Address\<13\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (297:297:544)(297:297:544))
          (PORT ADR1 (1070:1070:1732)(1070:1070:1732))
          (PORT ADR0 (864:864:1460)(864:864:1460))
          (PORT ADR4 (1368:1368:1994)(1368:1368:1994))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_109)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (996:996:1569)(996:996:1569))
          (PORT ADR0 (551:551:867)(551:551:867))
          (PORT ADR2 (668:668:1197)(668:668:1197))
          (PORT ADR1 (1013:1013:1672)(1013:1013:1672))
          (PORT ADR4 (1044:1044:1681)(1044:1044:1681))
          (PORT ADR3 (1341:1341:2221)(1341:1341:2221))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_107)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (956:956:1557)(956:956:1557))
          (PORT ADR5 (311:311:565)(311:311:565))
          (PORT ADR1 (915:915:1495)(915:915:1495))
          (PORT ADR0 (906:906:1515)(906:906:1515))
          (PORT ADR4 (1084:1084:1731)(1084:1084:1731))
          (PORT ADR2 (1263:1263:2014)(1263:1263:2014))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_947)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (953:953:1461)(953:953:1461))
          (PORT ADR5 (187:187:365)(187:187:365))
          (PORT ADR0 (915:915:1538)(915:915:1538))
          (PORT ADR2 (768:768:1312)(768:768:1312))
          (PORT ADR4 (1077:1077:1743)(1077:1077:1743))
          (PORT ADR3 (759:759:1394)(759:759:1394))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_938)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (935:935:1489)(935:935:1489))
          (PORT ADR4 (512:512:845)(512:512:845))
          (PORT ADR3 (740:740:1332)(740:740:1332))
          (PORT ADR5 (527:527:987)(527:527:987))
          (PORT ADR1 (1364:1364:2151)(1364:1364:2151))
          (PORT ADR0 (751:751:1292)(751:751:1292))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_944)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (888:888:1444)(888:888:1444))
          (PORT ADR0 (700:700:1092)(700:700:1092))
          (PORT ADR2 (742:742:1305)(742:742:1305))
          (PORT ADR4 (525:525:983)(525:525:983))
          (PORT ADR5 (1139:1139:1843)(1139:1139:1843))
          (PORT ADR1 (739:739:1249)(739:739:1249))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Address\<4\>\/Address\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (928:928:1367)(928:928:1367))
          (PORT ADR1 (1133:1133:1929)(1133:1133:1929))
          (PORT ADR4 (567:567:1024)(567:567:1024))
          (PORT ADR5 (10:10:118)(10:10:118))
          (PORT ADR2 (474:474:825)(474:474:825))
          (PORT ADR3 (419:419:754)(419:419:754))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1218:1218:1933)(1218:1218:1933))
          (PORT ADR3 (854:854:1491)(854:854:1491))
          (PORT ADR2 (1572:1572:2316)(1572:1572:2316))
          (PORT ADR0 (471:471:837)(471:471:837))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_Address\<14\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (338:338:664)(338:338:664))
          (PORT ADR1 (1218:1218:1933)(1218:1218:1933))
          (PORT ADR3 (854:854:1491)(854:854:1491))
          (PORT ADR2 (1572:1572:2316)(1572:1572:2316))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1329:1459:2188)(1329:1459:2188))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1335:1483:2212)(1335:1483:2212))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1334:1467:2196)(1334:1467:2196))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1328:1438:2167)(1328:1438:2167))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_917)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (875:875:1471)(875:875:1471))
          (PORT ADR2 (298:298:514)(298:298:514))
          (PORT ADR1 (914:914:1551)(914:914:1551))
          (PORT ADR3 (722:722:1262)(722:722:1262))
          (PORT ADR5 (1270:1270:2063)(1270:1270:2063))
          (PORT ADR0 (861:861:1523)(861:861:1523))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_710\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_710_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_9)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (552:552:926)(552:552:926))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_410)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (881:881:1391)(881:881:1391))
          (PORT ADR0 (861:861:1378)(861:861:1378))
          (PORT ADR4 (683:683:1245)(683:683:1245))
          (PORT ADR5 (413:413:768)(413:413:768))
          (PORT ADR3 (1334:1334:2278)(1334:1334:2278))
          (PORT ADR2 (131:131:277)(131:131:277))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_310)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (860:860:1354)(860:860:1354))
          (PORT ADR2 (905:905:1463)(905:905:1463))
          (PORT ADR0 (1012:1012:1657)(1012:1012:1657))
          (PORT ADR3 (1502:1502:2566)(1502:1502:2566))
          (PORT ADR4 (1270:1270:2144)(1270:1270:2144))
          (PORT ADR5 (78:78:219)(78:78:219))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_710)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1415:1415:2248)(1415:1415:2248))
          (PORT ADR2 (1020:1020:1641)(1020:1020:1641))
          (PORT ADR0 (2087:2087:3350)(2087:2087:3350))
          (PORT ADR4 (978:978:1689)(978:978:1689))
          (PORT ADR1 (743:743:1288)(743:743:1288))
          (PORT ADR5 (668:668:1197)(668:668:1197))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_832)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1342:1342:2139)(1342:1342:2139))
          (PORT ADR3 (958:958:1555)(958:958:1555))
          (PORT ADR5 (971:971:1691)(971:971:1691))
          (PORT ADR0 (1266:1266:2149)(1266:1266:2149))
          (PORT ADR2 (1432:1432:2460)(1432:1432:2460))
          (PORT ADR1 (1371:1371:2319)(1371:1371:2319))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_713\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_713_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_12)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (320:320:589)(320:320:589))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_413)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (414:414:683)(414:414:683))
          (PORT ADR2 (304:304:520)(304:304:520))
          (PORT ADR3 (1348:1348:2271)(1348:1348:2271))
          (PORT ADR5 (818:818:1466)(818:818:1466))
          (PORT ADR1 (1866:1866:3113)(1866:1866:3113))
          (PORT ADR4 (123:123:305)(123:123:305))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_313)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (223:223:428)(223:223:428))
          (PORT ADR2 (340:340:557)(340:340:557))
          (PORT ADR5 (994:994:1647)(994:994:1647))
          (PORT ADR0 (2528:2528:4132)(2528:2528:4132))
          (PORT ADR1 (1061:1061:1710)(1061:1061:1710))
          (PORT ADR3 (105:105:346)(105:105:346))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_713)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1352:1352:2267)(1352:1352:2267))
          (PORT ADR5 (967:967:1644)(967:967:1644))
          (PORT ADR0 (1644:1644:2627)(1644:1644:2627))
          (PORT ADR3 (833:833:1472)(833:833:1472))
          (PORT ADR1 (983:983:1688)(983:983:1688))
          (PORT ADR2 (688:688:1223)(688:688:1223))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_841)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1521:1521:2476)(1521:1521:2476))
          (PORT ADR0 (1329:1329:2144)(1329:1329:2144))
          (PORT ADR5 (524:524:958)(524:524:958))
          (PORT ADR3 (889:889:1555)(889:889:1555))
          (PORT ADR4 (1162:1162:2023)(1162:1162:2023))
          (PORT ADR2 (1085:1085:1828)(1085:1085:1828))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_926)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1137:1137:1817)(1137:1137:1817))
          (PORT ADR4 (332:332:610)(332:332:610))
          (PORT ADR1 (883:883:1483)(883:883:1483))
          (PORT ADR3 (730:730:1348)(730:730:1348))
          (PORT ADR5 (1252:1252:2032)(1252:1252:2032))
          (PORT ADR2 (646:646:1145)(646:646:1145))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_923)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (766:766:1288)(766:766:1288))
          (PORT ADR0 (670:670:1079)(670:670:1079))
          (PORT ADR5 (613:613:1125)(613:613:1125))
          (PORT ADR1 (898:898:1534)(898:898:1534))
          (PORT ADR2 (1152:1152:1816)(1152:1152:1816))
          (PORT ADR3 (858:858:1466)(858:858:1466))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_92)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (764:764:1272)(764:764:1272))
          (PORT ADR3 (531:531:982)(531:531:982))
          (PORT ADR2 (685:685:1179)(685:685:1179))
          (PORT ADR1 (708:708:1222)(708:708:1222))
          (PORT ADR0 (1361:1361:2166)(1361:1361:2166))
          (PORT ADR5 (517:517:967)(517:517:967))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_929)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (824:824:1362)(824:824:1362))
          (PORT ADR1 (671:671:1133)(671:671:1133))
          (PORT ADR2 (800:800:1357)(800:800:1357))
          (PORT ADR0 (748:748:1335)(748:748:1335))
          (PORT ADR4 (1192:1192:1916)(1192:1192:1916))
          (PORT ADR5 (528:528:983)(528:528:983))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_941)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (802:802:1323)(802:802:1323))
          (PORT ADR4 (466:466:805)(466:466:805))
          (PORT ADR5 (613:613:1127)(613:613:1127))
          (PORT ADR1 (746:746:1240)(746:746:1240))
          (PORT ADR2 (1268:1268:2023)(1268:1268:2023))
          (PORT ADR0 (868:868:1484)(868:868:1484))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_1013)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (290:290:576)(290:290:576))
          (PORT ADR3 (266:266:468)(266:266:468))
          (PORT ADR0 (827:827:1390)(827:827:1390))
          (PORT ADR2 (931:931:1624)(931:931:1624))
          (PORT ADR5 (1090:1090:1727)(1090:1090:1727))
          (PORT ADR1 (1603:1603:2504)(1603:1603:2504))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_1013)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1196:1196:1870)(1196:1196:1870))
          (PORT ADR5 (392:392:710)(392:392:710))
          (PORT ADR4 (621:621:1143)(621:621:1143))
          (PORT ADR0 (921:921:1514)(921:921:1514))
          (PORT ADR3 (1109:1109:1785)(1109:1109:1785))
          (PORT ADR2 (1399:1399:2243)(1399:1399:2243))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<10\>\/WriteData\<10\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux1_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (501:501:928)(501:501:928))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux1_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1315:1315:2102)(1315:1315:2102))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux1_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1199:1199:1946)(1199:1199:1946))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux1_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (209:209:399)(209:209:399))
          (PORT ADR4 (444:444:829)(444:444:829))
          (PORT ADR5 (550:550:865)(550:550:865))
          (PORT ADR2 (411:411:714)(411:411:714))
          (PORT ADR0 (1270:1270:1987)(1270:1270:1987))
          (PORT ADR1 (1171:1171:1784)(1171:1171:1784))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux1_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (479:479:813)(479:479:813))
          (PORT ADR2 (393:393:692)(393:393:692))
          (PORT ADR4 (199:199:404)(199:199:404))
          (PORT ADR0 (447:447:793)(447:447:793))
          (PORT ADR3 (1131:1131:1890)(1131:1131:1890))
          (PORT ADR5 (937:937:1457)(937:937:1457))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux1_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (225:225:448)(225:225:448))
          (PORT ADR5 (285:285:501)(285:285:501))
          (PORT ADR4 (648:648:1106)(648:648:1106))
          (PORT ADR2 (428:428:757)(428:428:757))
          (PORT ADR1 (1255:1255:1992)(1255:1255:1992))
          (PORT ADR0 (1173:1173:1791)(1173:1173:1791))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux1_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (158:158:360)(158:158:360))
          (PORT ADR0 (256:256:458)(256:256:458))
          (PORT ADR2 (417:417:749)(417:417:749))
          (PORT ADR1 (698:698:1185)(698:698:1185))
          (PORT ADR5 (1036:1036:1662)(1036:1036:1662))
          (PORT ADR3 (1018:1018:1578)(1018:1018:1578))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_935)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (676:676:1100)(676:676:1100))
          (PORT ADR1 (695:695:1111)(695:695:1111))
          (PORT ADR5 (517:517:967)(517:517:967))
          (PORT ADR4 (554:554:1009)(554:554:1009))
          (PORT ADR0 (1240:1240:2013)(1240:1240:2013))
          (PORT ADR2 (782:782:1401)(782:782:1401))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_713\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_713_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_12)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (613:613:1037)(613:613:1037))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_413)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (709:709:1119)(709:709:1119))
          (PORT ADR1 (550:550:924)(550:550:924))
          (PORT ADR5 (476:476:908)(476:476:908))
          (PORT ADR4 (333:333:655)(333:333:655))
          (PORT ADR3 (1184:1184:2017)(1184:1184:2017))
          (PORT ADR2 (131:131:277)(131:131:277))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_313)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (518:518:864)(518:518:864))
          (PORT ADR2 (473:473:793)(473:473:793))
          (PORT ADR1 (968:968:1559)(968:968:1559))
          (PORT ADR0 (1529:1529:2508)(1529:1529:2508))
          (PORT ADR3 (1174:1174:2034)(1174:1174:2034))
          (PORT ADR5 (78:78:219)(78:78:219))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_713)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1109:1109:1816)(1109:1109:1816))
          (PORT ADR1 (739:739:1256)(739:739:1256))
          (PORT ADR5 (1942:1942:3196)(1942:1942:3196))
          (PORT ADR0 (1294:1294:2181)(1294:1294:2181))
          (PORT ADR2 (975:975:1659)(975:975:1659))
          (PORT ADR4 (969:969:1659)(969:969:1659))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_841)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1239:1239:1989)(1239:1239:1989))
          (PORT ADR2 (869:869:1390)(869:869:1390))
          (PORT ADR1 (1143:1143:1897)(1143:1143:1897))
          (PORT ADR3 (1294:1294:2214)(1294:1294:2214))
          (PORT ADR5 (1470:1470:2572)(1470:1470:2572))
          (PORT ADR4 (1359:1359:2348)(1359:1359:2348))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<9\>\/WriteData\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux15_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (598:598:1089)(598:598:1089))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux15_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (988:988:1577)(988:988:1577))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux15_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1089:1089:1735)(1089:1089:1735))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux15_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (339:339:607)(339:339:607))
          (PORT ADR0 (588:588:962)(588:588:962))
          (PORT ADR3 (754:754:1135)(754:754:1135))
          (PORT ADR1 (527:527:901)(527:527:901))
          (PORT ADR5 (808:808:1342)(808:808:1342))
          (PORT ADR4 (1096:1096:1721)(1096:1096:1721))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux15_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (449:449:786)(449:449:786))
          (PORT ADR2 (420:420:710)(420:420:710))
          (PORT ADR0 (351:351:633)(351:351:633))
          (PORT ADR4 (365:365:701)(365:365:701))
          (PORT ADR5 (808:808:1342)(808:808:1342))
          (PORT ADR3 (1146:1146:1863)(1146:1146:1863))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux15_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (358:358:622)(358:358:622))
          (PORT ADR5 (255:255:497)(255:255:497))
          (PORT ADR4 (553:553:958)(553:553:958))
          (PORT ADR1 (776:776:1363)(776:776:1363))
          (PORT ADR2 (951:951:1549)(951:951:1549))
          (PORT ADR3 (1154:1154:1795)(1154:1154:1795))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux15_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (378:378:616)(378:378:616))
          (PORT ADR3 (416:416:780)(416:416:780))
          (PORT ADR5 (378:378:707)(378:378:707))
          (PORT ADR0 (798:798:1362)(798:798:1362))
          (PORT ADR2 (937:937:1522)(937:937:1522))
          (PORT ADR4 (1081:1081:1686)(1081:1081:1686))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_715\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_715_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_14)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (423:423:756)(423:423:756))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_415)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (608:608:1008)(608:608:1008))
          (PORT ADR1 (519:519:854)(519:519:854))
          (PORT ADR5 (1095:1095:1911)(1095:1095:1911))
          (PORT ADR3 (1152:1152:1895)(1152:1152:1895))
          (PORT ADR2 (1742:1742:2911)(1742:1742:2911))
          (PORT ADR4 (123:123:305)(123:123:305))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_315)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (331:331:600)(331:331:600))
          (PORT ADR1 (498:498:817)(498:498:817))
          (PORT ADR2 (1151:1151:1843)(1151:1151:1843))
          (PORT ADR0 (2267:2267:3708)(2267:2267:3708))
          (PORT ADR5 (827:827:1381)(827:827:1381))
          (PORT ADR3 (105:105:346)(105:105:346))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_715)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1663:1663:2770)(1663:1663:2770))
          (PORT ADR5 (937:937:1619)(937:937:1619))
          (PORT ADR1 (1925:1925:3096)(1925:1925:3096))
          (PORT ADR4 (730:730:1267)(730:730:1267))
          (PORT ADR2 (910:910:1579)(910:910:1579))
          (PORT ADR0 (868:868:1492)(868:868:1492))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_847)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1590:1590:2661)(1590:1590:2661))
          (PORT ADR1 (1185:1185:1919)(1185:1185:1919))
          (PORT ADR3 (701:701:1239)(701:701:1239))
          (PORT ADR0 (1014:1014:1720)(1014:1014:1720))
          (PORT ADR5 (1070:1070:1874)(1070:1070:1874))
          (PORT ADR2 (1143:1143:1983)(1143:1143:1983))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_1011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (603:603:1000)(603:603:1000))
          (PORT ADR2 (466:466:766)(466:466:766))
          (PORT ADR3 (595:595:1061)(595:595:1061))
          (PORT ADR5 (675:675:1187)(675:675:1187))
          (PORT ADR4 (1247:1247:2050)(1247:1247:2050))
          (PORT ADR0 (1704:1704:2687)(1704:1704:2687))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (911:1041:1483)(911:1041:1483))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (917:1065:1507)(917:1065:1507))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (916:1049:1491)(916:1049:1491))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (910:1020:1462)(910:1020:1462))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.ram_ena_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (630:630:1004)(630:630:1004))
          (PORT ADR0 (550:550:855)(550:550:855))
          (PORT ADR1 (451:451:718)(451:451:718))
          (PORT ADR3 (356:356:673)(356:356:673))
          (PORT ADR4 (525:525:905)(525:525:905))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out22)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (630:630:1004)(630:630:1004))
          (PORT ADR0 (550:550:855)(550:550:855))
          (PORT ADR1 (451:451:718)(451:451:718))
          (PORT ADR3 (356:356:673)(356:356:673))
          (PORT ADR4 (525:525:905)(525:525:905))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (773:903:1269)(773:903:1269))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (779:927:1293)(779:927:1293))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (778:911:1277)(778:911:1277))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (772:882:1248)(772:882:1248))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_72\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_72_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (478:478:823)(478:478:823))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_42)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (583:583:944)(583:583:944))
          (PORT ADR2 (570:570:956)(570:570:956))
          (PORT ADR3 (1487:1487:2491)(1487:1487:2491))
          (PORT ADR1 (961:961:1640)(961:961:1640))
          (PORT ADR5 (1666:1666:2853)(1666:1666:2853))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_32)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (367:367:647)(367:367:647))
          (PORT ADR2 (581:581:966)(581:581:966))
          (PORT ADR3 (1101:1101:1769)(1101:1101:1769))
          (PORT ADR1 (2307:2307:3745)(2307:2307:3745))
          (PORT ADR0 (927:927:1509)(927:927:1509))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_72)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1488:1488:2486)(1488:1488:2486))
          (PORT ADR5 (1104:1104:1857)(1104:1104:1857))
          (PORT ADR0 (1786:1786:2880)(1786:1786:2880))
          (PORT ADR3 (724:724:1300)(724:724:1300))
          (PORT ADR2 (944:944:1653)(944:944:1653))
          (PORT ADR1 (737:737:1300)(737:737:1300))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_88)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1447:1447:2418)(1447:1447:2418))
          (PORT ADR4 (1096:1096:1909)(1096:1096:1909))
          (PORT ADR1 (742:742:1225)(742:742:1225))
          (PORT ADR0 (1039:1039:1752)(1039:1039:1752))
          (PORT ADR2 (1141:1141:1965)(1141:1141:1965))
          (PORT ADR3 (990:990:1754)(990:990:1754))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_914)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1049:1049:1645)(1049:1049:1645))
          (PORT ADR1 (614:614:983)(614:614:983))
          (PORT ADR5 (668:668:1207)(668:668:1207))
          (PORT ADR4 (567:567:1070)(567:567:1070))
          (PORT ADR2 (1268:1268:1997)(1268:1268:1997))
          (PORT ADR3 (744:744:1316)(744:744:1316))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (1367:1497:2102)(1367:1497:2102))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (1373:1521:2126)(1373:1521:2126))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (1372:1505:2110)(1372:1505:2110))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R13_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (1366:1476:2081)(1366:1476:2081))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (998:1128:1660)(998:1128:1660))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1004:1152:1684)(1004:1152:1684))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1003:1136:1668)(1003:1136:1668))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R8_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (997:1107:1639)(997:1107:1639))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.ram_ena_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (989:989:1655)(989:989:1655))
          (PORT ADR0 (1095:1095:1817)(1095:1095:1817))
          (PORT ADR3 (951:951:1639)(951:951:1639))
          (PORT ADR4 (1035:1035:1754)(1035:1035:1754))
          (PORT ADR2 (1177:1177:1909)(1177:1177:1909))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out66)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (989:989:1655)(989:989:1655))
          (PORT ADR0 (1095:1095:1817)(1095:1095:1817))
          (PORT ADR3 (951:951:1639)(951:951:1639))
          (PORT ADR4 (1035:1035:1754)(1035:1035:1754))
          (PORT ADR2 (1177:1177:1909)(1177:1177:1909))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR0 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_1012)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (456:456:841)(456:456:841))
          (PORT ADR2 (451:451:746)(451:451:746))
          (PORT ADR0 (848:848:1477)(848:848:1477))
          (PORT ADR1 (809:809:1340)(809:809:1340))
          (PORT ADR5 (1135:1135:1877)(1135:1135:1877))
          (PORT ADR4 (1348:1348:2143)(1348:1348:2143))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (769:917:1362)(769:917:1362))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (768:901:1346)(768:901:1346))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R0_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (762:872:1317)(762:872:1317))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_102)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (515:515:930)(515:515:930))
          (PORT ADR1 (616:616:1063)(616:616:1063))
          (PORT ADR5 (539:539:988)(539:539:988))
          (PORT ADR0 (889:889:1559)(889:889:1559))
          (PORT ADR3 (1246:1246:2022)(1246:1246:2022))
          (PORT ADR2 (1322:1322:2128)(1322:1322:2128))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_712\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_712_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_11)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (634:634:1100)(634:634:1100))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_412)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (375:375:693)(375:375:693))
          (PORT ADR0 (713:713:1142)(713:713:1142))
          (PORT ADR5 (1103:1103:1898)(1103:1103:1898))
          (PORT ADR1 (905:905:1532)(905:905:1532))
          (PORT ADR2 (1648:1648:2753)(1648:1648:2753))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_312)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (620:620:1051)(620:620:1051))
          (PORT ADR4 (497:497:845)(497:497:845))
          (PORT ADR2 (1131:1131:1808)(1131:1131:1808))
          (PORT ADR5 (2102:2102:3450)(2102:2102:3450))
          (PORT ADR1 (1213:1213:1929)(1213:1213:1929))
          (PORT ADR3 (131:131:267)(131:131:267))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_712)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1450:1450:2452)(1450:1450:2452))
          (PORT ADR1 (1384:1384:2304)(1384:1384:2304))
          (PORT ADR2 (1707:1707:2780)(1707:1707:2780))
          (PORT ADR0 (845:845:1466)(845:845:1466))
          (PORT ADR5 (660:660:1186)(660:660:1186))
          (PORT ADR3 (714:714:1283)(714:714:1283))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_838)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1633:1633:2695)(1633:1633:2695))
          (PORT ADR4 (1162:1162:1970)(1162:1162:1970))
          (PORT ADR3 (628:628:1145)(628:628:1145))
          (PORT ADR5 (759:759:1351)(759:759:1351))
          (PORT ADR0 (1429:1429:2418)(1429:1429:2418))
          (PORT ADR2 (1029:1029:1780)(1029:1029:1780))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_932)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1040:1040:1631)(1040:1040:1631))
          (PORT ADR1 (690:690:1112)(690:690:1112))
          (PORT ADR3 (885:885:1569)(885:885:1569))
          (PORT ADR2 (753:753:1369)(753:753:1369))
          (PORT ADR4 (1173:1173:1889)(1173:1173:1889))
          (PORT ADR5 (746:746:1386)(746:746:1386))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_711\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_711_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_10)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (337:337:621)(337:337:621))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_411)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (671:671:1099)(671:671:1099))
          (PORT ADR2 (340:340:565)(340:340:565))
          (PORT ADR1 (1326:1326:2218)(1326:1326:2218))
          (PORT ADR5 (798:798:1402)(798:798:1402))
          (PORT ADR3 (1468:1468:2512)(1468:1468:2512))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_311)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (227:227:440)(227:227:440))
          (PORT ADR2 (351:351:575)(351:351:575))
          (PORT ADR1 (1283:1283:2077)(1283:1283:2077))
          (PORT ADR0 (2328:2328:3813)(2328:2328:3813))
          (PORT ADR5 (992:992:1624)(992:992:1624))
          (PORT ADR3 (131:131:267)(131:131:267))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_711)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1335:1335:2283)(1335:1335:2283))
          (PORT ADR1 (1307:1307:2186)(1307:1307:2186))
          (PORT ADR5 (1542:1542:2517)(1542:1542:2517))
          (PORT ADR2 (791:791:1402)(791:791:1402))
          (PORT ADR3 (757:757:1360)(757:757:1360))
          (PORT ADR0 (879:879:1474)(879:879:1474))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_835)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1346:1346:2319)(1346:1346:2319))
          (PORT ADR1 (1431:1431:2338)(1431:1431:2338))
          (PORT ADR5 (618:618:1137)(618:618:1137))
          (PORT ADR2 (1004:1004:1737)(1004:1004:1737))
          (PORT ADR3 (1261:1261:2195)(1261:1261:2195))
          (PORT ADR0 (1239:1239:2125)(1239:1239:2125))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_911)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (969:969:1528)(969:969:1528))
          (PORT ADR1 (702:702:1067)(702:702:1067))
          (PORT ADR0 (767:767:1327)(767:767:1327))
          (PORT ADR5 (658:658:1167)(658:658:1167))
          (PORT ADR4 (1178:1178:1934)(1178:1178:1934))
          (PORT ADR3 (616:616:1100)(616:616:1100))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_920)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1054:1054:1632)(1054:1054:1632))
          (PORT ADR5 (338:338:592)(338:338:592))
          (PORT ADR1 (771:771:1301)(771:771:1301))
          (PORT ADR4 (584:584:1037)(584:584:1037))
          (PORT ADR2 (1286:1286:2025)(1286:1286:2025))
          (PORT ADR3 (616:616:1192)(616:616:1192))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_98)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (896:896:1478)(896:896:1478))
          (PORT ADR2 (734:734:1099)(734:734:1099))
          (PORT ADR0 (762:762:1300)(762:762:1300))
          (PORT ADR1 (740:740:1251)(740:740:1251))
          (PORT ADR4 (1079:1079:1769)(1079:1079:1769))
          (PORT ADR5 (528:528:983)(528:528:983))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (823:823:1275)(823:823:1275))
          (PORT ADR0 (1154:1154:1901)(1154:1154:1901))
          (PORT ADR4 (603:603:1050)(603:603:1050))
          (PORT ADR2 (368:368:674)(368:368:674))
          (PORT ADR5 (331:331:618)(331:331:618))
          (PORT ADR3 (404:404:803)(404:404:803))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_935)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1515:1515:2471)(1515:1515:2471))
          (PORT ADR2 (1345:1345:2183)(1345:1345:2183))
          (PORT ADR4 (537:537:996)(537:537:996))
          (PORT ADR5 (309:309:652)(309:309:652))
          (PORT ADR3 (1444:1444:2298)(1444:1444:2298))
          (PORT ADR1 (745:745:1252)(745:745:1252))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_92)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1379:1379:2256)(1379:1379:2256))
          (PORT ADR2 (1356:1356:2193)(1356:1356:2193))
          (PORT ADR4 (518:518:994)(518:518:994))
          (PORT ADR5 (433:433:837)(433:433:837))
          (PORT ADR0 (1434:1434:2336)(1434:1434:2336))
          (PORT ADR1 (691:691:1208)(691:691:1208))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_932)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1353:1353:2258)(1353:1353:2258))
          (PORT ADR1 (1413:1413:2339)(1413:1413:2339))
          (PORT ADR4 (533:533:1018)(533:533:1018))
          (PORT ADR2 (392:392:756)(392:392:756))
          (PORT ADR0 (1512:1512:2408)(1512:1512:2408))
          (PORT ADR5 (466:466:902)(466:466:902))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_929)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1310:1310:2211)(1310:1310:2211))
          (PORT ADR3 (1244:1244:2112)(1244:1244:2112))
          (PORT ADR2 (581:581:1063)(581:581:1063))
          (PORT ADR0 (487:487:865)(487:487:865))
          (PORT ADR5 (1311:1311:2151)(1311:1311:2151))
          (PORT ADR1 (791:791:1310)(791:791:1310))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.ram_enb_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out391)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1078:1078:1802)(1078:1078:1802))
          (PORT ADR4 (800:800:1353)(800:800:1353))
          (PORT ADR0 (964:964:1572)(964:964:1572))
          (PORT ADR1 (1122:1122:1852)(1122:1122:1852))
          (PORT ADR3 (965:965:1636)(965:965:1636))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out381)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1078:1078:1802)(1078:1078:1802))
          (PORT ADR4 (800:800:1353)(800:800:1353))
          (PORT ADR0 (964:964:1572)(964:964:1572))
          (PORT ADR1 (1122:1122:1852)(1122:1122:1852))
          (PORT ADR3 (965:965:1636)(965:965:1636))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_76\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_76_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_5)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (609:609:1053)(609:609:1053))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_46)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (692:692:1113)(692:692:1113))
          (PORT ADR4 (695:695:1227)(695:695:1227))
          (PORT ADR5 (1077:1077:1865)(1077:1077:1865))
          (PORT ADR3 (817:817:1415)(817:817:1415))
          (PORT ADR1 (2170:2170:3571)(2170:2170:3571))
          (PORT ADR2 (131:131:277)(131:131:277))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_36)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (910:910:1542)(910:910:1542))
          (PORT ADR3 (745:745:1369)(745:745:1369))
          (PORT ADR4 (1150:1150:1876)(1150:1150:1876))
          (PORT ADR2 (2335:2335:3783)(2335:2335:3783))
          (PORT ADR1 (1098:1098:1737)(1098:1098:1737))
          (PORT ADR5 (78:78:219)(78:78:219))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_76)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1678:1678:2792)(1678:1678:2792))
          (PORT ADR4 (1402:1402:2318)(1402:1402:2318))
          (PORT ADR3 (1741:1741:2774)(1741:1741:2774))
          (PORT ADR2 (628:628:1129)(628:628:1129))
          (PORT ADR1 (1085:1085:1915)(1085:1085:1915))
          (PORT ADR0 (861:861:1471)(861:861:1471))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_820)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1678:1678:2792)(1678:1678:2792))
          (PORT ADR4 (1379:1379:2296)(1379:1379:2296))
          (PORT ADR0 (723:723:1258)(723:723:1258))
          (PORT ADR1 (953:953:1646)(953:953:1646))
          (PORT ADR2 (1176:1176:2023)(1176:1176:2023))
          (PORT ADR3 (1085:1085:1846)(1085:1085:1846))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_937)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2425:2425:3928)(2425:2425:3928))
          (PORT ADR0 (2381:2381:3856)(2381:2381:3856))
          (PORT ADR2 (513:513:902)(513:513:902))
          (PORT ADR3 (561:561:1053)(561:561:1053))
          (PORT ADR4 (387:387:790)(387:387:790))
          (PORT ADR5 (562:562:1062)(562:562:1062))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_920)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1027:1027:1745)(1027:1027:1745))
          (PORT ADR3 (1164:1164:1961)(1164:1164:1961))
          (PORT ADR1 (703:703:1233)(703:703:1233))
          (PORT ADR4 (366:366:729)(366:366:729))
          (PORT ADR2 (1506:1506:2325)(1506:1506:2325))
          (PORT ADR0 (901:901:1459)(901:901:1459))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_911)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1180:1180:1992)(1180:1180:1992))
          (PORT ADR5 (1076:1076:1812)(1076:1076:1812))
          (PORT ADR4 (533:533:1018)(533:533:1018))
          (PORT ADR1 (517:517:986)(517:517:986))
          (PORT ADR3 (1294:1294:2073)(1294:1294:2073))
          (PORT ADR0 (799:799:1394)(799:799:1394))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_914)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1117:1117:1902)(1117:1117:1902))
          (PORT ADR1 (1300:1300:2123)(1300:1300:2123))
          (PORT ADR3 (569:569:1076)(569:569:1076))
          (PORT ADR2 (371:371:696)(371:371:696))
          (PORT ADR0 (1576:1576:2447)(1576:1576:2447))
          (PORT ADR4 (484:484:951)(484:484:951))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_71\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_71_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (599:599:1050)(599:599:1050))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (528:528:905)(528:528:905))
          (PORT ADR5 (547:547:974)(547:547:974))
          (PORT ADR1 (1448:1448:2446)(1448:1448:2446))
          (PORT ADR2 (1015:1015:1725)(1015:1015:1725))
          (PORT ADR0 (1608:1608:2690)(1608:1608:2690))
          (PORT ADR4 (123:123:305)(123:123:305))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (598:598:990)(598:598:990))
          (PORT ADR0 (680:680:1141)(680:680:1141))
          (PORT ADR1 (1228:1228:1937)(1228:1228:1937))
          (PORT ADR4 (2094:2094:3456)(2094:2094:3456))
          (PORT ADR3 (768:768:1363)(768:768:1363))
          (PORT ADR5 (78:78:219)(78:78:219))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_71)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1571:1571:2621)(1571:1571:2621))
          (PORT ADR4 (1299:1299:2151)(1299:1299:2151))
          (PORT ADR0 (1955:1955:3089)(1955:1955:3089))
          (PORT ADR3 (602:602:1117)(602:602:1117))
          (PORT ADR2 (882:882:1538)(882:882:1538))
          (PORT ADR1 (750:750:1293)(750:750:1293))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_85)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1922:1922:3070)(1922:1922:3070))
          (PORT ADR3 (1292:1292:2164)(1292:1292:2164))
          (PORT ADR2 (613:613:1107)(613:613:1107))
          (PORT ADR4 (774:774:1379)(774:774:1379))
          (PORT ADR0 (1248:1248:2124)(1248:1248:2124))
          (PORT ADR5 (868:868:1552)(868:868:1552))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_77\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_77_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_6)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (365:365:655)(365:365:655))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_47)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (674:674:1086)(674:674:1086))
          (PORT ADR0 (569:569:941)(569:569:941))
          (PORT ADR3 (1056:1056:1825)(1056:1056:1825))
          (PORT ADR4 (751:751:1346)(751:751:1346))
          (PORT ADR5 (1294:1294:2260)(1294:1294:2260))
          (PORT ADR2 (131:131:277)(131:131:277))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_37)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (483:483:829)(483:483:829))
          (PORT ADR3 (430:430:844)(430:430:844))
          (PORT ADR1 (1224:1224:1936)(1224:1224:1936))
          (PORT ADR0 (2300:2300:3736)(2300:2300:3736))
          (PORT ADR2 (1254:1254:1952)(1254:1254:1952))
          (PORT ADR5 (78:78:219)(78:78:219))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_77)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1534:1534:2606)(1534:1534:2606))
          (PORT ADR4 (1300:1300:2152)(1300:1300:2152))
          (PORT ADR2 (1906:1906:3037)(1906:1906:3037))
          (PORT ADR0 (865:865:1472)(865:865:1472))
          (PORT ADR1 (1005:1005:1714)(1005:1005:1714))
          (PORT ADR5 (511:511:947)(511:511:947))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_823)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1512:1512:2567)(1512:1512:2567))
          (PORT ADR4 (1277:1277:2130)(1277:1277:2130))
          (PORT ADR0 (742:742:1282)(742:742:1282))
          (PORT ADR2 (895:895:1535)(895:895:1535))
          (PORT ADR1 (1330:1330:2225)(1330:1330:2225))
          (PORT ADR5 (1035:1035:1807)(1035:1035:1807))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_73\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_73_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (498:498:885)(498:498:885))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_43)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (383:383:713)(383:383:713))
          (PORT ADR5 (445:445:808)(445:445:808))
          (PORT ADR0 (1445:1445:2414)(1445:1445:2414))
          (PORT ADR3 (799:799:1384)(799:799:1384))
          (PORT ADR1 (1665:1665:2782)(1665:1665:2782))
          (PORT ADR2 (131:131:277)(131:131:277))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_33)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (381:381:697)(381:381:697))
          (PORT ADR1 (658:658:1098)(658:658:1098))
          (PORT ADR2 (1138:1138:1864)(1138:1138:1864))
          (PORT ADR0 (2300:2300:3736)(2300:2300:3736))
          (PORT ADR3 (768:768:1363)(768:768:1363))
          (PORT ADR5 (78:78:219)(78:78:219))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_73)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1674:1674:2788)(1674:1674:2788))
          (PORT ADR3 (1326:1326:2218)(1326:1326:2218))
          (PORT ADR2 (1834:1834:2949)(1834:1834:2949))
          (PORT ADR4 (806:806:1376)(806:806:1376))
          (PORT ADR1 (996:996:1744)(996:996:1744))
          (PORT ADR0 (753:753:1275)(753:753:1275))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_811)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1674:1674:2788)(1674:1674:2788))
          (PORT ADR3 (1304:1304:2179)(1304:1304:2179))
          (PORT ADR4 (529:529:1001)(529:529:1001))
          (PORT ADR1 (1089:1089:1824)(1089:1089:1824))
          (PORT ADR0 (1245:1245:2124)(1245:1245:2124))
          (PORT ADR2 (1054:1054:1796)(1054:1054:1796))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_940)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2045:2045:3394)(2045:2045:3394))
          (PORT ADR0 (2064:2064:3358)(2064:2064:3358))
          (PORT ADR2 (379:379:687)(379:379:687))
          (PORT ADR5 (335:335:686)(335:335:686))
          (PORT ADR4 (534:534:1004)(534:534:1004))
          (PORT ADR1 (933:933:1625)(933:933:1625))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_913)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2165:2165:3579)(2165:2165:3579))
          (PORT ADR4 (1848:1848:3062)(1848:1848:3062))
          (PORT ADR0 (471:471:856)(471:471:856))
          (PORT ADR5 (553:553:1018)(553:553:1018))
          (PORT ADR2 (520:520:970)(520:520:970))
          (PORT ADR3 (685:685:1245)(685:685:1245))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_934)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2181:2181:3556)(2181:2181:3556))
          (PORT ADR4 (2076:2076:3405)(2076:2076:3405))
          (PORT ADR3 (424:424:843)(424:424:843))
          (PORT ADR2 (591:591:1089)(591:591:1089))
          (PORT ADR5 (582:582:1061)(582:582:1061))
          (PORT ADR0 (955:955:1644)(955:955:1644))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_943)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2211:2211:3580)(2211:2211:3580))
          (PORT ADR5 (1787:1787:2962)(1787:1787:2962))
          (PORT ADR2 (486:486:891)(486:486:891))
          (PORT ADR4 (392:392:763)(392:392:763))
          (PORT ADR1 (713:713:1227)(713:713:1227))
          (PORT ADR3 (685:685:1265)(685:685:1265))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_946)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1957:1957:3236)(1957:1957:3236))
          (PORT ADR3 (1876:1876:3119)(1876:1876:3119))
          (PORT ADR0 (585:585:1033)(585:585:1033))
          (PORT ADR4 (513:513:966)(513:513:966))
          (PORT ADR5 (599:599:1102)(599:599:1102))
          (PORT ADR1 (982:982:1683)(982:982:1683))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_944)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1078:1078:1821)(1078:1078:1821))
          (PORT ADR2 (928:928:1570)(928:928:1570))
          (PORT ADR5 (496:496:938)(496:496:938))
          (PORT ADR4 (449:449:867)(449:449:867))
          (PORT ADR3 (1379:1379:2259)(1379:1379:2259))
          (PORT ADR1 (736:736:1279)(736:736:1279))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_107)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (574:574:1017)(574:574:1017))
          (PORT ADR0 (669:669:1105)(669:669:1105))
          (PORT ADR2 (640:640:1131)(640:640:1131))
          (PORT ADR1 (775:775:1276)(775:775:1276))
          (PORT ADR5 (1237:1237:2000)(1237:1237:2000))
          (PORT ADR4 (1494:1494:2363)(1494:1494:2363))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_922)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2183:2183:3603)(2183:2183:3603))
          (PORT ADR1 (2296:2296:3696)(2296:2296:3696))
          (PORT ADR0 (729:729:1269)(729:729:1269))
          (PORT ADR2 (640:640:1120)(640:640:1120))
          (PORT ADR5 (608:608:1109)(608:608:1109))
          (PORT ADR4 (772:772:1420)(772:772:1420))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_923)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (939:939:1648)(939:939:1648))
          (PORT ADR2 (1011:1011:1704)(1011:1011:1704))
          (PORT ADR3 (702:702:1268)(702:702:1268))
          (PORT ADR0 (717:717:1260)(717:717:1260))
          (PORT ADR4 (1351:1351:2184)(1351:1351:2184))
          (PORT ADR1 (744:744:1245)(744:744:1245))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_103)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (647:647:1155)(647:647:1155))
          (PORT ADR3 (626:626:1050)(626:626:1050))
          (PORT ADR2 (605:605:1086)(605:605:1086))
          (PORT ADR5 (518:518:976)(518:518:976))
          (PORT ADR0 (1403:1403:2256)(1403:1403:2256))
          (PORT ADR1 (1611:1611:2574)(1611:1611:2574))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_106)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (835:835:1402)(835:835:1402))
          (PORT ADR4 (569:569:990)(569:569:990))
          (PORT ADR1 (706:706:1209)(706:706:1209))
          (PORT ADR2 (712:712:1204)(712:712:1204))
          (PORT ADR3 (1331:1331:2096)(1331:1331:2096))
          (PORT ADR5 (1442:1442:2301)(1442:1442:2301))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_91)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (2134:2134:3506)(2134:2134:3506))
          (PORT ADR3 (2097:2097:3461)(2097:2097:3461))
          (PORT ADR1 (618:618:1020)(618:618:1020))
          (PORT ADR2 (658:658:1141)(658:658:1141))
          (PORT ADR0 (806:806:1381)(806:806:1381))
          (PORT ADR5 (590:590:1094)(590:590:1094))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_925)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2325:2325:3785)(2325:2325:3785))
          (PORT ADR5 (2009:2009:3312)(2009:2009:3312))
          (PORT ADR2 (441:441:839)(441:441:839))
          (PORT ADR4 (407:407:841)(407:407:841))
          (PORT ADR1 (591:591:1034)(591:591:1034))
          (PORT ADR3 (679:679:1251)(679:679:1251))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (691:691:1224)(691:691:1224))
          (PORT ADR5 (443:443:776)(443:443:776))
          (PORT ADR2 (622:622:1100)(622:622:1100))
          (PORT ADR0 (787:787:1311)(787:787:1311))
          (PORT ADR4 (1295:1295:2065)(1295:1295:2065))
          (PORT ADR1 (1709:1709:2631)(1709:1709:2631))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_97)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1806:1806:3034)(1806:1806:3034))
          (PORT ADR0 (1921:1921:3140)(1921:1921:3140))
          (PORT ADR5 (451:451:870)(451:451:870))
          (PORT ADR2 (538:538:1000)(538:538:1000))
          (PORT ADR1 (830:830:1396)(830:830:1396))
          (PORT ADR4 (664:664:1237)(664:664:1237))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_934)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1381:1381:2239)(1381:1381:2239))
          (PORT ADR2 (1334:1334:2161)(1334:1334:2161))
          (PORT ADR5 (742:742:1158)(742:742:1158))
          (PORT ADR1 (671:671:1165)(671:671:1165))
          (PORT ADR0 (1075:1075:1631)(1075:1075:1631))
          (PORT ADR3 (692:692:1240)(692:692:1240))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_940)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1417:1417:2274)(1417:1417:2274))
          (PORT ADR5 (1213:1213:2002)(1213:1213:2002))
          (PORT ADR1 (581:581:943)(581:581:943))
          (PORT ADR0 (700:700:1186)(700:700:1186))
          (PORT ADR2 (598:598:1076)(598:598:1076))
          (PORT ADR4 (630:630:1180)(630:630:1180))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_104)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (828:828:1433)(828:828:1433))
          (PORT ADR3 (802:802:1381)(802:802:1381))
          (PORT ADR5 (366:366:729)(366:366:729))
          (PORT ADR2 (650:650:1115)(650:650:1115))
          (PORT ADR1 (1449:1449:2266)(1449:1449:2266))
          (PORT ADR0 (1654:1654:2627)(1654:1654:2627))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_105)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (812:812:1423)(812:812:1423))
          (PORT ADR3 (835:835:1381)(835:835:1381))
          (PORT ADR0 (540:540:990)(540:540:990))
          (PORT ADR5 (488:488:904)(488:488:904))
          (PORT ADR1 (1495:1495:2306)(1495:1495:2306))
          (PORT ADR2 (1638:1638:2557)(1638:1638:2557))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_75\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_75_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_4)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (795:795:1343)(795:795:1343))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_45)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1038:1038:1697)(1038:1038:1697))
          (PORT ADR3 (839:839:1439)(839:839:1439))
          (PORT ADR2 (1058:1058:1807)(1058:1058:1807))
          (PORT ADR1 (1001:1001:1692)(1001:1001:1692))
          (PORT ADR5 (1402:1402:2450)(1402:1402:2450))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_35)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1054:1054:1805)(1054:1054:1805))
          (PORT ADR3 (872:872:1439)(872:872:1439))
          (PORT ADR0 (1428:1428:2283)(1428:1428:2283))
          (PORT ADR2 (2396:2396:3865)(2396:2396:3865))
          (PORT ADR1 (1261:1261:1948)(1261:1261:1948))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_75)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1837:1837:3036)(1837:1837:3036))
          (PORT ADR3 (1348:1348:2244)(1348:1348:2244))
          (PORT ADR0 (1819:1819:2903)(1819:1819:2903))
          (PORT ADR2 (586:586:1084)(586:586:1084))
          (PORT ADR4 (860:860:1497)(860:860:1497))
          (PORT ADR1 (680:680:1230)(680:680:1230))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_817)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2157:2157:3563)(2157:2157:3563))
          (PORT ADR4 (1305:1305:2197)(1305:1305:2197))
          (PORT ADR3 (426:426:834)(426:426:834))
          (PORT ADR2 (690:690:1248)(690:690:1248))
          (PORT ADR1 (1211:1211:2100)(1211:1211:2100))
          (PORT ADR5 (711:711:1296)(711:711:1296))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_74\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_74_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_3)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (787:787:1323)(787:787:1323))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (868:868:1433)(868:868:1433))
          (PORT ADR0 (994:994:1628)(994:994:1628))
          (PORT ADR2 (1058:1058:1807)(1058:1058:1807))
          (PORT ADR5 (810:810:1419)(810:810:1419))
          (PORT ADR3 (1393:1393:2438)(1393:1393:2438))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_34)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1067:1067:1765)(1067:1067:1765))
          (PORT ADR3 (858:858:1413)(858:858:1413))
          (PORT ADR0 (1426:1426:2260)(1426:1426:2260))
          (PORT ADR4 (2279:2279:3762)(2279:2279:3762))
          (PORT ADR1 (1269:1269:2007)(1269:1269:2007))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_74)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1965:1965:3293)(1965:1965:3293))
          (PORT ADR3 (1391:1391:2299)(1391:1391:2299))
          (PORT ADR0 (1821:1821:2920)(1821:1821:2920))
          (PORT ADR4 (656:656:1153)(656:656:1153))
          (PORT ADR1 (771:771:1401)(771:771:1401))
          (PORT ADR5 (561:561:1056)(561:561:1056))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_814)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1944:1944:3233)(1944:1944:3233))
          (PORT ADR4 (1348:1348:2252)(1348:1348:2252))
          (PORT ADR5 (309:309:652)(309:309:652))
          (PORT ADR0 (811:811:1423)(811:811:1423))
          (PORT ADR3 (1053:1053:1900)(1053:1053:1900))
          (PORT ADR1 (1136:1136:1942)(1136:1136:1942))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_917)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1232:1232:2040)(1232:1232:2040))
          (PORT ADR3 (1142:1142:1943)(1142:1142:1943))
          (PORT ADR0 (697:697:1232)(697:697:1232))
          (PORT ADR4 (404:404:811)(404:404:811))
          (PORT ADR2 (1499:1499:2352)(1499:1499:2352))
          (PORT ADR5 (460:460:864)(460:460:864))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_931)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2165:2165:3546)(2165:2165:3546))
          (PORT ADR2 (2164:2164:3510)(2164:2164:3510))
          (PORT ADR4 (278:278:600)(278:278:600))
          (PORT ADR5 (546:546:1026)(546:546:1026))
          (PORT ADR1 (819:819:1405)(819:819:1405))
          (PORT ADR0 (934:934:1621)(934:934:1621))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_928)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (2166:2166:3584)(2166:2166:3584))
          (PORT ADR2 (2042:2042:3328)(2042:2042:3328))
          (PORT ADR5 (309:309:652)(309:309:652))
          (PORT ADR0 (709:709:1205)(709:709:1205))
          (PORT ADR4 (555:555:1008)(555:555:1008))
          (PORT ADR1 (950:950:1591)(950:950:1591))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_91)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1429:1429:2300)(1429:1429:2300))
          (PORT ADR4 (1219:1219:2032)(1219:1219:2032))
          (PORT ADR0 (661:661:1127)(661:661:1127))
          (PORT ADR3 (551:551:966)(551:551:966))
          (PORT ADR1 (720:720:1221)(720:720:1221))
          (PORT ADR5 (559:559:1078)(559:559:1078))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.ram_enb_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out411)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1071:1071:1817)(1071:1071:1817))
          (PORT ADR3 (1109:1109:1918)(1109:1109:1918))
          (PORT ADR1 (1374:1374:2258)(1374:1374:2258))
          (PORT ADR2 (1303:1303:2152)(1303:1303:2152))
          (PORT ADR0 (1436:1436:2334)(1436:1436:2334))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out401)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1071:1071:1817)(1071:1071:1817))
          (PORT ADR3 (1109:1109:1918)(1109:1109:1918))
          (PORT ADR1 (1374:1374:2258)(1374:1374:2258))
          (PORT ADR2 (1303:1303:2152)(1303:1303:2152))
          (PORT ADR0 (1436:1436:2334)(1436:1436:2334))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.ram_enb_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out371)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1236:1236:2029)(1236:1236:2029))
          (PORT ADR3 (1123:1123:1909)(1123:1123:1909))
          (PORT ADR4 (951:951:1634)(951:951:1634))
          (PORT ADR2 (1111:1111:1854)(1111:1111:1854))
          (PORT ADR1 (1288:1288:2094)(1288:1288:2094))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out361)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1236:1236:2029)(1236:1236:2029))
          (PORT ADR3 (1123:1123:1909)(1123:1123:1909))
          (PORT ADR4 (951:951:1634)(951:951:1634))
          (PORT ADR2 (1111:1111:1854)(1111:1111:1854))
          (PORT ADR1 (1288:1288:2094)(1288:1288:2094))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_922)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1370:1370:2199)(1370:1370:2199))
          (PORT ADR1 (1451:1451:2311)(1451:1451:2311))
          (PORT ADR2 (480:480:853)(480:480:853))
          (PORT ADR3 (543:543:1073)(543:543:1073))
          (PORT ADR5 (494:494:929)(494:494:929))
          (PORT ADR0 (826:826:1409)(826:826:1409))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_925)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1424:1424:2362)(1424:1424:2362))
          (PORT ADR5 (1213:1213:2002)(1213:1213:2002))
          (PORT ADR2 (365:365:669)(365:365:669))
          (PORT ADR0 (925:925:1414)(925:925:1414))
          (PORT ADR4 (589:589:1065)(589:589:1065))
          (PORT ADR1 (843:843:1449)(843:843:1449))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_937)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1581:1581:2472)(1581:1581:2472))
          (PORT ADR5 (1213:1213:2002)(1213:1213:2002))
          (PORT ADR0 (437:437:784)(437:437:784))
          (PORT ADR4 (915:915:1447)(915:915:1447))
          (PORT ADR3 (558:558:1051)(558:558:1051))
          (PORT ADR2 (607:607:1079)(607:607:1079))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_919)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (2188:2188:3533)(2188:2188:3533))
          (PORT ADR1 (2032:2032:3281)(2032:2032:3281))
          (PORT ADR4 (461:461:882)(461:461:882))
          (PORT ADR5 (433:433:837)(433:433:837))
          (PORT ADR3 (905:905:1471)(905:905:1471))
          (PORT ADR2 (860:860:1474)(860:860:1474))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_916)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (2112:2112:3443)(2112:2112:3443))
          (PORT ADR3 (1895:1895:3111)(1895:1895:3111))
          (PORT ADR5 (447:447:863)(447:447:863))
          (PORT ADR0 (725:725:1262)(725:725:1262))
          (PORT ADR1 (864:864:1414)(864:864:1414))
          (PORT ADR4 (624:624:1214)(624:624:1214))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_94)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2195:2195:3554)(2195:2195:3554))
          (PORT ADR4 (1841:1841:3040)(1841:1841:3040))
          (PORT ADR0 (806:806:1376)(806:806:1376))
          (PORT ADR5 (540:540:1014)(540:540:1014))
          (PORT ADR3 (574:574:1116)(574:574:1116))
          (PORT ADR2 (866:866:1478)(866:866:1478))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_910)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1957:1957:3245)(1957:1957:3245))
          (PORT ADR2 (2033:2033:3315)(2033:2033:3315))
          (PORT ADR1 (552:552:972)(552:552:972))
          (PORT ADR3 (520:520:1056)(520:520:1056))
          (PORT ADR4 (550:550:1012)(550:550:1012))
          (PORT ADR0 (919:919:1571)(919:919:1571))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_946)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1270:1270:2077)(1270:1270:2077))
          (PORT ADR5 (1058:1058:1771)(1058:1058:1771))
          (PORT ADR2 (447:447:825)(447:447:825))
          (PORT ADR0 (589:589:1054)(589:589:1054))
          (PORT ADR1 (897:897:1462)(897:897:1462))
          (PORT ADR4 (553:553:1012)(553:553:1012))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_947)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1027:1027:1745)(1027:1027:1745))
          (PORT ADR2 (1231:1231:2010)(1231:1231:2010))
          (PORT ADR1 (715:715:1227)(715:715:1227))
          (PORT ADR0 (478:478:853)(478:478:853))
          (PORT ADR3 (1360:1360:2139)(1360:1360:2139))
          (PORT ADR4 (484:484:963)(484:484:963))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1357:1357:2204)(1357:1357:2204))
          (PORT ADR4 (1102:1102:1861)(1102:1102:1861))
          (PORT ADR2 (587:587:1057)(587:587:1057))
          (PORT ADR1 (552:552:972)(552:552:972))
          (PORT ADR3 (1454:1454:2356)(1454:1454:2356))
          (PORT ADR5 (486:486:918)(486:486:918))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_98)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1165:1165:1918)(1165:1165:1918))
          (PORT ADR5 (1076:1076:1812)(1076:1076:1812))
          (PORT ADR0 (714:714:1236)(714:714:1236))
          (PORT ADR1 (484:484:828)(484:484:828))
          (PORT ADR4 (1318:1318:2124)(1318:1318:2124))
          (PORT ADR3 (436:436:858)(436:436:858))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_109)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (746:746:1302)(746:746:1302))
          (PORT ADR4 (652:652:1125)(652:652:1125))
          (PORT ADR2 (441:441:839)(441:441:839))
          (PORT ADR0 (633:633:1123)(633:633:1123))
          (PORT ADR5 (1366:1366:2147)(1366:1366:2147))
          (PORT ADR1 (1630:1630:2523)(1630:1630:2523))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_79\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_79_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (553:553:971)(553:553:971))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1080:1080:1712)(1080:1080:1712))
          (PORT ADR0 (762:762:1235)(762:762:1235))
          (PORT ADR3 (1051:1051:1870)(1051:1051:1870))
          (PORT ADR4 (757:757:1344)(757:757:1344))
          (PORT ADR5 (1294:1294:2260)(1294:1294:2260))
          (PORT ADR2 (150:150:296)(150:150:296))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_39)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (871:871:1435)(871:871:1435))
          (PORT ADR1 (858:858:1339)(858:858:1339))
          (PORT ADR2 (1197:1197:1885)(1197:1197:1885))
          (PORT ADR0 (2362:2362:3829)(2362:2362:3829))
          (PORT ADR3 (1165:1165:1842)(1165:1165:1842))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_79)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1693:1693:2866)(1693:1693:2866))
          (PORT ADR3 (1120:1120:1876)(1120:1120:1876))
          (PORT ADR2 (1740:1740:2832)(1740:1740:2832))
          (PORT ADR1 (680:680:1230)(680:680:1230))
          (PORT ADR4 (637:637:1142)(637:637:1142))
          (PORT ADR0 (751:751:1349)(751:751:1349))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_829)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1693:1693:2866)(1693:1693:2866))
          (PORT ADR3 (1114:1114:1882)(1114:1114:1882))
          (PORT ADR4 (389:389:781)(389:389:781))
          (PORT ADR0 (924:924:1611)(924:924:1611))
          (PORT ADR2 (1169:1169:2039)(1169:1169:2039))
          (PORT ADR1 (1068:1068:1826)(1068:1068:1826))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_710\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_710_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_9)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (775:775:1320)(775:775:1320))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_410)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (567:567:961)(567:567:961))
          (PORT ADR0 (891:891:1461)(891:891:1461))
          (PORT ADR3 (1006:1006:1778)(1006:1006:1778))
          (PORT ADR1 (1406:1406:2216)(1406:1406:2216))
          (PORT ADR5 (1311:1311:2289)(1311:1311:2289))
          (PORT ADR2 (150:150:296)(150:150:296))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_310)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1045:1045:1749)(1045:1045:1749))
          (PORT ADR1 (925:925:1503)(925:925:1503))
          (PORT ADR4 (1231:1231:2015)(1231:1231:2015))
          (PORT ADR2 (2283:2283:3683)(2283:2283:3683))
          (PORT ADR3 (1169:1169:1881)(1169:1169:1881))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_710)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1857:1857:3121)(1857:1857:3121))
          (PORT ADR3 (1232:1232:2052)(1232:1232:2052))
          (PORT ADR5 (1596:1596:2588)(1596:1596:2588))
          (PORT ADR4 (527:527:986)(527:527:986))
          (PORT ADR1 (815:815:1424)(815:815:1424))
          (PORT ADR0 (780:780:1401)(780:780:1401))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_832)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (2057:2057:3352)(2057:2057:3352))
          (PORT ADR0 (1385:1385:2257)(1385:1385:2257))
          (PORT ADR4 (361:361:756)(361:361:756))
          (PORT ADR3 (689:689:1265)(689:689:1265))
          (PORT ADR2 (1079:1079:1892)(1079:1079:1892))
          (PORT ADR5 (807:807:1485)(807:807:1485))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_926)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1497:1497:2451)(1497:1497:2451))
          (PORT ADR2 (1360:1360:2203)(1360:1360:2203))
          (PORT ADR1 (582:582:1011)(582:582:1011))
          (PORT ADR4 (348:348:743)(348:348:743))
          (PORT ADR3 (1282:1282:2086)(1282:1282:2086))
          (PORT ADR5 (476:476:870)(476:476:870))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_941)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1308:1308:2180)(1308:1308:2180))
          (PORT ADR5 (1205:1205:2005)(1205:1205:2005))
          (PORT ADR0 (693:693:1191)(693:693:1191))
          (PORT ADR2 (377:377:690)(377:377:690))
          (PORT ADR1 (1446:1446:2316)(1446:1446:2316))
          (PORT ADR3 (574:574:1127)(574:574:1127))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_938)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1347:1347:2262)(1347:1347:2262))
          (PORT ADR1 (1400:1400:2274)(1400:1400:2274))
          (PORT ADR2 (485:485:876)(485:485:876))
          (PORT ADR0 (543:543:969)(543:543:969))
          (PORT ADR4 (1383:1383:2160)(1383:1383:2160))
          (PORT ADR5 (445:445:872)(445:445:872))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_913)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1354:1354:2160)(1354:1354:2160))
          (PORT ADR4 (1039:1039:1754)(1039:1039:1754))
          (PORT ADR1 (691:691:1197)(691:691:1197))
          (PORT ADR2 (459:459:806)(459:459:806))
          (PORT ADR3 (647:647:1279)(647:647:1279))
          (PORT ADR5 (601:601:1127)(601:601:1127))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.ram_ena_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out171)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (698:698:1223)(698:698:1223))
          (PORT ADR0 (735:735:1226)(735:735:1226))
          (PORT ADR3 (719:719:1195)(719:719:1195))
          (PORT ADR1 (739:739:1198)(739:739:1198))
          (PORT ADR2 (777:777:1282)(777:777:1282))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out161)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (698:698:1223)(698:698:1223))
          (PORT ADR0 (735:735:1226)(735:735:1226))
          (PORT ADR3 (719:719:1195)(719:719:1195))
          (PORT ADR1 (739:739:1198)(739:739:1198))
          (PORT ADR2 (777:777:1282)(777:777:1282))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.ram_ena_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out131)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1124:1124:1862)(1124:1124:1862))
          (PORT ADR4 (964:964:1671)(964:964:1671))
          (PORT ADR2 (1083:1083:1740)(1083:1083:1740))
          (PORT ADR0 (1197:1197:1902)(1197:1197:1902))
          (PORT ADR3 (960:960:1659)(960:960:1659))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out121)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1124:1124:1862)(1124:1124:1862))
          (PORT ADR4 (964:964:1671)(964:964:1671))
          (PORT ADR2 (1083:1083:1740)(1083:1083:1740))
          (PORT ADR0 (1197:1197:1902)(1197:1197:1902))
          (PORT ADR3 (960:960:1659)(960:960:1659))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.ram_enb_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out511)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1161:1161:1912)(1161:1161:1912))
          (PORT ADR0 (1104:1104:1854)(1104:1104:1854))
          (PORT ADR3 (862:862:1469)(862:862:1469))
          (PORT ADR2 (982:982:1625)(982:982:1625))
          (PORT ADR4 (996:996:1687)(996:996:1687))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out501)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1161:1161:1912)(1161:1161:1912))
          (PORT ADR0 (1104:1104:1854)(1104:1104:1854))
          (PORT ADR3 (862:862:1469)(862:862:1469))
          (PORT ADR2 (982:982:1625)(982:982:1625))
          (PORT ADR4 (996:996:1687)(996:996:1687))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_97)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1320:1320:2096)(1320:1320:2096))
          (PORT ADR4 (1109:1109:1837)(1109:1109:1837))
          (PORT ADR5 (327:327:652)(327:327:652))
          (PORT ADR3 (411:411:857)(411:411:857))
          (PORT ADR1 (766:766:1308)(766:766:1308))
          (PORT ADR0 (831:831:1435)(831:831:1435))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_910)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1320:1320:2088)(1320:1320:2088))
          (PORT ADR0 (1293:1293:2081)(1293:1293:2081))
          (PORT ADR4 (389:389:761)(389:389:761))
          (PORT ADR1 (568:568:967)(568:568:967))
          (PORT ADR5 (892:892:1418)(892:892:1418))
          (PORT ADR3 (675:675:1257)(675:675:1257))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.ram_enb_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out351)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1213:1213:2063)(1213:1213:2063))
          (PORT ADR0 (1532:1532:2479)(1532:1532:2479))
          (PORT ADR3 (1216:1216:2139)(1216:1216:2139))
          (PORT ADR1 (1257:1257:2051)(1257:1257:2051))
          (PORT ADR2 (1332:1332:2210)(1332:1332:2210))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out341)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1213:1213:2063)(1213:1213:2063))
          (PORT ADR0 (1532:1532:2479)(1532:1532:2479))
          (PORT ADR3 (1216:1216:2139)(1216:1216:2139))
          (PORT ADR1 (1257:1257:2051)(1257:1257:2051))
          (PORT ADR2 (1332:1332:2210)(1332:1332:2210))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.ram_ena\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.ram_ena_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out191)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (897:897:1543)(897:897:1543))
          (PORT ADR1 (1154:1154:1851)(1154:1154:1851))
          (PORT ADR0 (974:974:1601)(974:974:1601))
          (PORT ADR2 (885:885:1464)(885:885:1464))
          (PORT ADR4 (888:888:1482)(888:888:1482))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out181)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (897:897:1543)(897:897:1543))
          (PORT ADR1 (1154:1154:1851)(1154:1154:1851))
          (PORT ADR0 (974:974:1601)(974:974:1601))
          (PORT ADR2 (885:885:1464)(885:885:1464))
          (PORT ADR4 (888:888:1482)(888:888:1482))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_916)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1427:1427:2292)(1427:1427:2292))
          (PORT ADR1 (1309:1309:2093)(1309:1309:2093))
          (PORT ADR3 (788:788:1310)(788:788:1310))
          (PORT ADR0 (593:593:1024)(593:593:1024))
          (PORT ADR4 (646:646:1129)(646:646:1129))
          (PORT ADR5 (579:579:1087)(579:579:1087))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_94)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1280:1280:2142)(1280:1280:2142))
          (PORT ADR0 (1311:1311:2086)(1311:1311:2086))
          (PORT ADR2 (465:465:833)(465:465:833))
          (PORT ADR1 (739:739:1210)(739:739:1210))
          (PORT ADR4 (548:548:1012)(548:548:1012))
          (PORT ADR5 (579:579:1087)(579:579:1087))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.ram_enb_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out451)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1135:1135:1813)(1135:1135:1813))
          (PORT ADR3 (990:990:1650)(990:990:1650))
          (PORT ADR4 (996:996:1678)(996:996:1678))
          (PORT ADR2 (1113:1113:1825)(1113:1113:1825))
          (PORT ADR0 (1096:1096:1822)(1096:1096:1822))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out441)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1135:1135:1813)(1135:1135:1813))
          (PORT ADR3 (990:990:1650)(990:990:1650))
          (PORT ADR4 (996:996:1678)(996:996:1678))
          (PORT ADR2 (1113:1113:1825)(1113:1113:1825))
          (PORT ADR0 (1096:1096:1822)(1096:1096:1822))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_919)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1550:1550:2493)(1550:1550:2493))
          (PORT ADR1 (1424:1424:2289)(1424:1424:2289))
          (PORT ADR2 (358:358:665)(358:358:665))
          (PORT ADR5 (437:437:838)(437:437:838))
          (PORT ADR3 (556:556:1019)(556:556:1019))
          (PORT ADR4 (689:689:1296)(689:689:1296))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_931)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1526:1526:2421)(1526:1526:2421))
          (PORT ADR4 (1223:1223:2027)(1223:1223:2027))
          (PORT ADR3 (430:430:832)(430:430:832))
          (PORT ADR2 (567:567:1013)(567:567:1013))
          (PORT ADR5 (498:498:939)(498:498:939))
          (PORT ADR1 (967:967:1584)(967:967:1584))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_943)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1399:1399:2358)(1399:1399:2358))
          (PORT ADR4 (1239:1239:2054)(1239:1239:2054))
          (PORT ADR5 (742:742:1158)(742:742:1158))
          (PORT ADR0 (677:677:1140)(677:677:1140))
          (PORT ADR2 (491:491:890)(491:491:890))
          (PORT ADR1 (857:857:1463)(857:857:1463))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_928)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1408:1408:2310)(1408:1408:2310))
          (PORT ADR0 (1423:1423:2298)(1423:1423:2298))
          (PORT ADR2 (547:547:986)(547:547:986))
          (PORT ADR3 (531:531:1027)(531:531:1027))
          (PORT ADR1 (743:743:1258)(743:743:1258))
          (PORT ADR4 (539:539:998)(539:539:998))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.ram_enb\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.ram_enb_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out491)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (640:640:1082)(640:640:1082))
          (PORT ADR1 (725:725:1180)(725:725:1180))
          (PORT ADR4 (783:783:1308)(783:783:1308))
          (PORT ADR0 (730:730:1194)(730:730:1194))
          (PORT ADR2 (739:739:1221)(739:739:1221))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out481)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (640:640:1082)(640:640:1082))
          (PORT ADR1 (725:725:1180)(725:725:1180))
          (PORT ADR4 (783:783:1308)(783:783:1308))
          (PORT ADR0 (730:730:1194)(730:730:1194))
          (PORT ADR2 (739:739:1221)(739:739:1221))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_104)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1084:1084:1721)(1084:1084:1721))
          (PORT ADR1 (770:770:1240)(770:770:1240))
          (PORT ADR3 (634:634:1183)(634:634:1183))
          (PORT ADR5 (830:830:1440)(830:830:1440))
          (PORT ADR4 (1105:1105:1772)(1105:1105:1772))
          (PORT ADR0 (1481:1481:2288)(1481:1481:2288))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (373:503:708)(373:503:708))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (379:527:732)(379:527:732))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (378:511:716)(378:511:716))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (372:482:687)(372:482:687))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData71)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (619:619:1047)(619:619:1047))
          (PORT ADR3 (926:926:1570)(926:926:1570))
          (PORT ADR4 (184:184:388)(184:184:388))
          (PORT ADR2 (328:328:565)(328:328:565))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (608:738:1073)(608:738:1073))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (614:762:1097)(614:762:1097))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (613:746:1081)(613:746:1081))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R4_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (607:717:1052)(607:717:1052))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/alu\/Sh411)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (805:805:1269)(805:805:1269))
          (PORT ADR5 (1018:1018:1628)(1018:1018:1628))
          (PORT ADR1 (575:575:946)(575:575:946))
          (PORT ADR3 (1062:1062:1667)(1062:1062:1667))
          (PORT ADR2 (1269:1269:1949)(1269:1269:1949))
          (PORT ADR0 (535:535:914)(535:535:914))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Address\<6\>\/Address\<6\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (466:466:746)(466:466:746))
          (PORT ADR3 (733:733:1363)(733:733:1363))
          (PORT ADR2 (675:675:1177)(675:675:1177))
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR0 (391:391:653)(391:391:653))
          (PORT ADR5 (146:146:318)(146:146:318))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (485:485:776)(485:485:776))
          (PORT ADR5 (659:659:1186)(659:659:1186))
          (PORT ADR1 (629:629:1067)(629:629:1067))
          (PORT ADR0 (409:409:641)(409:409:641))
          (PORT ADR2 (303:303:533)(303:303:533))
          (PORT ADR3 (234:234:527)(234:234:527))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<6\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (874:874:1508)(874:874:1508))
          (PORT ADR1 (788:788:1312)(788:788:1312))
          (PORT ADR0 (1439:1439:2068)(1439:1439:2068))
          (PORT ADR4 (424:424:791)(424:424:791))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_Address\<5\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (568:568:997)(568:568:997))
          (PORT ADR3 (874:874:1508)(874:874:1508))
          (PORT ADR1 (788:788:1312)(788:788:1312))
          (PORT ADR0 (1439:1439:2068)(1439:1439:2068))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Address\<8\>\/Address\<8\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (513:513:770)(513:513:770))
          (PORT ADR2 (809:809:1369)(809:809:1369))
          (PORT ADR0 (698:698:1153)(698:698:1153))
          (PORT ADR1 (248:248:427)(248:248:427))
          (PORT ADR4 (236:236:432)(236:236:432))
          (PORT ADR3 (424:424:787)(424:424:787))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (782:782:1113)(782:782:1113))
          (PORT ADR5 (682:682:1197)(682:682:1197))
          (PORT ADR2 (537:537:948)(537:537:948))
          (PORT ADR0 (348:348:580)(348:348:580))
          (PORT ADR3 (290:290:595)(290:290:595))
          (PORT ADR4 (400:400:683)(400:400:683))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<8\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1180:1180:1888)(1180:1180:1888))
          (PORT ADR3 (771:771:1384)(771:771:1384))
          (PORT ADR0 (1577:1577:2303)(1577:1577:2303))
          (PORT ADR2 (519:519:884)(519:519:884))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Core\/PS_Address\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (225:225:450)(225:225:450))
          (PORT ADR1 (1180:1180:1888)(1180:1180:1888))
          (PORT ADR3 (771:771:1384)(771:771:1384))
          (PORT ADR0 (1577:1577:2303)(1577:1577:2303))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (671:801:1174)(671:801:1174))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (677:825:1198)(677:825:1198))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (676:809:1182)(676:809:1182))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R5_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (670:780:1153)(670:780:1153))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1136:1266:1788)(1136:1266:1788))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1142:1290:1812)(1142:1290:1812))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1141:1274:1796)(1141:1274:1796))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R7_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1135:1245:1767)(1135:1245:1767))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1435:1565:2353)(1435:1565:2353))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1441:1589:2377)(1441:1589:2377))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1440:1573:2361)(1440:1573:2361))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R12_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1434:1544:2332)(1434:1544:2332))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<13\>\/WriteData\<13\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux4_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1131:1131:1897)(1131:1131:1897))
          (IOPATH IA O (20:28:28)(20:28:28))
          (IOPATH IB O (21:45:45)(21:45:45))
          (IOPATH SEL O (19:77:77)(19:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux4_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1560:1560:2495)(1560:1560:2495))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux4_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1443:1443:2338)(1443:1443:2338))
          (IOPATH IA O (29:47:47)(29:47:47))
          (IOPATH IB O (29:59:59)(29:59:59))
          (IOPATH SEL O (32:69:69)(32:69:69))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux4_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (515:515:879)(515:515:879))
          (PORT ADR5 (337:337:658)(337:337:658))
          (PORT ADR2 (356:356:639)(356:356:639))
          (PORT ADR1 (468:468:806)(468:468:806))
          (PORT ADR4 (1386:1386:2289)(1386:1386:2289))
          (PORT ADR3 (1530:1530:2406)(1530:1530:2406))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux4_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (752:752:1242)(752:752:1242))
          (PORT ADR1 (694:694:1166)(694:694:1166))
          (PORT ADR2 (544:544:927)(544:544:927))
          (PORT ADR0 (485:485:861)(485:485:861))
          (PORT ADR4 (1384:1384:2273)(1384:1384:2273))
          (PORT ADR5 (1319:1319:2112)(1319:1319:2112))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux4_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (500:500:866)(500:500:866))
          (PORT ADR2 (556:556:968)(556:556:968))
          (PORT ADR1 (444:444:800)(444:444:800))
          (PORT ADR5 (253:253:495)(253:253:495))
          (PORT ADR3 (1444:1444:2363)(1444:1444:2363))
          (PORT ADR4 (1496:1496:2368)(1496:1496:2368))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux4_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (499:499:856)(499:499:856))
          (PORT ADR2 (582:582:1044)(582:582:1044))
          (PORT ADR4 (430:430:784)(430:430:784))
          (PORT ADR1 (503:503:836)(503:503:836))
          (PORT ADR3 (1422:1422:2324)(1422:1422:2324))
          (PORT ADR5 (1443:1443:2295)(1443:1443:2295))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_1011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1116:1116:1727)(1116:1116:1727))
          (PORT ADR1 (658:658:1064)(658:658:1064))
          (PORT ADR3 (634:634:1183)(634:634:1183))
          (PORT ADR5 (818:818:1455)(818:818:1455))
          (PORT ADR4 (1046:1046:1668)(1046:1046:1668))
          (PORT ADR0 (1481:1481:2288)(1481:1481:2288))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (799:799:1175)(799:799:1175))
          (PORT ADR0 (880:880:1500)(880:880:1500))
          (PORT ADR5 (374:374:735)(374:374:735))
          (PORT ADR3 (346:346:644)(346:346:644))
          (PORT ADR4 (223:223:459)(223:223:459))
          (PORT ADR1 (278:278:459)(278:278:459))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (907:907:1279)(907:907:1279))
          (PORT ADR0 (976:976:1604)(976:976:1604))
          (PORT ADR5 (470:470:876)(470:470:876))
          (PORT ADR4 (303:303:623)(303:303:623))
          (PORT ADR2 (292:292:524)(292:292:524))
          (PORT ADR3 (117:117:328)(117:117:328))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/PS_Address\<0\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (993:993:1623)(993:993:1623))
          (PORT ADR4 (550:550:1009)(550:550:1009))
          (PORT ADR0 (379:379:646)(379:379:646))
          (PORT ADR5 (158:158:360)(158:158:360))
          (PORT ADR2 (492:492:880)(492:492:880))
          (PORT ADR3 (234:234:560)(234:234:560))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/Instruction_31_2\/Core\/Instruction_31_2_DMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out231)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (785:785:1277)(785:785:1277))
          (PORT ADR4 (502:502:922)(502:502:922))
          (PORT ADR3 (693:693:1171)(693:693:1171))
          (PORT ADR0 (836:836:1385)(836:836:1385))
          (PORT ADR1 (907:907:1491)(907:907:1491))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/out221)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (785:785:1277)(785:785:1277))
          (PORT ADR4 (502:502:922)(502:502:922))
          (PORT ADR3 (693:693:1171)(693:693:1171))
          (PORT ADR0 (836:836:1385)(836:836:1385))
          (PORT ADR1 (907:907:1491)(907:907:1491))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_31_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (505:638:863)(505:638:863))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/Instruction_31_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (499:609:834)(499:609:834))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/Mmux_RFWriteData22)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (547:547:899)(547:547:899))
          (PORT ADR4 (488:488:894)(488:488:894))
          (PORT ADR1 (503:503:842)(503:503:842))
          (PORT ADR5 (324:324:602)(324:324:602))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_95)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (913:913:1437)(913:913:1437))
          (PORT ADR0 (541:541:891)(541:541:891))
          (PORT ADR2 (780:780:1356)(780:780:1356))
          (PORT ADR5 (663:663:1199)(663:663:1199))
          (PORT ADR3 (1211:1211:1949)(1211:1211:1949))
          (PORT ADR4 (697:697:1266)(697:697:1266))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_7\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_7_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (456:456:804)(456:456:804))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (407:407:667)(407:407:667))
          (PORT ADR5 (142:142:308)(142:142:308))
          (PORT ADR3 (1384:1384:2401)(1384:1384:2401))
          (PORT ADR0 (1087:1087:1822)(1087:1087:1822))
          (PORT ADR4 (1663:1663:2843)(1663:1663:2843))
          (PORT ADR2 (150:150:296)(150:150:296))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (198:198:390)(198:198:390))
          (PORT ADR0 (373:373:646)(373:373:646))
          (PORT ADR5 (852:852:1416)(852:852:1416))
          (PORT ADR2 (1928:1928:3145)(1928:1928:3145))
          (PORT ADR1 (1082:1082:1718)(1082:1082:1718))
          (PORT ADR3 (131:131:267)(131:131:267))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_7)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1534:1534:2588)(1534:1534:2588))
          (PORT ADR4 (873:873:1498)(873:873:1498))
          (PORT ADR5 (1515:1515:2474)(1515:1515:2474))
          (PORT ADR2 (820:820:1446)(820:820:1446))
          (PORT ADR3 (1015:1015:1714)(1015:1015:1714))
          (PORT ADR0 (916:916:1604)(916:916:1604))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1312:1312:2254)(1312:1312:2254))
          (PORT ADR5 (832:832:1430)(832:832:1430))
          (PORT ADR2 (797:797:1333)(797:797:1333))
          (PORT ADR1 (1115:1115:1895)(1115:1115:1895))
          (PORT ADR0 (1294:1294:2195)(1294:1294:2195))
          (PORT ADR3 (1177:1177:2091)(1177:1177:2091))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_77\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_77_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_6)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (683:683:1145)(683:683:1145))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_47)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (632:632:993)(632:632:993))
          (PORT ADR3 (450:450:774)(450:450:774))
          (PORT ADR5 (562:562:1019)(562:562:1019))
          (PORT ADR2 (408:408:720)(408:408:720))
          (PORT ADR1 (1603:1603:2629)(1603:1603:2629))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_37)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (735:735:1134)(735:735:1134))
          (PORT ADR3 (483:483:774)(483:483:774))
          (PORT ADR4 (882:882:1436)(882:882:1436))
          (PORT ADR2 (1636:1636:2636)(1636:1636:2636))
          (PORT ADR1 (1622:1622:2632)(1622:1622:2632))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_77)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1230:1230:1974)(1230:1230:1974))
          (PORT ADR0 (1087:1087:1776)(1087:1087:1776))
          (PORT ADR1 (2114:2114:3439)(2114:2114:3439))
          (PORT ADR5 (1075:1075:1908)(1075:1075:1908))
          (PORT ADR2 (917:917:1642)(917:917:1642))
          (PORT ADR4 (830:830:1483)(830:830:1483))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_823)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1383:1383:2179)(1383:1383:2179))
          (PORT ADR2 (982:982:1571)(982:982:1571))
          (PORT ADR5 (912:912:1624)(912:912:1624))
          (PORT ADR3 (1244:1244:2177)(1244:1244:2177))
          (PORT ADR1 (1560:1560:2634)(1560:1560:2634))
          (PORT ADR4 (1611:1611:2794)(1611:1611:2794))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_79\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_79_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (550:550:927)(550:550:927))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1034:1034:1621)(1034:1034:1621))
          (PORT ADR0 (1016:1016:1625)(1016:1016:1625))
          (PORT ADR4 (736:736:1294)(736:736:1294))
          (PORT ADR3 (481:481:897)(481:481:897))
          (PORT ADR5 (1253:1253:2160)(1253:1253:2160))
          (PORT ADR2 (150:150:296)(150:150:296))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_39)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1008:1008:1578)(1008:1008:1578))
          (PORT ADR0 (842:842:1366)(842:842:1366))
          (PORT ADR2 (942:942:1473)(942:942:1473))
          (PORT ADR3 (1631:1631:2552)(1631:1631:2552))
          (PORT ADR4 (968:968:1621)(968:968:1621))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_79)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1391:1391:2223)(1391:1391:2223))
          (PORT ADR1 (1068:1068:1754)(1068:1068:1754))
          (PORT ADR4 (2019:2019:3268)(2019:2019:3268))
          (PORT ADR5 (907:907:1617)(907:907:1617))
          (PORT ADR2 (683:683:1263)(683:683:1263))
          (PORT ADR0 (893:893:1540)(893:893:1540))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_829)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1544:1544:2428)(1544:1544:2428))
          (PORT ADR2 (1003:1003:1623)(1003:1003:1623))
          (PORT ADR5 (801:801:1412)(801:801:1412))
          (PORT ADR4 (1091:1091:1940)(1091:1091:1940))
          (PORT ADR3 (1390:1390:2420)(1390:1390:2420))
          (PORT ADR1 (1419:1419:2427)(1419:1419:2427))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_712\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_712_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_11)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (576:576:949)(576:576:949))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_412)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (766:766:1222)(766:766:1222))
          (PORT ADR3 (575:575:1011)(575:575:1011))
          (PORT ADR4 (804:804:1395)(804:804:1395))
          (PORT ADR1 (643:643:1092)(643:643:1092))
          (PORT ADR5 (1387:1387:2412)(1387:1387:2412))
          (PORT ADR2 (150:150:296)(150:150:296))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_312)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (638:638:1025)(638:638:1025))
          (PORT ADR1 (840:840:1330)(840:840:1330))
          (PORT ADR0 (1055:1055:1664)(1055:1055:1664))
          (PORT ADR4 (1844:1844:3046)(1844:1844:3046))
          (PORT ADR2 (1192:1192:1898)(1192:1192:1898))
          (PORT ADR3 (131:131:267)(131:131:267))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_712)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1607:1607:2573)(1607:1607:2573))
          (PORT ADR5 (962:962:1586)(962:962:1586))
          (PORT ADR3 (1870:1870:3036)(1870:1870:3036))
          (PORT ADR4 (942:942:1671)(942:942:1671))
          (PORT ADR0 (857:857:1497)(857:857:1497))
          (PORT ADR2 (833:833:1470)(833:833:1470))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_838)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1623:1623:2550)(1623:1623:2550))
          (PORT ADR5 (962:962:1586)(962:962:1586))
          (PORT ADR0 (1082:1082:1809)(1082:1082:1809))
          (PORT ADR2 (1060:1060:1827)(1060:1060:1827))
          (PORT ADR4 (1605:1605:2810)(1605:1605:2810))
          (PORT ADR3 (1261:1261:2199)(1261:1261:2199))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE WriteData\<8\>\/WriteData\<8\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux14_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (518:518:871)(518:518:871))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux14_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1016:1016:1566)(1016:1016:1566))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux14_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (888:888:1409)(888:888:1409))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux14_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (309:309:571)(309:309:571))
          (PORT ADR3 (497:497:911)(497:497:911))
          (PORT ADR0 (683:683:1063)(683:683:1063))
          (PORT ADR2 (614:614:1064)(614:614:1064))
          (PORT ADR1 (829:829:1291)(829:829:1291))
          (PORT ADR5 (792:792:1249)(792:792:1249))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux14_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (477:477:838)(477:477:838))
          (PORT ADR2 (420:420:711)(420:420:711))
          (PORT ADR0 (480:480:841)(480:480:841))
          (PORT ADR4 (256:256:512)(256:256:512))
          (PORT ADR5 (579:579:947)(579:579:947))
          (PORT ADR1 (1016:1016:1550)(1016:1016:1550))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux14_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (410:410:755)(410:410:755))
          (PORT ADR1 (557:557:1019)(557:557:1019))
          (PORT ADR5 (268:268:536)(268:268:536))
          (PORT ADR3 (211:211:498)(211:211:498))
          (PORT ADR2 (732:732:1194)(732:732:1194))
          (PORT ADR0 (1024:1024:1596)(1024:1024:1596))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux14_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (267:267:535)(267:267:535))
          (PORT ADR1 (494:494:835)(494:494:835))
          (PORT ADR4 (518:518:988)(518:518:988))
          (PORT ADR0 (579:579:1011)(579:579:1011))
          (PORT ADR3 (668:668:1104)(668:668:1104))
          (PORT ADR2 (924:924:1436)(924:924:1436))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_714\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_714_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_13)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (575:575:940)(575:575:940))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_414)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (728:728:1140)(728:728:1140))
          (PORT ADR0 (735:735:1202)(735:735:1202))
          (PORT ADR3 (725:725:1317)(725:725:1317))
          (PORT ADR5 (268:268:542)(268:268:542))
          (PORT ADR2 (1396:1396:2370)(1396:1396:2370))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_314)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (838:838:1301)(838:838:1301))
          (PORT ADR1 (768:768:1243)(768:768:1243))
          (PORT ADR5 (726:726:1176)(726:726:1176))
          (PORT ADR2 (1368:1368:2210)(1368:1368:2210))
          (PORT ADR4 (1276:1276:2073)(1276:1276:2073))
          (PORT ADR3 (131:131:267)(131:131:267))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_714)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1269:1269:2025)(1269:1269:2025))
          (PORT ADR1 (1058:1058:1718)(1058:1058:1718))
          (PORT ADR5 (1906:1906:3105)(1906:1906:3105))
          (PORT ADR2 (1270:1270:2212)(1270:1270:2212))
          (PORT ADR4 (681:681:1223)(681:681:1223))
          (PORT ADR0 (1025:1025:1741)(1025:1025:1741))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_844)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1226:1226:1978)(1226:1226:1978))
          (PORT ADR0 (1227:1227:1907)(1227:1227:1907))
          (PORT ADR1 (1116:1116:1919)(1116:1116:1919))
          (PORT ADR5 (1426:1426:2462)(1426:1426:2462))
          (PORT ADR3 (1411:1411:2460)(1411:1411:2460))
          (PORT ADR2 (1571:1571:2679)(1571:1571:2679))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_714\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_714_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_2_f7_13)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (567:567:979)(567:567:979))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_414)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (509:509:833)(509:509:833))
          (PORT ADR2 (385:385:653)(385:385:653))
          (PORT ADR3 (1175:1175:2037)(1175:1175:2037))
          (PORT ADR0 (974:974:1660)(974:974:1660))
          (PORT ADR5 (1515:1515:2592)(1515:1515:2592))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_314)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (300:300:556)(300:300:556))
          (PORT ADR0 (476:476:813)(476:476:813))
          (PORT ADR2 (1012:1012:1605)(1012:1012:1605))
          (PORT ADR3 (2160:2160:3526)(2160:2160:3526))
          (PORT ADR1 (761:761:1198)(761:761:1198))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_714)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1644:1644:2741)(1644:1644:2741))
          (PORT ADR5 (929:929:1591)(929:929:1591))
          (PORT ADR3 (1604:1604:2625)(1604:1604:2625))
          (PORT ADR0 (781:781:1351)(781:781:1351))
          (PORT ADR2 (949:949:1674)(949:949:1674))
          (PORT ADR4 (676:676:1235)(676:676:1235))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_844)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1660:1660:2718)(1660:1660:2718))
          (PORT ADR5 (825:825:1428)(825:825:1428))
          (PORT ADR0 (784:784:1335)(784:784:1335))
          (PORT ADR2 (934:934:1615)(934:934:1615))
          (PORT ADR4 (1186:1186:2085)(1186:1186:2085))
          (PORT ADR3 (1125:1125:1939)(1125:1125:1939))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_1012)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1027:1027:1646)(1027:1027:1646))
          (PORT ADR2 (568:568:924)(568:568:924))
          (PORT ADR5 (550:550:1001)(550:550:1001))
          (PORT ADR3 (742:742:1332)(742:742:1332))
          (PORT ADR0 (1279:1279:2036)(1279:1279:2036))
          (PORT ADR1 (1518:1518:2336)(1518:1518:2336))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_1014)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (229:229:459)(229:229:459))
          (PORT ADR1 (385:385:650)(385:385:650))
          (PORT ADR4 (588:588:1083)(588:588:1083))
          (PORT ADR0 (923:923:1548)(923:923:1548))
          (PORT ADR2 (1230:1230:1906)(1230:1230:1906))
          (PORT ADR3 (1229:1229:1999)(1229:1229:1999))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_76\/ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_76_CMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_2_f7_5)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (491:491:839)(491:491:839))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_46)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (585:585:963)(585:585:963))
          (PORT ADR0 (586:586:977)(586:586:977))
          (PORT ADR3 (621:621:1126)(621:621:1126))
          (PORT ADR5 (558:558:931)(558:558:931))
          (PORT ADR2 (1262:1262:2119)(1262:1262:2119))
          (PORT ADR4 (129:129:303)(129:129:303))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_36)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (376:376:686)(376:376:686))
          (PORT ADR0 (704:704:1155)(704:704:1155))
          (PORT ADR2 (871:871:1388)(871:871:1388))
          (PORT ADR1 (1734:1734:2795)(1734:1734:2795))
          (PORT ADR3 (1253:1253:2013)(1253:1253:2013))
          (PORT ADR5 (72:72:226)(72:72:226))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_76)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1369:1369:2157)(1369:1369:2157))
          (PORT ADR5 (727:727:1185)(727:727:1185))
          (PORT ADR2 (2246:2246:3656)(2246:2246:3656))
          (PORT ADR0 (1305:1305:2234)(1305:1305:2234))
          (PORT ADR4 (798:798:1359)(798:798:1359))
          (PORT ADR3 (882:882:1564)(882:882:1564))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_820)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1084:1084:1760)(1084:1084:1760))
          (PORT ADR5 (727:727:1185)(727:727:1185))
          (PORT ADR1 (1309:1309:2174)(1309:1309:2174))
          (PORT ADR0 (1529:1529:2573)(1529:1529:2573))
          (PORT ADR2 (1590:1590:2700)(1590:1590:2700))
          (PORT ADR3 (1531:1531:2639)(1531:1531:2639))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/Mmux_dout_mux_1010)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (924:924:1479)(924:924:1479))
          (PORT ADR2 (451:451:743)(451:451:743))
          (PORT ADR5 (648:648:1213)(648:648:1213))
          (PORT ADR0 (957:957:1629)(957:957:1629))
          (PORT ADR3 (1483:1483:2352)(1483:1483:2352))
          (PORT ADR1 (1386:1386:2190)(1386:1386:2190))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/Mmux_dout_mux_10)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (253:253:447)(253:253:447))
          (PORT ADR0 (370:370:643)(370:370:643))
          (PORT ADR2 (883:883:1570)(883:883:1570))
          (PORT ADR4 (860:860:1517)(860:860:1517))
          (PORT ADR1 (1656:1656:2585)(1656:1656:2585))
          (PORT ADR5 (1293:1293:2075)(1293:1293:2075))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (873:1022:1459)(873:1022:1459))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (877:1026:1463)(877:1026:1463))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (879:1007:1444)(879:1007:1444))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Core\/RF\/R9_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (889:1062:1499)(889:1062:1499))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Core\/RFBout\<10\>\/Core\/RFBout\<10\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux17_2_f8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1280:1280:1934)(1280:1280:1934))
          (IOPATH IA O (17:25:25)(17:25:25))
          (IOPATH IB O (19:27:27)(19:27:27))
          (IOPATH SEL O (21:83:83)(21:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux17_4_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1184:1184:1747)(1184:1184:1747))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Core\/RF\/mux17_3_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (1056:1056:1590)(1056:1056:1590))
          (IOPATH IA O (28:57:57)(28:57:57))
          (IOPATH IB O (28:66:66)(28:66:66))
          (IOPATH SEL O (29:74:74)(29:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux17_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (824:824:1324)(824:824:1324))
          (PORT ADR0 (1147:1147:1765)(1147:1147:1765))
          (PORT ADR1 (523:523:885)(523:523:885))
          (PORT ADR2 (294:294:472)(294:294:472))
          (PORT ADR3 (620:620:962)(620:620:962))
          (PORT ADR4 (213:213:411)(213:213:411))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux17_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (824:824:1324)(824:824:1324))
          (PORT ADR3 (1011:1011:1550)(1011:1011:1550))
          (PORT ADR2 (269:269:472)(269:269:472))
          (PORT ADR0 (449:449:786)(449:449:786))
          (PORT ADR1 (353:353:611)(353:353:611))
          (PORT ADR4 (197:197:401)(197:197:401))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux17_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (977:977:1571)(977:977:1571))
          (PORT ADR4 (931:931:1469)(931:931:1469))
          (PORT ADR3 (234:234:468)(234:234:468))
          (PORT ADR5 (359:359:680)(359:359:680))
          (PORT ADR0 (495:495:867)(495:495:867))
          (PORT ADR1 (493:493:835)(493:493:835))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Core\/RF\/mux17_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (956:956:1511)(956:956:1511))
          (PORT ADR1 (1114:1114:1712)(1114:1114:1712))
          (PORT ADR5 (358:358:679)(358:358:679))
          (PORT ADR0 (411:411:706)(411:411:706))
          (PORT ADR4 (181:181:414)(181:181:414))
          (PORT ADR3 (253:253:508)(253:253:508))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1298:1298:2027)(1298:1298:2027))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1419:1419:2239)(1419:1419:2239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1509:1509:2402)(1509:1509:2402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1262:1262:1998)(1262:1262:1998))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1441:1441:2210)(1441:1441:2210))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1220:1220:1873)(1220:1220:1873))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1379:1379:2191)(1379:1379:2191))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1334:1334:2147)(1334:1334:2147))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1418:1418:2247)(1418:1418:2247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1481:1481:2368)(1481:1481:2368))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1516:1516:2365)(1516:1516:2365))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1525:1525:2409)(1525:1525:2409))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1345:1345:2185)(1345:1345:2185))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1658:1658:2671)(1658:1658:2671))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1864:1864:2918)(1864:1864:2918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1298:1298:2030)(1298:1298:2030))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1379:1379:2191)(1379:1379:2191))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1431:1431:2308)(1431:1431:2308))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1437:1437:2274)(1437:1437:2274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1299:1299:2060)(1299:1299:2060))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:902)(451:451:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:902)(451:451:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (384:384:762)(384:384:762))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (764:764:1227)(764:764:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1252:1252:2007)(1252:1252:2007))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1362:1362:2181)(1362:1362:2181))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1431:1431:2247)(1431:1431:2247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1497:1497:2379)(1497:1497:2379))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1342:1342:2146)(1342:1342:2146))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1431:1431:2263)(1431:1431:2263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:762)(449:449:762))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (485:485:838)(485:485:838))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (530:530:898)(530:530:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (634:634:1075)(634:634:1075))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (602:602:1022)(602:602:1022))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (644:644:1005)(644:644:1005))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1094:1094:1695)(1094:1094:1695))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1628:1628:2571)(1628:1628:2571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (979:979:1481)(979:979:1481))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1086:1086:1667)(1086:1086:1667))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1701:1701:2820)(1701:1701:2820))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1830:1830:2987)(1830:1830:2987))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1701:1701:2820)(1701:1701:2820))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[23\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1830:1830:2987)(1830:1830:2987))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1189:1189:1886)(1189:1189:1886))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (983:983:1556)(983:983:1556))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (907:907:1462)(907:907:1462))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1037:1037:1615)(1037:1037:1615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1039:1039:1500)(1039:1039:1500))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (895:895:1370)(895:895:1370))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1042:1042:1640)(1042:1042:1640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1289:1289:2046)(1289:1289:2046))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1132:1132:1801)(1132:1132:1801))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1255:1255:1983)(1255:1255:1983))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1015:1015:1574)(1015:1015:1574))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (886:886:1395)(886:886:1395))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (810:810:1301)(810:810:1301))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1008:1008:1581)(1008:1008:1581))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1021:1021:1474)(1021:1021:1474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (891:891:1333)(891:891:1333))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (842:842:1312)(842:842:1312))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1321:1321:2052)(1321:1321:2052))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1053:1053:1643)(1053:1053:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1017:1017:1590)(1017:1017:1590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (450:450:901)(450:450:901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (450:450:901)(450:450:901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (949:949:1663)(949:949:1663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1187:1187:2033)(1187:1187:2033))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2190:2190:3509)(2190:2190:3509))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1938:1938:3126)(1938:1938:3126))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2547:2547:3863)(2547:2547:3863))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2380:2380:3813)(2380:2380:3813))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2168:2168:3486)(2168:2168:3486))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1950:1950:3064)(1950:1950:3064))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (886:886:1469)(886:886:1469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1087:1087:1796)(1087:1087:1796))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1107:1107:1831)(1107:1107:1831))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1465:1465:2407)(1465:1465:2407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1955:1955:2891)(1955:1955:2891))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1253:1253:2051)(1253:1253:2051))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1683:1683:2640)(1683:1683:2640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2499:2499:3993)(2499:2499:3993))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (384:384:630)(384:384:630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (894:894:1359)(894:894:1359))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (780:780:1253)(780:780:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (780:780:1253)(780:780:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (651:651:1086)(651:651:1086))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[24\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (780:780:1253)(780:780:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (981:981:1633)(981:981:1633))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (585:585:1040)(585:585:1040))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (401:401:722)(401:401:722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (536:536:930)(536:536:930))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_xor\<15\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1195:1195:1817)(1195:1195:1817))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_xor\<15\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (946:946:1478)(946:946:1478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_xor\<15\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (655:655:1070)(655:655:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (711:711:1107)(711:711:1107))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (948:948:1488)(948:948:1488))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (567:567:924)(567:567:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (641:641:1036)(641:641:1036))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (878:878:1340)(878:878:1340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1038:1038:1611)(1038:1038:1611))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1003:1003:1560)(1003:1003:1560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (881:881:1390)(881:881:1390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1010:1010:1512)(1010:1010:1512))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (775:775:1161)(775:775:1161))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (891:891:1400)(891:891:1400))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (949:949:1502)(949:949:1502))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1006:1006:1588)(1006:1006:1588))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (975:975:1526)(975:975:1526))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (971:971:1562)(971:971:1562))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1165:1165:1823)(1165:1165:1823))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (936:936:1496)(936:936:1496))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (977:977:1550)(977:977:1550))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1118:1118:1717)(1118:1118:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (854:854:1319)(854:854:1319))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (891:891:1400)(891:891:1400))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1145:1145:1798)(1145:1145:1798))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (904:904:1405)(904:904:1405))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (891:891:1405)(891:891:1405))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (782:782:1407)(782:782:1407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1017:1017:1774)(1017:1017:1774))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2361:2361:3662)(2361:2361:3662))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1772:1772:2871)(1772:1772:2871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2377:2377:3604)(2377:2377:3604))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2216:2216:3554)(2216:2216:3554))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2007:2007:3243)(2007:2007:3243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1780:1780:2805)(1780:1780:2805))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (770:770:1264)(770:770:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (981:981:1601)(981:981:1601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (940:940:1575)(940:940:1575))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1295:1295:2148)(1295:1295:2148))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1240:1240:1970)(1240:1240:1970))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1086:1086:1795)(1086:1086:1795))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1513:1513:2381)(1513:1513:2381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2400:2400:3831)(2400:2400:3831))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (358:358:622)(358:358:622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (939:939:1486)(939:939:1486))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1091:1091:1782)(1091:1091:1782))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1220:1220:1949)(1220:1220:1949))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1091:1091:1782)(1091:1091:1782))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[26\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1220:1220:1949)(1220:1220:1949))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1014:1014:1565)(1014:1014:1565))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1141:1141:1783)(1141:1141:1783))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1236:1236:1945)(1236:1236:1945))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1170:1170:1871)(1170:1170:1871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1153:1153:1744)(1153:1153:1744))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (923:923:1398)(923:923:1398))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1016:1016:1594)(1016:1016:1594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1061:1061:1683)(1061:1061:1683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1145:1145:1790)(1145:1145:1790))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1208:1208:1911)(1208:1208:1911))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1232:1232:1903)(1232:1232:1903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1553:1553:2319)(1553:1553:2319))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1073:1073:1735)(1073:1073:1735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1106:1106:1748)(1106:1106:1748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1404:1404:2165)(1404:1404:2165))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1002:1002:1556)(1002:1002:1556))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1016:1016:1594)(1016:1016:1594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1158:1158:1844)(1158:1158:1844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1163:1163:1816)(1163:1163:1816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1019:1019:1602)(1019:1019:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:896)(445:445:896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:896)(445:445:896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (645:645:1181)(645:645:1181))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (913:913:1601)(913:913:1601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1817:1817:2928)(1817:1817:2928))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1635:1635:2645)(1635:1635:2645))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2226:2226:3373)(2226:2226:3373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1983:1983:3169)(1983:1983:3169))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1710:1710:2768)(1710:1710:2768))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1640:1640:2576)(1640:1640:2576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (566:566:948)(566:566:948))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (740:740:1258)(740:740:1258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (804:804:1350)(804:804:1350))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1155:1155:1919)(1155:1155:1919))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (793:793:1345)(793:793:1345))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (950:950:1570)(950:950:1570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1373:1373:2152)(1373:1373:2152))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2122:2122:3369)(2122:2122:3369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:761)(423:423:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1052:1052:1690)(1052:1052:1690))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1428:1428:2356)(1428:1428:2356))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1557:1557:2523)(1557:1557:2523))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1428:1428:2356)(1428:1428:2356))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[27\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1557:1557:2523)(1557:1557:2523))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1581:1581:2488)(1581:1581:2488))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1695:1695:2693)(1695:1695:2693))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1789:1789:2860)(1789:1789:2860))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1546:1546:2460)(1546:1546:2460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1734:1734:2681)(1734:1734:2681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1516:1516:2347)(1516:1516:2347))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2093:2093:3191)(2093:2093:3191))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1607:1607:2598)(1607:1607:2598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1694:1694:2701)(1694:1694:2701))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1760:1760:2825)(1760:1760:2825))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1800:1800:2827)(1800:1800:2827))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2122:2122:3216)(2122:2122:3216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1618:1618:2636)(1618:1618:2636))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1683:1683:2681)(1683:1683:2681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1839:1839:2857)(1839:1839:2857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1595:1595:2505)(1595:1595:2505))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2093:2093:3191)(2093:2093:3191))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1704:1704:2759)(1704:1704:2759))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1783:1783:2872)(1783:1783:2872))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1578:1578:2517)(1578:1578:2517))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (517:517:961)(517:517:961))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (844:844:1360)(844:844:1360))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1182:1182:1861)(1182:1182:1861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1163:1163:1816)(1163:1163:1816))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1179:1179:1817)(1179:1179:1817))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1213:1213:1857)(1213:1213:1857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (984:984:1577)(984:984:1577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1093:1093:1673)(1093:1093:1673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (739:739:1210)(739:739:1210))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1168)(698:698:1168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (635:635:1071)(635:635:1071))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1226)(721:721:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1185)(718:718:1185))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (657:657:1112)(657:657:1112))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1161:1161:1825)(1161:1161:1825))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1333:1333:2061)(1333:1333:2061))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1365:1365:2129)(1365:1365:2129))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1129:1129:1836)(1129:1129:1836))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1974:1974:3271)(1974:1974:3271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2103:2103:3438)(2103:2103:3438))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1974:1974:3271)(1974:1974:3271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[21\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2103:2103:3438)(2103:2103:3438))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1882:1882:3019)(1882:1882:3019))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1756:1756:2817)(1756:1756:2817))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1589:1589:2589)(1589:1589:2589))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1719:1719:2742)(1719:1719:2742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1757:1757:2663)(1757:1757:2663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1593:1593:2513)(1593:1593:2513))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1725:1725:2768)(1725:1725:2768))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2080:2080:3351)(2080:2080:3351))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1867:1867:2987)(1867:1867:2987))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1782:1782:2844)(1782:1782:2844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1520:1520:2433)(1520:1520:2433))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1742:1742:2791)(1742:1742:2791))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1492:1492:2428)(1492:1492:2428))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1679:1679:2677)(1679:1679:2677))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1738:1738:2636)(1738:1738:2636))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1726:1726:2699)(1726:1726:2699))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1725:1725:2768)(1725:1725:2768))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2112:2112:3357)(2112:2112:3357))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1788:1788:2829)(1788:1788:2829))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1685:1685:2683)(1685:1685:2683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (441:441:892)(441:441:892))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (441:441:892)(441:441:892))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1631:1631:2790)(1631:1631:2790))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2837:2837:4355)(2837:2837:4355))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2734:2734:4422)(2734:2734:4422))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2620:2620:4253)(2620:2620:4253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3229:3229:5000)(3229:3229:5000))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3078:3078:4956)(3078:3078:4956))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3014:3014:4866)(3014:3014:4866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2648:2648:4207)(2648:2648:4207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1583:1583:2611)(1583:1583:2611))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1912:1912:3163)(1912:1912:3163))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1791:1791:2960)(1791:1791:2960))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2157:2157:3550)(2157:2157:3550))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2610:2610:4018)(2610:2610:4018))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1937:1937:3180)(1937:1937:3180))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2381:2381:3783)(2381:2381:3783))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3279:3279:5293)(3279:3279:5293))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1654:1654:2647)(1654:1654:2647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (999:999:1688)(999:999:1688))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1903:1903:3124)(1903:1903:3124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1886:1886:3083)(1886:1886:3083))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1886:1886:3083)(1886:1886:3083))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[30\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1886:1886:3083)(1886:1886:3083))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1991:1991:3205)(1991:1991:3205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2031:2031:3276)(2031:2031:3276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1854:1854:3032)(1854:1854:3032))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1978:1978:3179)(1978:1978:3179))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2039:2039:3123)(2039:2039:3123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1864:1864:2962)(1864:1864:2962))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1998:1998:3219)(1998:1998:3219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2351:2351:3800)(2351:2351:3800))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2155:2155:3453)(2155:2155:3453))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2047:2047:3287)(2047:2047:3287))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1807:1807:2898)(1807:1807:2898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2023:2023:3263)(2023:2023:3263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1757:1757:2871)(1757:1757:2871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1952:1952:3128)(1952:1952:3128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2020:2020:3096)(2020:2020:3096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1991:1991:3142)(1991:1991:3142))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1998:1998:3219)(1998:1998:3219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2383:2383:3806)(2383:2383:3806))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2076:2076:3295)(2076:2076:3295))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1950:1950:3126)(1950:1950:3126))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:902)(451:451:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:902)(451:451:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1895:1895:3232)(1895:1895:3232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3257:3257:5004)(3257:3257:5004))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3005:3005:4871)(3005:3005:4871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2885:2885:4696)(2885:2885:4696))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3494:3494:5443)(3494:3494:5443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3350:3350:5406)(3350:3350:5406))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3285:3285:5315)(3285:3285:5315))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2929:2929:4666)(2929:2929:4666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2081:2081:3447)(2081:2081:3447))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2297:2297:3829)(2297:2297:3829))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2056:2056:3403)(2056:2056:3403))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2857:2857:4563)(2857:2857:4563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3189:3189:4877)(3189:3189:4877))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2202:2202:3623)(2202:2202:3623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2663:2663:4243)(2663:2663:4243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3643:3643:5898)(3643:3643:5898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1654:1654:2764)(1654:1654:2764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1770:1770:2892)(1770:1770:2892))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2216:2216:3640)(2216:2216:3640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2294:2294:3792)(2294:2294:3792))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2216:2216:3640)(2216:2216:3640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[29\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2294:2294:3792)(2294:2294:3792))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1723:1723:2719)(1723:1723:2719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1894:1894:2981)(1894:1894:2981))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1928:1928:3088)(1928:1928:3088))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1718:1718:2721)(1718:1718:2721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1882:1882:2918)(1882:1882:2918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1664:1664:2584)(1664:1664:2584))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2259:2259:3453)(2259:2259:3453))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1743:1743:2823)(1743:1743:2823))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1837:1837:2933)(1837:1837:2933))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1920:1920:3074)(1920:1920:3074))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1942:1942:3058)(1942:1942:3058))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2183:2183:3384)(2183:2183:3384))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1755:1755:2862)(1755:1755:2862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1828:1828:2915)(1828:1828:2915))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2133:2133:3339)(2133:2133:3339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1743:1743:2742)(1743:1743:2742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2259:2259:3453)(2259:2259:3453))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1840:1840:2984)(1840:1840:2984))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1856:1856:2960)(1856:1856:2960))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1718:1718:2746)(1718:1718:2746))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (653:653:1186)(653:653:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1326:1326:2015)(1326:1326:2015))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1048:1048:1651)(1048:1048:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1070:1070:1637)(1070:1070:1637))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1009:1009:1581)(1009:1009:1581))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1063:1063:1661)(1063:1063:1661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (930:930:1460)(930:930:1460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (753:753:1149)(753:753:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (909:909:1469)(909:909:1469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (916:916:1481)(916:916:1481))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (806:806:1326)(806:806:1326))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (884:884:1491)(884:884:1491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (842:842:1378)(842:842:1378))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (817:817:1361)(817:817:1361))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1276:1276:2040)(1276:1276:2040))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1415:1415:2206)(1415:1415:2206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1380:1380:2134)(1380:1380:2134))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1201:1201:1926)(1201:1201:1926))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2110:2110:3496)(2110:2110:3496))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2239:2239:3663)(2239:2239:3663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2110:2110:3496)(2110:2110:3496))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[20\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2239:2239:3663)(2239:2239:3663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (888:888:1453)(888:888:1453))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (936:936:1471)(936:936:1471))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (770:770:1335)(770:770:1335))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Madd_n0040_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (710:710:1205)(710:710:1205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1564:1564:2511)(1564:1564:2511))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1518:1518:2427)(1518:1518:2427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1453:1453:2364)(1453:1453:2364))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1582:1582:2516)(1582:1582:2516))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1612:1612:2429)(1612:1612:2429))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1453:1453:2284)(1453:1453:2284))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1590:1590:2544)(1590:1590:2544))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1940:1940:3122)(1940:1940:3122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1719:1719:2750)(1719:1719:2750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1790:1790:2854)(1790:1790:2854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1380:1380:2204)(1380:1380:2204))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1413:1413:2258)(1413:1413:2258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1356:1356:2203)(1356:1356:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1543:1543:2452)(1543:1543:2452))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1593:1593:2402)(1593:1593:2402))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1589:1589:2473)(1589:1589:2473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1590:1590:2544)(1590:1590:2544))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1972:1972:3128)(1972:1972:3128))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1640:1640:2592)(1640:1640:2592))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1552:1552:2461)(1552:1552:2461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (450:450:901)(450:450:901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (450:450:901)(450:450:901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1494:1494:2564)(1494:1494:2564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2268:2268:3615)(2268:2268:3615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2594:2594:4193)(2594:2594:4193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2484:2484:4028)(2484:2484:4028))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3092:3092:4774)(3092:3092:4774))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2939:2939:4728)(2939:2939:4728))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2874:2874:4637)(2874:2874:4637))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2508:2508:3978)(2508:2508:3978))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1428:1428:2367)(1428:1428:2367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1738:1738:2894)(1738:1738:2894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1654:1654:2734)(1654:1654:2734))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2017:2017:3321)(2017:2017:3321))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2470:2470:3789)(2470:2470:3789))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1800:1800:2954)(1800:1800:2954))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2241:2241:3554)(2241:2241:3554))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3145:3145:5064)(3145:3145:5064))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1465:1465:2355)(1465:1465:2355))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (902:902:1491)(902:902:1491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1524:1524:2517)(1524:1524:2517))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1653:1653:2684)(1653:1653:2684))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1653:1653:2684)(1653:1653:2684))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[31\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1653:1653:2684)(1653:1653:2684))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1881:1881:3006)(1881:1881:3006))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1895:1895:3051)(1895:1895:3051))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1725:1725:2814)(1725:1725:2814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1855:1855:2967)(1855:1855:2967))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1902:1902:2897)(1902:1902:2897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1733:1733:2742)(1733:1733:2742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1861:1861:2993)(1861:1861:2993))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2240:2240:3600)(2240:2240:3600))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2015:2015:3224)(2015:2015:3224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1946:1946:3097)(1946:1946:3097))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1690:1690:2692)(1690:1690:2692))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1887:1887:3038)(1887:1887:3038))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1628:1628:2653)(1628:1628:2653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1843:1843:2930)(1843:1843:2930))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1883:1883:2870)(1883:1883:2870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1863:1863:2925)(1863:1863:2925))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1861:1861:2993)(1861:1861:2993))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2272:2272:3606)(2272:2272:3606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1936:1936:3066)(1936:1936:3066))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1849:1849:2936)(1849:1849:2936))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1767:1767:3015)(1767:1767:3015))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2997:2997:4604)(2997:2997:4604))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2874:2874:4651)(2874:2874:4651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2757:2757:4479)(2757:2757:4479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3366:3366:5226)(3366:3366:5226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3218:3218:5185)(3218:3218:5185))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3154:3154:5095)(3154:3154:5095))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2788:2788:4436)(2788:2788:4436))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1706:1706:2823)(1706:1706:2823))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2008:2008:3348)(2008:2008:3348))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1928:1928:3186)(1928:1928:3186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2307:2307:3789)(2307:2307:3789))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2749:2749:4246)(2749:2749:4246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2074:2074:3406)(2074:2074:3406))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2521:2521:4012)(2521:2521:4012))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3419:3419:5522)(3419:3419:5522))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1523:1523:2489)(1523:1523:2489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2186:2186:3360)(2186:2186:3360))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2111:2111:3466)(2111:2111:3466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2202:2202:3613)(2202:2202:3613))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2111:2111:3466)(2111:2111:3466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[28\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2202:2202:3613)(2202:2202:3613))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1508:1508:2540)(1508:1508:2540))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1281:1281:2134)(1281:1281:2134))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1349:1349:2283)(1349:1349:2283))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1843:1843:2911)(1843:1843:2911))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1137:1137:1935)(1137:1137:1935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1420:1420:2238)(1420:1420:2238))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1114:1114:1903)(1114:1114:1903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1025:1025:1736)(1025:1025:1736))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1072:1072:1853)(1072:1072:1853))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1412:1412:2407)(1412:1412:2407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1486:1486:2468)(1486:1486:2468))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1378:1378:2295)(1378:1378:2295))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1173:1173:2010)(1173:1173:2010))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1962:1962:3106)(1962:1962:3106))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1234:1234:2096)(1234:1234:2096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1433:1433:2256)(1433:1433:2256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1207:1207:2125)(1207:1207:2125))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1036:1036:1755)(1036:1036:1755))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (996:996:1743)(996:996:1743))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1310:1310:2267)(1310:1310:2267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1705:1705:2683)(1705:1705:2683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1569:1569:2493)(1569:1569:2493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (602:602:1069)(602:602:1069))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (823:823:1514)(823:823:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (852:852:1511)(852:852:1511))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (906:906:1565)(906:906:1565))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1224:1224:1954)(1224:1224:1954))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1455:1455:2309)(1455:1455:2309))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1765:1765:2710)(1765:1765:2710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1638:1638:2493)(1638:1638:2493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1077:1077:1734)(1077:1077:1734))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1551:1551:2449)(1551:1551:2449))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1055:1055:1674)(1055:1055:1674))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1075:1075:1740)(1075:1075:1740))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (594:594:1085)(594:594:1085))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (618:618:1088)(618:618:1088))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1085:1085:1792)(1085:1085:1792))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1102:1102:1824)(1102:1102:1824))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1855:1855:3057)(1855:1855:3057))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1984:1984:3224)(1984:1984:3224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1855:1855:3057)(1855:1855:3057))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[19\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1984:1984:3224)(1984:1984:3224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1156:1156:1796)(1156:1156:1796))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1337:1337:2068)(1337:1337:2068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1370:1370:2174)(1370:1370:2174))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1141:1141:1788)(1141:1141:1788))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1301:1301:1981)(1301:1301:1981))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1071:1071:1635)(1071:1071:1635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1161:1161:1828)(1161:1161:1828))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1198:1198:1922)(1198:1198:1922))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1278:1278:2018)(1278:1278:2018))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1362:1362:2160)(1362:1362:2160))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1374:1374:2134)(1374:1374:2134))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1434:1434:2229)(1434:1434:2229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1209:1209:1960)(1209:1209:1960))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1663:1663:2478)(1663:1663:2478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1557:1557:2407)(1557:1557:2407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1150:1150:1793)(1150:1150:1793))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1161:1161:1828)(1161:1161:1828))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1295:1295:2083)(1295:1295:2083))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1297:1297:2045)(1297:1297:2045))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1159:1159:1831)(1159:1159:1831))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (509:509:956)(509:509:956))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (474:474:895)(474:474:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1485:1485:2392)(1485:1485:2392))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1499:1499:2420)(1499:1499:2420))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1986:1986:2970)(1986:1986:2970))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1730:1730:2764)(1730:1730:2764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1653:1653:2661)(1653:1653:2661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1500:1500:2347)(1500:1500:2347))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (461:461:742)(461:461:742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (657:657:1099)(657:657:1099))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (667:667:1124)(667:667:1124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1021:1021:1690)(1021:1021:1690))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (653:653:1116)(653:653:1116))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (806:806:1342)(806:806:1342))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1233:1233:1923)(1233:1233:1923))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1861:1861:2956)(1861:1861:2956))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (698:698:1163)(698:698:1163))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1122:1122:1767)(1122:1122:1767))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1565:1565:2595)(1565:1565:2595))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1694:1694:2762)(1694:1694:2762))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1565:1565:2595)(1565:1565:2595))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[25\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1694:1694:2762)(1694:1694:2762))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1857:1857:2942)(1857:1857:2942))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1977:1977:3153)(1977:1977:3153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2060:2060:3309)(2060:2060:3309))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1836:1836:2928)(1836:1836:2928))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2022:2022:3147)(2022:2022:3147))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1804:1804:2813)(1804:1804:2813))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2370:2370:3653)(2370:2370:3653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1872:1872:3041)(1872:1872:3041))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1968:1968:3153)(1968:1968:3153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2032:2032:3275)(2032:2032:3275))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2076:2076:3281)(2076:2076:3281))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2403:2403:3675)(2403:2403:3675))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1883:1883:3079)(1883:1883:3079))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1956:1956:3132)(1956:1956:3132))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2273:2273:3568)(2273:2273:3568))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1883:1883:2971)(1883:1883:2971))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2370:2370:3653)(2370:2370:3653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1969:1969:3202)(1969:1969:3202))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1987:1987:3180)(1987:1987:3180))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1849:1849:2966)(1849:1849:2966))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (450:450:901)(450:450:901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (450:450:901)(450:450:901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (782:782:1404)(782:782:1404))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1261:1261:2096)(1261:1261:2096))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1159:1159:1851)(1159:1159:1851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1273:1273:2001)(1273:1273:2001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1009:1009:1581)(1009:1009:1581))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1064:1064:1623)(1064:1064:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (922:922:1452)(922:922:1452))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (882:882:1367)(882:882:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1000:1000:1649)(1000:1000:1649))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (973:973:1627)(973:973:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (908:908:1517)(908:908:1517))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (985:985:1681)(985:985:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (973:973:1598)(973:973:1598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1124:1124:1872)(1124:1124:1872))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1377:1377:2230)(1377:1377:2230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1526:1526:2406)(1526:1526:2406))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1313:1313:2246)(1313:1313:2246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1314:1314:2217)(1314:1314:2217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2239:2239:3714)(2239:2239:3714))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2368:2368:3881)(2368:2368:3881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2239:2239:3714)(2239:2239:3714))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[18\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2368:2368:3881)(2368:2368:3881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1440:1440:2258)(1440:1440:2258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1551:1551:2460)(1551:1551:2460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1649:1649:2631)(1649:1649:2631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1410:1410:2235)(1410:1410:2235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1589:1589:2447)(1589:1589:2447))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1368:1368:2110)(1368:1368:2110))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1959:1959:2975)(1959:1959:2975))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1471:1471:2373)(1471:1471:2373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1558:1558:2476)(1558:1558:2476))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1621:1621:2597)(1621:1621:2597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1658:1658:2596)(1658:1658:2596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1749:1749:2785)(1749:1749:2785))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1482:1482:2411)(1482:1482:2411))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1538:1538:2447)(1538:1538:2447))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1840:1840:2868)(1840:1840:2868))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1447:1447:2268)(1447:1447:2268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1959:1959:2975)(1959:1959:2975))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1568:1568:2534)(1568:1568:2534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1576:1576:2502)(1576:1576:2502))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1438:1438:2288)(1438:1438:2288))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (373:373:733)(373:373:733))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (647:647:1041)(647:647:1041))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1019:1019:1622)(1019:1019:1622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1131:1131:1798)(1131:1131:1798))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1294:1294:2008)(1294:1294:2008))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1264:1264:1994)(1264:1264:1994))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1206:1206:1865)(1206:1206:1865))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1224:1224:1893)(1224:1224:1893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (584:584:966)(584:584:966))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (495:495:840)(495:495:840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (386:386:670)(386:386:670))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (614:614:995)(614:614:995))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (605:605:1029)(605:605:1029))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (561:561:906)(561:561:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (965:965:1497)(965:965:1497))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1395:1395:2186)(1395:1395:2186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (963:963:1416)(963:963:1416))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1228:1228:1888)(1228:1228:1888))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1838:1838:3046)(1838:1838:3046))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1967:1967:3213)(1967:1967:3213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1838:1838:3046)(1838:1838:3046))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[22\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1967:1967:3213)(1967:1967:3213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (409:409:860)(409:409:860))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (409:409:860)(409:409:860))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<11\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (432:432:781)(432:432:781))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<11\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (320:320:587)(320:320:587))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<11\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (272:272:597)(272:272:597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<11\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (189:189:393)(189:189:393))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (409:409:860)(409:409:860))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (409:409:860)(409:409:860))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<7\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (95:95:225)(95:95:225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<7\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (428:428:774)(428:428:774))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<7\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (488:488:906)(488:488:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<7\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (189:189:393)(189:189:393))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Mmux_Output2_rs_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (210:210:415)(210:210:415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Mmux_Output2_rs_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (212:212:409)(212:212:409))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Mmux_Output2_rs_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (337:337:571)(337:337:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/alu\/Mmux_Output2_rs_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (299:299:624)(299:299:624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<3\>\/DI\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (532:532:779)(532:532:779))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<3\>\/DI\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (91:91:218)(91:91:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<3\>\/DI\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:709)(452:452:709))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Maccum_PC_cy\<3\>\/DI\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (272:272:590)(272:272:590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PC_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1436:1436:2429)(1436:1436:2429))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1541:1541:2594)(1541:1541:2594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1119:1119:1920)(1119:1119:1920))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1181:1181:2007)(1181:1181:2007))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1399:1399:2342)(1399:1399:2342))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1452:1452:2465)(1452:1452:2465))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1262:1262:2116)(1262:1262:2116))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1314:1314:2196)(1314:1314:2196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1230:1230:2061)(1230:1230:2061))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1946:1946:3085)(1946:1946:3085))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1327:1327:2203)(1327:1327:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1519:1519:2560)(1519:1519:2560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1152:1152:1927)(1152:1152:1927))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1142:1142:1943)(1142:1142:1943))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1302:1302:2181)(1302:1302:2181))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1356:1356:2305)(1356:1356:2305))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1166:1166:1966)(1166:1166:1966))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1211:1211:2014)(1211:1211:2014))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1222:1222:2048)(1222:1222:2048))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1396:1396:2354)(1396:1396:2354))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2956:2956:4753)(2956:2956:4753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2810:2810:4523)(2810:2810:4523))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1863:1863:3131)(1863:1863:3131))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2176:2176:3744)(2176:2176:3744))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2393:2393:4056)(2393:2393:4056))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3061:3061:5088)(3061:3061:5088))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2553:2553:4048)(2553:2553:4048))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (5070:5070:7874)(5070:5070:7874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3089:3089:4901)(3089:3089:4901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3023:3023:4702)(3023:3023:4702))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2451:2451:3978)(2451:2451:3978))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (4267:4267:6869)(4267:4267:6869))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2390:2390:3859)(2390:2390:3859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2582:2582:4046)(2582:2582:4046))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (4541:4541:7212)(4541:4541:7212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2521:2521:4012)(2521:2521:4012))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1020:1020:1752)(1020:1020:1752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (212:212:463)(212:212:463))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1829:1829:2876)(1829:1829:2876))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1958:1958:3043)(1958:1958:3043))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1829:1829:2876)(1829:1829:2876))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[7\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1958:1958:3043)(1958:1958:3043))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2012:2012:3207)(2012:2012:3207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1418:1418:2373)(1418:1418:2373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1573:1573:2659)(1573:1573:2659))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2081:2081:3301)(2081:2081:3301))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1279:1279:2166)(1279:1279:2166))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1565:1565:2472)(1565:1565:2472))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1249:1249:2127)(1249:1249:2127))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1166:1166:1966)(1166:1166:1966))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1209:1209:2079)(1209:1209:2079))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1650:1650:2797)(1650:1650:2797))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1631:1631:2702)(1631:1631:2702))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1515:1515:2534)(1515:1515:2534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1314:1314:2240)(1314:1314:2240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2201:2201:3497)(2201:2201:3497))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1376:1376:2327)(1376:1376:2327))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1578:1578:2490)(1578:1578:2490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1342:1342:2349)(1342:1342:2349))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1178:1178:1986)(1178:1178:1986))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1132:1132:1968)(1132:1132:1968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1819:1819:3082)(1819:1819:3082))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:897)(446:446:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:897)(446:446:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1812:1812:2862)(1812:1812:2862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1978:1978:2981)(1978:1978:2981))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (466:466:844)(466:466:844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (635:635:1134)(635:635:1134))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1286)(716:716:1286))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (920:920:1566)(920:920:1566))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (797:797:1384)(797:797:1384))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (782:782:1382)(782:782:1382))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2157:2157:3356)(2157:2157:3356))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1772:1772:2722)(1772:1772:2722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1205:1205:1951)(1205:1205:1951))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1556:1556:2454)(1556:1556:2454))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1555:1555:2400)(1555:1555:2400))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1202:1202:1930)(1202:1202:1930))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1285)(700:700:1285))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (492:492:893)(492:492:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1253:1253:2137)(1253:1253:2137))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (515:515:913)(515:515:913))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1991:1991:3282)(1991:1991:3282))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2120:2120:3449)(2120:2120:3449))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1991:1991:3282)(1991:1991:3282))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[3\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2120:2120:3449)(2120:2120:3449))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1567:1567:2353)(1567:1567:2353))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1109:1109:1751)(1109:1109:1751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1043:1043:1687)(1043:1043:1687))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1173:1173:1840)(1173:1173:1840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1184:1184:1734)(1184:1184:1734))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1034:1034:1598)(1034:1034:1598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1184:1184:1871)(1184:1184:1871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1527:1527:2436)(1527:1527:2436))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1274:1274:2038)(1274:1274:2038))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1381:1381:2178)(1381:1381:2178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1147:1147:1795)(1147:1147:1795))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1012:1012:1590)(1012:1012:1590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (946:946:1526)(946:946:1526))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1134:1134:1776)(1134:1134:1776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1166:1166:1708)(1166:1166:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1179:1179:1796)(1179:1179:1796))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1184:1184:1871)(1184:1184:1871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1559:1559:2442)(1559:1559:2442))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1195:1195:1880)(1195:1195:1880))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1143:1143:1785)(1143:1143:1785))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (441:441:892)(441:441:892))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (441:441:892)(441:441:892))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1085:1085:1888)(1085:1085:1888))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1756:1756:2773)(1756:1756:2773))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2175:2175:3507)(2175:2175:3507))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2075:2075:3352)(2075:2075:3352))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2687:2687:4092)(2687:2687:4092))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2520:2520:4042)(2520:2520:4042))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2468:2468:3958)(2468:2468:3958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2089:2089:3292)(2089:2089:3292))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1042:1042:1714)(1042:1042:1714))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1251:1251:2049)(1251:1251:2049))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1244:1244:2057)(1244:1244:2057))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1604:1604:2635)(1604:1604:2635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2092:2092:3117)(2092:2092:3117))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1390:1390:2277)(1390:1390:2277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1822:1822:2868)(1822:1822:2868))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2633:2633:4222)(2633:2633:4222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (250:250:437)(250:250:437))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (590:590:1039)(590:590:1039))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (779:779:1316)(779:779:1316))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (908:908:1483)(908:908:1483))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (779:779:1316)(779:779:1316))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[13\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (908:908:1483)(908:908:1483))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1576:1576:2658)(1576:1576:2658))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1779:1779:2984)(1779:1779:2984))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1255:1255:2145)(1255:1255:2145))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1317:1317:2232)(1317:1317:2232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1539:1539:2571)(1539:1539:2571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1594:1594:2696)(1594:1594:2696))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1402:1402:2337)(1402:1402:2337))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1466:1466:2432)(1466:1466:2432))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1375:1375:2295)(1375:1375:2295))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1994:1994:3135)(1994:1994:3135))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1467:1467:2432)(1467:1467:2432))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1757:1757:2950)(1757:1757:2950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1646:1646:2612)(1646:1646:2612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1278:1278:2168)(1278:1278:2168))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1442:1442:2410)(1442:1442:2410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1498:1498:2536)(1498:1498:2536))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1305:1305:2194)(1305:1305:2194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1452:1452:2407)(1452:1452:2407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1367:1367:2282)(1367:1367:2282))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1962:1962:3106)(1962:1962:3106))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3093:3093:4979)(3093:3093:4979))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2947:2947:4749)(2947:2947:4749))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2000:2000:3357)(2000:2000:3357))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2402:2402:4115)(2402:2402:4115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2840:2840:4681)(2840:2840:4681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3294:3294:5473)(3294:3294:5473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2693:2693:4277)(2693:2693:4277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (4846:4846:7498)(4846:4846:7498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2979:2979:4702)(2979:2979:4702))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3203:3203:4971)(3203:3203:4971))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2591:2591:4207)(2591:2591:4207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (4043:4043:6493)(4043:4043:6493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2529:2529:4087)(2529:2529:4087))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2719:2719:4272)(2719:2719:4272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (4317:4317:6836)(4317:4317:6836))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2660:2660:4240)(2660:2660:4240))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1230:1230:2123)(1230:1230:2123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:743)(408:408:743))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2475:2475:3795)(2475:2475:3795))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2604:2604:3962)(2604:2604:3962))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2475:2475:3795)(2475:2475:3795))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[6\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2604:2604:3962)(2604:2604:3962))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (604:604:1046)(604:604:1046))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (626:626:1075)(626:626:1075))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (703:703:1212)(703:703:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:850)(469:469:850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (739:739:1219)(739:739:1219))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (573:573:1033)(573:573:1033))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (581:581:1014)(581:581:1014))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (478:478:835)(478:478:835))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (538:538:983)(538:538:983))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (881:881:1455)(881:881:1455))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1261)(700:700:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (779:779:1263)(779:779:1263))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1047:1047:1632)(1047:1047:1632))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (986:986:1522)(986:986:1522))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1213)(707:707:1213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (852:852:1319)(852:852:1319))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1236)(674:674:1236))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (489:489:854)(489:489:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:846)(455:455:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (978:978:1616)(978:978:1616))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2244:2244:3596)(2244:2244:3596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2722:2722:4152)(2722:2722:4152))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1149:1149:1972)(1149:1149:1972))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1464:1464:2587)(1464:1464:2587))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1524:1524:2577)(1524:1524:2577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1858:1858:3125)(1858:1858:3125))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1770:1770:2856)(1770:1770:2856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2059:2059:3331)(2059:2059:3331))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1885:1885:3068)(1885:1885:3068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1984:1984:3207)(1984:1984:3207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1723:1723:2805)(1723:1723:2805))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2434:2434:3770)(2434:2434:3770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1623:1623:2668)(1623:1623:2668))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1868:1868:2887)(1868:1868:2887))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1332:1332:2311)(1332:1332:2311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1702:1702:2693)(1702:1702:2693))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (372:372:696)(372:372:696))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (414:414:723)(414:414:723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1114:1114:1832)(1114:1114:1832))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1109:1109:1827)(1109:1109:1827))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1114:1114:1832)(1114:1114:1832))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[15\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1109:1109:1827)(1109:1109:1827))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (996:996:1685)(996:996:1685))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (899:899:1526)(899:899:1526))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1069:1069:1825)(1069:1069:1825))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1365:1365:2129)(1365:1365:2129))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (854:854:1474)(854:854:1474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1150:1150:1790)(1150:1150:1790))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (843:843:1454)(843:843:1454))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (734:734:1267)(734:734:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (800:800:1403)(800:800:1403))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1083:1083:1861)(1083:1083:1861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1222:1222:2013)(1222:1222:2013))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1053:1053:1715)(1053:1053:1715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (900:900:1559)(900:900:1559))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1484:1484:2324)(1484:1484:2324))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (951:951:1635)(951:951:1635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1143:1143:1788)(1143:1143:1788))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (936:936:1676)(936:936:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (865:865:1469)(865:865:1469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (725:725:1294)(725:725:1294))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (867:867:1518)(867:867:1518))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2153:2153:3421)(2153:2153:3421))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1824:1824:2914)(1824:1824:2914))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (876:876:1521)(876:876:1521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1191:1191:2136)(1191:1191:2136))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1125:1125:1962)(1125:1125:1962))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1372:1372:2335)(1372:1372:2335))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1497:1497:2405)(1497:1497:2405))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1780:1780:2874)(1780:1780:2874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1489:1489:2423)(1489:1489:2423))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1483:1483:2388)(1483:1483:2388))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1443:1443:2347)(1443:1443:2347))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2167:2167:3332)(2167:2167:3332))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1350:1350:2204)(1350:1350:2204))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1594:1594:2435)(1594:1594:2435))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1058:1058:1853)(1058:1058:1853))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (892:892:1540)(892:892:1540))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (118:118:303)(118:118:303))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (247:247:470)(247:247:470))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1582:1582:2606)(1582:1582:2606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1711:1711:2773)(1711:1711:2773))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1582:1582:2606)(1582:1582:2606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[16\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1711:1711:2773)(1711:1711:2773))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1817:1817:3033)(1817:1817:3033))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1554:1554:2598)(1554:1554:2598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1675:1675:2805)(1675:1675:2805))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2341:2341:3713)(2341:2341:3713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1420:1420:2396)(1420:1420:2396))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1731:1731:2727)(1731:1731:2727))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1385:1385:2352)(1385:1385:2352))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1308:1308:2197)(1308:1308:2197))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1345:1345:2304)(1345:1345:2304))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1908:1908:3207)(1908:1908:3207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2043:2043:3361)(2043:2043:3361))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1651:1651:2759)(1651:1651:2759))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1451:1451:2466)(1451:1451:2466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2460:2460:3908)(2460:2460:3908))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1517:1517:2557)(1517:1517:2557))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1724:1724:2725)(1724:1724:2725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1478:1478:2574)(1478:1478:2574))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1319:1319:2216)(1319:1319:2216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1267:1267:2192)(1267:1267:2192))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2085:2085:3500)(2085:2085:3500))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1826:1826:2911)(1826:1826:2911))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2149:2149:3236)(2149:2149:3236))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (522:522:918)(522:522:918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (845:845:1506)(845:845:1506))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (580:580:1048)(580:580:1048))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (626:626:1107)(626:626:1107))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (614:614:1081)(614:614:1081))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (663:663:1200)(663:663:1200))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2326:2326:3594)(2326:2326:3594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1986:1986:3025)(1986:1986:3025))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1342:1342:2177)(1342:1342:2177))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1719:1719:2719)(1719:1719:2719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1715:1715:2649)(1715:1715:2649))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1743:1743:2654)(1743:1743:2654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (844:844:1513)(844:844:1513))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (638:638:1067)(638:638:1067))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1216:1216:2094)(1216:1216:2094))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (478:478:918)(478:478:918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2128:2128:3508)(2128:2128:3508))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2257:2257:3675)(2257:2257:3675))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2128:2128:3508)(2128:2128:3508))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2257:2257:3675)(2257:2257:3675))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (842:842:1436)(842:842:1436))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (763:763:1301)(763:763:1301))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (936:936:1597)(936:936:1597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1106:1106:1718)(1106:1106:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (713:713:1244)(713:713:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (985:985:1536)(985:985:1536))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (708:708:1230)(708:708:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (601:601:1045)(601:601:1045))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (663:663:1177)(663:663:1177))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (868:868:1437)(868:868:1437))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1068:1068:1764)(1068:1068:1764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (916:916:1489)(916:916:1489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (763:763:1333)(763:763:1333))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1225:1225:1913)(1225:1225:1913))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (810:810:1405)(810:810:1405))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (998:998:1554)(998:998:1554))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (801:801:1452)(801:801:1452))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (621:621:1073)(621:621:1073))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (590:590:1070)(590:590:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (964:964:1640)(964:964:1640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:896)(445:445:896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:896)(445:445:896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2242:2242:3599)(2242:2242:3599))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1961:1961:3140)(1961:1961:3140))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1013:1013:1747)(1013:1013:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1327:1327:2361)(1327:1327:2361))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1262:1262:2188)(1262:1262:2188))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1625:1625:2740)(1625:1625:2740))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1633:1633:2630)(1633:1633:2630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1920:1920:3103)(1920:1920:3103))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1623:1623:2654)(1623:1623:2654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1995:1995:3071)(1995:1995:3071))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1583:1583:2576)(1583:1583:2576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2304:2304:3558)(2304:2304:3558))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1487:1487:2443)(1487:1487:2443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1731:1731:2661)(1731:1731:2661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1192:1192:2082)(1192:1192:2082))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1029:1029:1766)(1029:1029:1766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (254:254:525)(254:254:525))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (254:254:525)(254:254:525))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1440:1440:2362)(1440:1440:2362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1440:1440:2362)(1440:1440:2362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1440:1440:2362)(1440:1440:2362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[17\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1440:1440:2362)(1440:1440:2362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1540:1540:2448)(1540:1540:2448))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1382:1382:2202)(1382:1382:2202))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1316:1316:2138)(1316:1316:2138))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1446:1446:2291)(1446:1446:2291))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1550:1550:2334)(1550:1550:2334))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1314:1314:2056)(1314:1314:2056))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1455:1455:2320)(1455:1455:2320))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1800:1800:2893)(1800:1800:2893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1570:1570:2512)(1570:1570:2512))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1654:1654:2629)(1654:1654:2629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1235:1235:1970)(1235:1235:1970))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1285:1285:2041)(1285:1285:2041))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1219:1219:1977)(1219:1219:1977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1406:1406:2226)(1406:1406:2226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1453:1453:2173)(1453:1453:2173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1452:1452:2247)(1452:1452:2247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1455:1455:2320)(1455:1455:2320))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1832:1832:2899)(1832:1832:2899))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1492:1492:2355)(1492:1492:2355))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1416:1416:2236)(1416:1416:2236))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:902)(451:451:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:902)(451:451:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1358:1358:2339)(1358:1358:2339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2044:2044:3239)(2044:2044:3239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2455:2455:3965)(2455:2455:3965))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2348:2348:3803)(2348:2348:3803))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2949:2949:4547)(2949:2949:4547))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2799:2799:4499)(2799:2799:4499))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2741:2741:4409)(2741:2741:4409))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2369:2369:3750)(2369:2369:3750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1292:1292:2142)(1292:1292:2142))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1513:1513:2517)(1513:1513:2517))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1518:1518:2509)(1518:1518:2509))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1884:1884:3093)(1884:1884:3093))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2336:2336:3560)(2336:2336:3560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1664:1664:2729)(1664:1664:2729))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2102:2102:3326)(2102:2102:3326))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2912:2912:4679)(2912:2912:4679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (997:997:1561)(997:997:1561))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (983:983:1529)(983:983:1529))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1277:1277:2118)(1277:1277:2118))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1406:1406:2285)(1406:1406:2285))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1406:1406:2285)(1406:1406:2285))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[9\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1406:1406:2285)(1406:1406:2285))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1297:1297:2201)(1297:1297:2201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1303:1303:2204)(1303:1303:2204))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (983:983:1695)(983:983:1695))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1782)(1045:1045:1782))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1260:1260:2114)(1260:1260:2114))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1311:1311:2235)(1311:1311:2235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1753:1753:2795)(1753:1753:2795))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1163:1163:1950)(1163:1163:1950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1085:1085:1827)(1085:1085:1827))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1185:1185:1977)(1185:1185:1977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1188:1188:1975)(1188:1188:1975))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1281:1281:2170)(1281:1281:2170))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1015:1015:1701)(1015:1015:1701))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1005:1005:1717)(1005:1005:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1163:1163:1953)(1163:1163:1953))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1215:1215:2075)(1215:1215:2075))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1729:1729:2774)(1729:1729:2774))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1077:1077:1785)(1077:1077:1785))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1077:1077:1814)(1077:1077:1814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1292:1292:2181)(1292:1292:2181))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2820:2820:4528)(2820:2820:4528))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2674:2674:4298)(2674:2674:4298))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1727:1727:2906)(1727:1727:2906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2040:2040:3519)(2040:2040:3519))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2257:2257:3818)(2257:2257:3818))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2828:2828:4703)(2828:2828:4703))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2414:2414:3820)(2414:2414:3820))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2976:2976:4699)(2976:2976:4699))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3218:3218:5119)(3218:3218:5119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2883:2883:4473)(2883:2883:4473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2312:2312:3750)(2312:2312:3750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3280:3280:5124)(3280:3280:5124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2250:2250:3630)(2250:2250:3630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2445:2445:3820)(2445:2445:3820))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2455:2455:3935)(2455:2455:3935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2443:2443:3912)(2443:2443:3912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (582:582:938)(582:582:938))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (362:362:710)(362:362:710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1689:1689:2647)(1689:1689:2647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1818:1818:2814)(1818:1818:2814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1689:1689:2647)(1689:1689:2647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[10\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1818:1818:2814)(1818:1818:2814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1847:1847:3107)(1847:1847:3107))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2267:2267:3776)(2267:2267:3776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1526:1526:2594)(1526:1526:2594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1577:1577:2670)(1577:1577:2670))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1810:1810:3020)(1810:1810:3020))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1869:1869:3149)(1869:1869:3149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2740:2740:4422)(2740:2740:4422))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1740:1740:2884)(1740:1740:2884))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1657:1657:2755)(1657:1657:2755))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2257:2257:3576)(2257:2257:3576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1738:1738:2881)(1738:1738:2881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2253:2253:3750)(2253:2253:3750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1558:1558:2600)(1558:1558:2600))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1551:1551:2619)(1551:1551:2619))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1713:1713:2859)(1713:1713:2859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1773:1773:2989)(1773:1773:2989))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2614:2614:4211)(2614:2614:4211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2875)(1736:1736:2875))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1649:1649:2742)(1649:1649:2742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2225:2225:3547)(2225:2225:3547))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3357:3357:5421)(3357:3357:5421))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3211:3211:5191)(3211:3211:5191))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2265:2265:3800)(2265:2265:3800))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2667:2667:4571)(2667:2667:4571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3105:3105:5124)(3105:3105:5124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3772:3772:6255)(3772:3772:6255))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2964:2964:4726)(2964:2964:4726))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3929:3929:6164)(3929:3929:6164))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2462:2462:4001)(2462:2462:4001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3633:3633:5758)(3633:3633:5758))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2862:2862:4656)(2862:2862:4656))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3444:3444:5505)(3444:3444:5505))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2801:2801:4537)(2801:2801:4537))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2984:2984:4715)(2984:2984:4715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3659:3659:5737)(3659:3659:5737))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2932:2932:4690)(2932:2932:4690))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (933:933:1645)(933:933:1645))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (934:934:1638)(934:934:1638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3274:3274:4956)(3274:3274:4956))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3403:3403:5123)(3403:3403:5123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3274:3274:4956)(3274:3274:4956))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[4\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3403:3403:5123)(3403:3403:5123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1017:1017:1743)(1017:1017:1743))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (807:807:1404)(807:807:1404))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (710:710:1244)(710:710:1244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (772:772:1331)(772:772:1331))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (986:986:1656)(986:986:1656))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1028:1028:1761)(1028:1028:1761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1423:1423:2205)(1423:1423:2205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (799:799:1334)(799:799:1334))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (802:802:1360)(802:802:1360))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (907:907:1521)(907:907:1521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (908:908:1517)(908:908:1517))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (785:785:1370)(785:785:1370))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (742:742:1250)(742:742:1250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (732:732:1266)(732:732:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (889:889:1495)(889:889:1495))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (931:931:1600)(931:931:1600))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1407:1407:2184)(1407:1407:2184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (778:778:1308)(778:778:1308))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (788:788:1334)(788:788:1334))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1019:1019:1730)(1019:1019:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2547:2547:4077)(2547:2547:4077))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2401:2401:3847)(2401:2401:3847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1453:1453:2454)(1453:1453:2454))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1767:1767:3068)(1767:1767:3068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1877:1877:3198)(1877:1877:3198))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2342:2342:3913)(2342:2342:3913))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2134:2134:3362)(2134:2134:3362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2400:2400:3850)(2400:2400:3850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2323:2323:3771)(2323:2323:3771))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2655:2655:4087)(2655:2655:4087))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2032:2032:3292)(2032:2032:3292))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2747:2747:4268)(2747:2747:4268))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1971:1971:3173)(1971:1971:3173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2172:2172:3369)(2172:2172:3369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1642:1642:2799)(1642:1642:2799))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2069:2069:3280)(2069:2069:3280))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (551:551:1009)(551:551:1009))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (585:585:1097)(585:585:1097))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (889:889:1479)(889:889:1479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1018:1018:1646)(1018:1018:1646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (889:889:1479)(889:889:1479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[8\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1018:1018:1646)(1018:1018:1646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1917:1917:3202)(1917:1917:3202))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1682:1682:2815)(1682:1682:2815))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1757:1757:2976)(1757:1757:2976))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2579:2579:4103)(2579:2579:4103))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1553:1553:2618)(1553:1553:2618))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1856:1856:2941)(1856:1856:2941))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1512:1512:2568)(1512:1512:2568))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1441:1441:2419)(1441:1441:2419))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1473:1473:2521)(1473:1473:2521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2141:2141:3592)(2141:2141:3592))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2143:2143:3530)(2143:2143:3530))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1779:1779:2976)(1779:1779:2976))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1574:1574:2678)(1574:1574:2678))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2690:2690:4290)(2690:2690:4290))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1650:1650:2779)(1650:1650:2779))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1852:1852:2942)(1852:1852:2942))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1605:1605:2790)(1605:1605:2790))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1453:1453:2439)(1453:1453:2439))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1386:1386:2374)(1386:1386:2374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2673:2673:4264)(2673:2673:4264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1940:1940:3079)(1940:1940:3079))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2250:2250:3426)(2250:2250:3426))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (828:828:1428)(828:828:1428))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1070:1070:1883)(1070:1070:1883))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (467:467:866)(467:467:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (499:499:917)(499:499:917))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (633:633:1127)(633:633:1127))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1318:1318:2120)(1318:1318:2120))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2411:2411:3774)(2411:2411:3774))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2043:2043:3171)(2043:2043:3171))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1457:1457:2369)(1457:1457:2369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1981:1981:3159)(1981:1981:3159))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1821:1821:2850)(1821:1821:2850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1564:1564:2588)(1564:1564:2588))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (972:972:1730)(972:972:1730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (863:863:1444)(863:863:1444))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1317:1317:2286)(1317:1317:2286))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (661:661:1226)(661:661:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2256:2256:3725)(2256:2256:3725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2385:2385:3892)(2385:2385:3892))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2256:2256:3725)(2256:2256:3725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[1\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2385:2385:3892)(2385:2385:3892))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1124:1124:1902)(1124:1124:1902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1028:1028:1744)(1028:1028:1744))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1209:1209:2054)(1209:1209:2054))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1604:1604:2520)(1604:1604:2520))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (996:996:1705)(996:996:1705))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1275:1275:2004)(1275:1275:2004))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (979:979:1679)(979:979:1679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (884:884:1506)(884:884:1506))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (936:936:1628)(936:936:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1179:1179:2022)(1179:1179:2022))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1350:1350:2230)(1350:1350:2230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1190:1190:1941)(1190:1190:1941))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1036:1036:1784)(1036:1036:1784))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1723:1723:2715)(1723:1723:2715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1093:1093:1866)(1093:1093:1866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1288:1288:2022)(1288:1288:2022))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1072:1072:1901)(1072:1072:1901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (895:895:1525)(895:895:1525))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (861:861:1519)(861:861:1519))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1276:1276:2183)(1276:1276:2183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1841:1841:2908)(1841:1841:2908))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2249:2249:3412)(2249:2249:3412))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (739:739:1295)(739:739:1295))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1055:1055:1898)(1055:1055:1898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (989:989:1737)(989:989:1737))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1139:1139:1950)(1139:1139:1950))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1360:1360:2179)(1360:1360:2179))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1583:1583:2506)(1583:1583:2506))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1353:1353:2198)(1353:1353:2198))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1201:1201:1954)(1201:1201:1954))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1310:1310:2119)(1310:1310:2119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2031:2031:3107)(2031:2031:3107))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1039:1039:1689)(1039:1039:1689))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1031:1031:1703)(1031:1031:1703))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (826:826:1469)(826:826:1469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (755:755:1314)(755:755:1314))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (901:901:1588)(901:901:1588))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (255:255:498)(255:255:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1719:1719:2832)(1719:1719:2832))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1848:1848:2999)(1848:1848:2999))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1719:1719:2832)(1719:1719:2832))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[2\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1848:1848:2999)(1848:1848:2999))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2907)(1736:1736:2907))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2038:2038:3395)(2038:2038:3395))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1398:1398:2377)(1398:1398:2377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1454:1454:2458)(1454:1454:2458))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1699:1699:2820)(1699:1699:2820))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1735:1735:2926)(1735:1735:2926))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2842:2842:4567)(2842:2842:4567))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1611:1611:2666)(1611:1611:2666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1520:1520:2529)(1520:1520:2529))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2217:2217:3534)(2217:2217:3534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1627:1627:2681)(1627:1627:2681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2015:2015:3360)(2015:2015:3360))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1430:1430:2383)(1430:1430:2383))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1441:1441:2420)(1441:1441:2420))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1602:1602:2659)(1602:1602:2659))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1639:1639:2766)(1639:1639:2766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1436:1436:2414)(1436:1436:2414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1611:1611:2661)(1611:1611:2661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1512:1512:2516)(1512:1512:2516))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2249:2249:3563)(2249:2249:3563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:897)(446:446:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:897)(446:446:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3229:3229:5204)(3229:3229:5204))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3083:3083:4974)(3083:3083:4974))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2137:2137:3583)(2137:2137:3583))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2539:2539:4354)(2539:2539:4354))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2977:2977:4907)(2977:2977:4907))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3547:3547:5878)(3547:3547:5878))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2833:2833:4506)(2833:2833:4506))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (4593:4593:7093)(4593:4593:7093))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2816:2816:4450)(2816:2816:4450))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3302:3302:5159)(3302:3302:5159))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2731:2731:4436)(2731:2731:4436))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3770:3770:6068)(3770:3770:6068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2669:2669:4316)(2669:2669:4316))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2855:2855:4497)(2855:2855:4497))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3982:3982:6297)(3982:3982:6297))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2800:2800:4469)(2800:2800:4469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (827:827:1411)(827:827:1411))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (799:799:1416)(799:799:1416))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2635:2635:4044)(2635:2635:4044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2764:2764:4211)(2764:2764:4211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2635:2635:4044)(2635:2635:4044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[5\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2764:2764:4211)(2764:2764:4211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1177:1177:1992)(1177:1177:1992))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1065:1065:1814)(1065:1065:1814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (847:847:1470)(847:847:1470))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (908:908:1556)(908:908:1556))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1140:1140:1905)(1140:1140:1905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1169:1169:2004)(1169:1169:2004))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1737:1737:2749)(1737:1737:2749))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (936:936:1560)(936:936:1560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (941:941:1594)(941:941:1594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1043:1043:1746)(1043:1043:1746))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1068:1068:1766)(1068:1068:1766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1043:1043:1780)(1043:1043:1780))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (879:879:1476)(879:879:1476))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (896:896:1519)(896:896:1519))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1043:1043:1744)(1043:1043:1744))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1073:1073:1844)(1073:1073:1844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1713:1713:2728)(1713:1713:2728))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (944:944:1563)(944:944:1563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (933:933:1581)(933:933:1581))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1153:1153:1940)(1153:1153:1940))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:896)(445:445:896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:896)(445:445:896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2684:2684:4303)(2684:2684:4303))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2538:2538:4073)(2538:2538:4073))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1590:1590:2680)(1590:1590:2680))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1903:1903:3293)(1903:1903:3293))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2123:2123:3589)(2123:2123:3589))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2595:2595:4318)(2595:2595:4318))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2274:2274:3591)(2274:2274:3591))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2844:2844:4478)(2844:2844:4478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2466:2466:4017)(2466:2466:4017))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2744:2744:4245)(2744:2744:4245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2172:2172:3521)(2172:2172:3521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (3154:3154:4903)(3154:3154:4903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2110:2110:3401)(2110:2110:3401))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2308:2308:3594)(2308:2308:3594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2291:2291:3695)(2291:2291:3695))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2309:2309:3683)(2309:2309:3683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (116:116:303)(116:116:303))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (116:116:303)(116:116:303))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1043:1043:1728)(1043:1043:1728))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1172:1172:1895)(1172:1172:1895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1043:1043:1728)(1043:1043:1728))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[11\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1172:1172:1895)(1172:1172:1895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1315:1315:2071)(1315:1315:2071))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1245:1245:1976)(1245:1245:1976))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1180:1180:1913)(1180:1180:1913))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1309:1309:2065)(1309:1309:2065))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1330:1330:1969)(1330:1330:1969))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1174:1174:1827)(1174:1174:1827))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1319:1319:2095)(1319:1319:2095))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1681:1681:2685)(1681:1681:2685))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1422:1422:2275)(1422:1422:2275))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1544:1544:2430)(1544:1544:2430))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1122:1122:1762)(1122:1122:1762))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1148:1148:1815)(1148:1148:1815))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1083:1083:1752)(1083:1083:1752))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1297:1297:2028)(1297:1297:2028))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1311:1311:1942)(1311:1311:1942))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1316:1316:2022)(1316:1316:2022))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1319:1319:2095)(1319:1319:2095))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1713:1713:2691)(1713:1713:2691))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1343:1343:2117)(1343:1343:2117))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1306:1306:2037)(1306:1306:2037))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1221:1221:2113)(1221:1221:2113))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1896:1896:3002)(1896:1896:3002))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2315:2315:3736)(2315:2315:3736))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2211:2211:3577)(2211:2211:3577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2826:2826:4320)(2826:2826:4320))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2659:2659:4270)(2659:2659:4270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2604:2604:4183)(2604:2604:4183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2229:2229:3521)(2229:2229:3521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1157:1157:1918)(1157:1157:1918))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1361:1361:2248)(1361:1361:2248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1381:1381:2283)(1381:1381:2283))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1744:1744:2864)(1744:1744:2864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2229:2229:3343)(2229:2229:3343))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1527:1527:2503)(1527:1527:2503))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1962:1962:3097)(1962:1962:3097))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2772:2772:4450)(2772:2772:4450))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (518:518:840)(518:518:840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (679:679:1124)(679:679:1124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1038:1038:1727)(1038:1038:1727))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1167:1167:1894)(1167:1167:1894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1167:1167:1894)(1167:1167:1894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[12\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1167:1167:1894)(1167:1167:1894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (877:877:1534)(877:877:1534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (569:569:1014)(569:569:1014))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (574:574:1019)(574:574:1019))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (635:635:1105)(635:635:1105))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (749:749:1267)(749:749:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (840:840:1407)(840:840:1407))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1254:1254:1960)(1254:1254:1960))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (653:653:1099)(653:653:1099))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (564:564:970)(564:564:970))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (762:762:1284)(762:762:1284))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (768:768:1308)(768:768:1308))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (593:593:1012)(593:593:1012))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (477:477:858)(477:477:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (596:596:1041)(596:596:1041))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (652:652:1106)(652:652:1106))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (605:605:1070)(605:605:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1771:1771:2658)(1771:1771:2658))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (622:622:1063)(622:622:1063))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (664:664:1173)(664:664:1173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ADDRB\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (879:879:1427)(879:879:1427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:902)(451:451:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/CLKB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (451:451:902)(451:451:902))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2411:2411:3852)(2411:2411:3852))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2826:2826:4345)(2826:2826:4345))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<10\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1316:1316:2228)(1316:1316:2228))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<11\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1631:1631:2843)(1631:1631:2843))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<12\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1740:1740:2959)(1740:1740:2959))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<13\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2109:2109:3528)(2109:2109:3528))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<14\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1936:1936:3111)(1936:1936:3111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<15\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2260:2260:3621)(2260:2260:3621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2437:2437:3961)(2437:2437:3961))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2106:2106:3394)(2106:2106:3394))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<4\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1893:1893:3064)(1893:1893:3064))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<5\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2672:2672:4171)(2672:2672:4171))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<6\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2215:2215:3422)(2215:2215:3422))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<7\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2035:2035:3143)(2035:2035:3143))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<8\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1502:1502:2570)(1502:1502:2570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/DIA\<9\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1861:1861:2921)(1861:1861:2921))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENA)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (254:254:533)(254:254:533))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/ENB)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (247:247:470)(247:247:470))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<0\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (904:904:1456)(904:904:1456))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<1\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (904:904:1456)(904:904:1456))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<2\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (775:775:1289)(775:775:1289))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[14\]\.ram\.r\/s6_init\.ram\/TRUE_DP\.PRIM18\.ram\/WEA\<3\>)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (904:904:1456)(904:904:1456))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:906)(455:455:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (943:943:1527)(943:943:1527))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:906)(455:455:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (734:734:1157)(734:734:1157))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:906)(455:455:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (474:474:778)(474:474:778))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:906)(455:455:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (774:774:1249)(774:774:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (454:454:905)(454:454:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1045:1045:1725)(1045:1045:1725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (454:454:905)(454:454:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (852:852:1346)(852:852:1346))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (454:454:905)(454:454:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:957)(577:577:957))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (454:454:905)(454:454:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (892:892:1386)(892:892:1386))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:906)(455:455:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1014:1014:1619)(1014:1014:1619))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:906)(455:455:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (841:841:1297)(841:841:1297))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:906)(455:455:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1012)(642:642:1012))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:906)(455:455:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (747:747:1208)(747:747:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (956:956:1569)(956:956:1569))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1016:1016:1591)(1016:1016:1591))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (591:591:971)(591:591:971))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (845:845:1359)(845:845:1359))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1006:1006:1673)(1006:1006:1673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (994:994:1564)(994:994:1564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (563:563:943)(563:563:943))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (452:452:903)(452:452:903))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (818:818:1318)(818:818:1318))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (943:943:1537)(943:943:1537))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1102:1102:1769)(1102:1102:1769))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (543:543:911)(543:543:911))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:904)(453:453:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (715:715:1151)(715:715:1151))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (447:447:898)(447:447:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (674:674:1140)(674:674:1140))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (447:447:898)(447:447:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (524:524:948)(524:524:948))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (447:447:898)(447:447:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (700:700:1201)(700:700:1201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (447:447:898)(447:447:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (530:530:952)(530:530:952))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (757:757:1321)(757:757:1321))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (768:768:1264)(768:768:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (479:479:834)(479:479:834))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (541:541:916)(541:541:916))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_5_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1882:1882:3001)(1882:1882:3001))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_8_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1872:1872:2957)(1872:1872:2957))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_7_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1794:1794:2819)(1794:1794:2819))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_9_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1610:1610:2561)(1610:1610:2561))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_11_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1630:1630:2567)(1630:1630:2567))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_12_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1689:1689:2692)(1689:1689:2692))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_13_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1673:1673:2637)(1673:1673:2637))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_14_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1642:1642:2580)(1642:1642:2580))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_10_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1680:1680:2631)(1680:1680:2631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_6_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1692:1692:2648)(1692:1692:2648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_15_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1687:1687:2626)(1687:1687:2626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_4_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1899:1899:2996)(1899:1899:2996))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_0_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1771:1771:2809)(1771:1771:2809))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_2_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1778:1778:2850)(1778:1778:2850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_3_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2089:2089:3295)(2089:2089:3295))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_DoutB_1_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2026:2026:3199)(2026:2026:3199))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_11_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1740:1740:2567)(1740:1740:2567))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_0_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1749:1749:2657)(1749:1749:2657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_7_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1833:1833:2778)(1833:1833:2778))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_10_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1753:1753:2716)(1753:1753:2716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_10_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1736:1736:2523)(1736:1736:2523))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_6_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1671:1671:2476)(1671:1671:2476))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_5_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1764:1764:2693)(1764:1764:2693))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_12_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1540:1540:2224)(1540:1540:2224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_4_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1687:1687:2586)(1687:1687:2586))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_8_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1689:1689:2601)(1689:1689:2601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_12_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1636:1636:2461)(1636:1636:2461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_15_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1524:1524:2340)(1524:1524:2340))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_14_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1614:1614:2399)(1614:1614:2399))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_1_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1601:1601:2444)(1601:1601:2444))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_2_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1805:1805:2707)(1805:1805:2707))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_15_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1078:1078:1624)(1078:1078:1624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_14_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1123:1123:1655)(1123:1123:1655))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_3_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1773:1773:2649)(1773:1773:2649))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_11_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1738:1738:2550)(1738:1738:2550))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_13_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1632:1632:2457)(1632:1632:2457))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_13_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1295:1295:1789)(1295:1295:1789))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R1Out_9_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (2209:2209:3189)(2209:2209:3189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_2_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1429:1429:2145)(1429:1429:2145))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_3_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1385:1385:2122)(1385:1385:2122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_5_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1372:1372:2126)(1372:1372:2126))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_7_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1685:1685:2566)(1685:1685:2566))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_1_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1348:1348:2097)(1348:1348:2097))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_9_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1660:1660:2418)(1660:1660:2418))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_0_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1431:1431:2232)(1431:1431:2232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_6_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1525:1525:2330)(1525:1525:2330))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_8_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1689:1689:2443)(1689:1689:2443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_R2Out_4_OBUF\/I)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1448:1448:2261)(1448:1448:2261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_a\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (328:328:834)(328:328:834))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:901)(502:502:901))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (368:368:650)(368:368:650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (512:512:908)(512:512:908))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (357:357:639)(357:357:639))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (553:553:983)(553:553:983))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (560:560:938)(560:560:938))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (661:661:1110)(661:661:1110))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (490:490:875)(490:490:875))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (681:681:1189)(681:681:1189))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (476:476:854)(476:476:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (370:370:661)(370:370:661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (510:510:1069)(510:510:1069))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (601:601:1053)(601:601:1053))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (637:637:1052)(637:637:1052))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (491:491:878)(491:491:878))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (485:485:826)(485:485:826))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (548:548:947)(548:548:947))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:976)(539:539:976))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (560:560:965)(560:560:965))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (587:587:1036)(587:587:1036))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (508:508:915)(508:508:915))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:875)(502:502:875))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (477:477:859)(477:477:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:894)(443:443:894))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (453:453:789)(453:453:789))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (428:428:879)(428:428:879))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (510:510:914)(510:510:914))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (428:428:879)(428:428:879))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (465:465:811)(465:465:811))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (428:428:879)(428:428:879))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (609:609:1069)(609:609:1069))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (428:428:879)(428:428:879))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (454:454:800)(454:454:800))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (825:825:1403)(825:825:1403))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:646)(396:396:646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (502:502:866)(502:502:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:725)(407:407:725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1178)(706:706:1178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (483:483:856)(483:483:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (361:361:658)(361:361:658))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (430:430:881)(430:430:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (479:479:825)(479:479:825))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:874)(423:423:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (707:707:1212)(707:707:1212))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:874)(423:423:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (360:360:604)(360:360:604))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:874)(423:423:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (370:370:664)(370:370:664))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:874)(423:423:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (221:221:427)(221:221:427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:876)(425:425:876))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:876)(425:425:876))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (566:566:982)(566:566:982))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:876)(425:425:876))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (465:465:794)(465:465:794))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:876)(425:425:876))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (543:543:954)(543:543:954))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (431:431:882)(431:431:882))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (718:718:1232)(718:718:1232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (431:431:882)(431:431:882))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (380:380:689)(380:380:689))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (431:431:882)(431:431:882))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (474:474:868)(474:474:868))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (431:431:882)(431:431:882))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (450:450:780)(450:450:780))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (480:480:839)(480:480:839))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (737:737:1278)(737:737:1278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (642:642:1093)(642:642:1093))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:897)(446:446:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (660:660:1169)(660:660:1169))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:897)(446:446:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (623:623:1055)(623:623:1055))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:897)(446:446:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (455:455:804)(455:455:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (446:446:897)(446:446:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (429:429:737)(429:429:737))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (762:762:1335)(762:762:1335))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (775:775:1266)(775:775:1266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (475:475:836)(475:475:836))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (444:444:895)(444:444:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (532:532:904)(532:532:904))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (884:884:1478)(884:884:1478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (659:659:1079)(659:659:1079))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (519:519:906)(519:519:906))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (442:442:893)(442:442:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (512:512:867)(512:512:867))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (447:447:898)(447:447:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (731:731:1251)(731:731:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (447:447:898)(447:447:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (756:756:1261)(756:756:1261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (447:447:898)(447:447:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (358:358:643)(358:358:643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (447:447:898)(447:447:898))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_0\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (479:479:812)(479:479:812))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:890)(439:439:890))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (706:706:1196)(706:706:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:890)(439:439:890))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (685:685:1186)(685:685:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (439:439:890)(439:439:890))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (751:751:1267)(751:751:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (547:547:947)(547:547:947))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (123:123:255)(123:123:255))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (257:257:466)(257:257:466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_30_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_30_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (471:471:856)(471:471:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_30_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_29_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_29_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (494:494:1051)(494:494:1051))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_29_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_29_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (470:470:825)(470:470:825))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (265:265:461)(265:265:461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (585:585:1023)(585:585:1023))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (233:233:453)(233:233:453))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (325:325:585)(325:325:585))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (503:503:866)(503:503:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (237:237:434)(237:237:434))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (352:352:633)(352:352:633))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (261:261:469)(261:261:469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (778:778:1304)(778:778:1304))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (385:385:658)(385:385:658))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (510:510:870)(510:510:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (626:626:1076)(626:626:1076))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (614:614:1063)(614:614:1063))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (356:356:640)(356:356:640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_27\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (395:395:846)(395:395:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_26\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (395:395:846)(395:395:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_24\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (395:395:846)(395:395:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_22\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (395:395:846)(395:395:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (371:371:669)(371:371:669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (822:822:1431)(822:822:1431))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (555:555:935)(555:555:935))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (577:577:1019)(577:577:1019))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PS_FSM_FFd3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PS_FSM_FFd3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (478:478:851)(478:478:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PS_FSM_FFd2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PS_FSM_FFd2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1085:1085:1560)(1085:1085:1560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PS_FSM_FFd1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/PS_FSM_FFd1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (207:207:392)(207:207:392))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_25\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_28\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_28\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (366:366:830)(366:366:830))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_28_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_28_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (237:237:662)(237:237:662))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_28_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_28_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (214:214:423)(214:214:423))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:724)(404:404:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (885:885:1444)(885:885:1444))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (357:357:630)(357:357:630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:851)(400:400:851))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (392:392:671)(392:392:671))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (409:409:735)(409:409:735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:673)(394:394:673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (228:228:431)(228:228:431))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (464:464:843)(464:464:843))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (288:288:533)(288:288:533))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (396:396:847)(396:396:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (525:525:927)(525:525:927))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (229:229:438)(229:229:438))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (106:106:233)(106:106:233))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_31\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_30\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_30\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (916:916:1380)(916:916:1380))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_29\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_29\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (144:144:479)(144:144:479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (854:854:1469)(854:854:1469))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (518:518:884)(518:518:884))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:780)(443:443:780))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (323:323:616)(323:323:616))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (615:615:1053)(615:615:1053))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (336:336:610)(336:336:610))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (868:868:1486)(868:868:1486))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (454:454:791)(454:454:791))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R11_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (507:507:850)(507:507:850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (401:401:852)(401:401:852))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (273:273:474)(273:273:474))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (401:401:852)(401:401:852))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (445:445:819)(445:445:819))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (401:401:852)(401:401:852))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (354:354:654)(354:354:654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (401:401:852)(401:401:852))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (420:420:871)(420:420:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (449:449:811)(449:449:811))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (420:420:871)(420:420:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (518:518:893)(518:518:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (420:420:871)(420:420:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (374:374:694)(374:374:694))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (420:420:871)(420:420:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R2_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (440:440:763)(440:440:763))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (562:562:1012)(562:562:1012))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_0\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R14_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (644:644:1099)(644:644:1099))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:874)(423:423:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (650:650:1161)(650:650:1161))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:874)(423:423:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (328:328:598)(328:328:598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:874)(423:423:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (366:366:654)(366:366:654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:874)(423:423:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (326:326:596)(326:326:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (677:677:1161)(677:677:1161))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (100:100:232)(100:100:232))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (334:334:619)(334:334:619))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (418:418:869)(418:418:869))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1126:1126:1756)(1126:1126:1756))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (682:682:1175)(682:682:1175))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (498:498:862)(498:498:862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (419:419:870)(419:419:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R15_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:951)(539:539:951))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_7\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (454:454:805)(454:454:805))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_6\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_6\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (356:356:628)(356:356:628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (354:354:635)(354:354:635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (714:714:1085)(714:714:1085))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (541:541:823)(541:541:823))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_7\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (406:406:857)(406:406:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R1_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (567:567:857)(567:567:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_23\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_19\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_21\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_20\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_18\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_17\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_16\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:855)(404:404:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (436:436:708)(436:436:708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (437:437:718)(437:437:718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (443:443:725)(443:443:725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:708)(415:415:708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (779:779:1305)(779:779:1305))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (539:539:897)(539:539:897))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (467:467:970)(467:467:970))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (523:523:913)(523:523:913))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (1033:1033:1741)(1033:1033:1741))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (647:647:1102)(647:647:1102))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (521:521:878)(521:521:878))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (417:417:868)(417:417:868))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (689:689:1208)(689:689:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (417:417:868)(417:417:868))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (258:258:470)(258:258:470))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (417:417:868)(417:417:868))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (402:402:722)(402:402:722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (417:417:868)(417:417:868))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R10_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (263:263:475)(263:263:475))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (687:687:1201)(687:687:1201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (372:372:681)(372:372:681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (400:400:715)(400:400:715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R6_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (377:377:686)(377:377:686))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (573:573:990)(573:573:990))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:673)(394:394:673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (286:286:504)(286:286:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (413:413:864)(413:413:864))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R3_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (390:390:669)(390:390:669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_4\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (412:412:863)(412:412:863))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_4\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (628:628:1079)(628:628:1079))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_5\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (412:412:863)(412:412:863))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_5\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (657:657:1121)(657:657:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_3\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (412:412:863)(412:412:863))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_3\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (633:633:1084)(633:633:1084))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (411:411:862)(411:411:862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (409:409:765)(409:409:765))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (411:411:862)(411:411:862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (491:491:834)(491:491:834))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (411:411:862)(411:411:862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:709)(394:394:709))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (411:411:862)(411:411:862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (487:487:830)(487:487:830))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (393:393:688)(393:393:688))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (886:886:1445)(886:886:1445))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (511:511:869)(511:511:869))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (410:410:861)(410:410:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (418:418:697)(418:418:697))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:875)(424:424:875))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (721:721:1249)(721:721:1249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:875)(424:424:875))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (548:548:938)(548:548:938))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:875)(424:424:875))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (429:429:775)(429:429:775))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (424:424:875)(424:424:875))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (553:553:943)(553:553:943))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (584:584:1010)(584:584:1010))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (527:527:917)(527:527:917))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (616:616:1104)(616:616:1104))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (532:532:922)(532:532:922))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (418:418:869)(418:418:869))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (692:692:1215)(692:692:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (418:418:869)(418:418:869))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (513:513:891)(513:513:891))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (418:418:869)(418:418:869))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (508:508:899)(508:508:899))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (418:418:869)(418:418:869))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R13_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (518:518:896)(518:518:896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (493:493:852)(493:493:852))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (864:864:1464)(864:864:1464))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (517:517:887)(517:517:887))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R8_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (519:519:871)(519:519:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (420:420:871)(420:420:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (416:416:730)(416:416:730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (420:420:871)(420:420:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (423:423:743)(423:423:743))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (420:420:871)(420:420:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R0_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (421:421:735)(421:421:735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (525:525:930)(525:525:930))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (354:354:621)(354:354:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (360:360:666)(360:360:666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (351:351:618)(351:351:618))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (428:428:769)(428:428:769))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (374:374:653)(374:374:653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (457:457:827)(457:457:827))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R4_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (365:365:644)(365:365:644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (433:433:753)(433:433:753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (743:743:1226)(743:743:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (367:367:640)(367:367:640))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (403:403:854)(403:403:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R5_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (261:261:464)(261:261:464))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (350:350:624)(350:350:624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (716:716:1225)(716:716:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (469:469:806)(469:469:806))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R7_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (376:376:643)(376:376:643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_15\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_15\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (544:544:940)(544:544:940))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_14\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_14\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (813:813:1386)(813:813:1386))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_13\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_13\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (566:566:967)(566:566:967))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_12\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (408:408:859)(408:408:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R12_12\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (372:372:651)(372:372:651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_31_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_31_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (570:570:1193)(570:570:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_31_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (407:407:858)(407:407:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/Instruction_31_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (547:547:954)(547:547:954))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (405:405:856)(405:405:856))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_a\.A\/sel_pipe_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (669:669:1151)(669:669:1151))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_2\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (412:412:863)(412:412:863))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_2\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (637:637:1090)(637:637:1090))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_1\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (412:412:863)(412:412:863))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ram\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/has_mux_b\.B\/sel_pipe_1\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (425:425:729)(425:425:729))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_11\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_11\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (709:709:1221)(709:709:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_10\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_10\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (394:394:708)(394:394:708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_9\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_9\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (428:428:743)(428:428:743))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_8\/CLK)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (415:415:866)(415:415:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Core\/RF\/R9_8\/IN)
      (DELAY
        (PATHPULSE (115))
        (ABSOLUTE
          (IOPATH I O (404:404:727)(404:404:727))
        )
      )
  )
)
