digraph "CFG for '_Z29dirtyFixWindowsVarScaleKernelPfS_S_S_ifff' function" {
	label="CFG for '_Z29dirtyFixWindowsVarScaleKernelPfS_S_S_ifff' function";

	Node0x5eb7da0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = shl i32 %9, 4\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = add i32 %10, %11\l  %13 = shl nsw i32 %4, 1\l  %14 = icmp slt i32 %12, %13\l  br i1 %14, label %15, label %80\l|{<s0>T|<s1>F}}"];
	Node0x5eb7da0:s0 -> Node0x5eb9610;
	Node0x5eb7da0:s1 -> Node0x5eb96a0;
	Node0x5eb9610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%15:\l15:                                               \l  %16 = icmp slt i32 %12, %4\l  br i1 %16, label %17, label %48\l|{<s0>T|<s1>F}}"];
	Node0x5eb9610:s0 -> Node0x5eb7e30;
	Node0x5eb9610:s1 -> Node0x5eb9980;
	Node0x5eb7e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%17:\l17:                                               \l  %18 = fsub contract float 1.000000e+00, %5\l  %19 = fadd contract float %5, -1.000000e+00\l  %20 = sext i32 %12 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %23 = tail call float @llvm.minnum.f32(float %19, float %22)\l  %24 = tail call float @llvm.maxnum.f32(float %18, float %23)\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %20\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %27 = tail call float @llvm.minnum.f32(float %19, float %26)\l  %28 = tail call float @llvm.maxnum.f32(float %18, float %27)\l  %29 = fadd contract float %24, %7\l  %30 = fpext float %29 to double\l  %31 = fadd contract double %30, 0xBFEFAE147AE147AE\l  %32 = fpext float %28 to double\l  %33 = fcmp contract ogt double %31, %32\l  br i1 %33, label %34, label %45\l|{<s0>T|<s1>F}}"];
	Node0x5eb7e30:s0 -> Node0x5eb9900;
	Node0x5eb7e30:s1 -> Node0x5ebc350;
	Node0x5eb9900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%34:\l34:                                               \l  %35 = fadd contract float %24, %28\l  %36 = fmul contract float %35, 5.000000e-01\l  %37 = fpext float %36 to double\l  %38 = fpext float %7 to double\l  %39 = fadd contract double %38, -9.000000e-01\l  %40 = fmul contract double %39, 5.000000e-01\l  %41 = fsub contract double %37, %40\l  %42 = fptrunc double %41 to float\l  %43 = fadd contract double %40, %37\l  %44 = fptrunc double %43 to float\l  br label %45\l}"];
	Node0x5eb9900 -> Node0x5ebc350;
	Node0x5ebc350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%45:\l45:                                               \l  %46 = phi float [ %44, %34 ], [ %28, %17 ]\l  %47 = phi float [ %42, %34 ], [ %24, %17 ]\l  store float %47, float addrspace(1)* %21, align 4, !tbaa !5\l  store float %46, float addrspace(1)* %25, align 4, !tbaa !5\l  br label %80\l}"];
	Node0x5ebc350 -> Node0x5eb96a0;
	Node0x5eb9980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%48:\l48:                                               \l  %49 = sub nsw i32 %12, %4\l  %50 = fsub contract float 1.000000e+00, %6\l  %51 = fadd contract float %6, -1.000000e+00\l  %52 = sext i32 %49 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %2, i64 %52\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %55 = tail call float @llvm.minnum.f32(float %51, float %54)\l  %56 = tail call float @llvm.maxnum.f32(float %50, float %55)\l  %57 = getelementptr inbounds float, float addrspace(1)* %3, i64 %52\l  %58 = load float, float addrspace(1)* %57, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %59 = tail call float @llvm.minnum.f32(float %51, float %58)\l  %60 = tail call float @llvm.maxnum.f32(float %50, float %59)\l  %61 = fadd contract float %56, %7\l  %62 = fpext float %61 to double\l  %63 = fadd contract double %62, 0xBFEFAE147AE147AE\l  %64 = fpext float %60 to double\l  %65 = fcmp contract ogt double %63, %64\l  br i1 %65, label %66, label %77\l|{<s0>T|<s1>F}}"];
	Node0x5eb9980:s0 -> Node0x5ebc190;
	Node0x5eb9980:s1 -> Node0x5ebc1e0;
	Node0x5ebc190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%66:\l66:                                               \l  %67 = fadd contract float %56, %60\l  %68 = fmul contract float %67, 5.000000e-01\l  %69 = fpext float %68 to double\l  %70 = fpext float %7 to double\l  %71 = fadd contract double %70, -9.000000e-01\l  %72 = fmul contract double %71, 5.000000e-01\l  %73 = fsub contract double %69, %72\l  %74 = fptrunc double %73 to float\l  %75 = fadd contract double %72, %69\l  %76 = fptrunc double %75 to float\l  br label %77\l}"];
	Node0x5ebc190 -> Node0x5ebc1e0;
	Node0x5ebc1e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%77:\l77:                                               \l  %78 = phi float [ %76, %66 ], [ %60, %48 ]\l  %79 = phi float [ %74, %66 ], [ %56, %48 ]\l  store float %79, float addrspace(1)* %53, align 4, !tbaa !5\l  store float %78, float addrspace(1)* %57, align 4, !tbaa !5\l  br label %80\l}"];
	Node0x5ebc1e0 -> Node0x5eb96a0;
	Node0x5eb96a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%80:\l80:                                               \l  ret void\l}"];
}
