

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Tue Dec 17 16:26:12 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16993|  16993|  16993|  16993|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  16992|  16992|      2124|          -|          -|     8|    no    |
        | + Loop 1.1          |   2121|   2121|       303|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1      |    301|    301|        43|          -|          -|     7|    no    |
        |   +++ Loop 1.1.1.1  |     40|     40|         5|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    246|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      28|     17|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|     232|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     260|    379|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U48  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|     8|   13|     1|          104|
    |SeparableConv2D_2_w_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s  |        0|  15|  15|    64|   15|     1|          960|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  28|  17|    72|   28|     2|         1064|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |buffer_2_fu_355_p2   |     +    |      0|  0|  23|          16|          16|
    |in_d_1_fu_280_p2     |     +    |      0|  0|  13|           4|           1|
    |next_mul2_fu_178_p2  |     +    |      0|  0|  15|           9|           6|
    |next_mul_fu_290_p2   |     +    |      0|  0|  15|           9|           6|
    |out_d_2_fu_190_p2    |     +    |      0|  0|  13|           4|           1|
    |out_h_2_fu_222_p2    |     +    |      0|  0|  12|           3|           1|
    |out_w_2_fu_260_p2    |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_315_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_17_fu_323_p2     |     +    |      0|  0|  14|          10|          10|
    |tmp_19_fu_305_p2     |     +    |      0|  0|  14|          10|          10|
    |tmp_21_fu_310_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_fu_296_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_13_fu_244_p2     |     -    |      0|  0|  15|           7|           7|
    |exitcond1_fu_254_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond2_fu_216_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond3_fu_184_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_274_p2   |   icmp   |      0|  0|  11|           4|           5|
    |buffer_1_fu_373_p3   |  select  |      0|  0|  15|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 246|         112|          96|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |buffer1_reg_142   |   9|          2|   16|         32|
    |in_d_reg_152      |   9|          2|    4|          8|
    |out_d_reg_98      |   9|          2|    4|          8|
    |out_h_reg_120     |   9|          2|    3|          6|
    |out_w_reg_131     |   9|          2|    3|          6|
    |phi_mul1_reg_109  |   9|          2|    9|         18|
    |phi_mul_reg_163   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 116|         26|   49|        108|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_2_w_3_reg_517  |  15|   0|   15|          0|
    |ap_CS_fsm                      |  11|   0|   11|          0|
    |buffer1_reg_142                |  16|   0|   16|          0|
    |buffer_cast_reg_433            |  16|   0|   16|          0|
    |in_d_1_reg_477                 |   4|   0|    4|          0|
    |in_d_reg_152                   |   4|   0|    4|          0|
    |input_load_reg_512             |  16|   0|   16|          0|
    |next_mul2_reg_405              |   9|   0|    9|          0|
    |next_mul_reg_482               |   9|   0|    9|          0|
    |out_d_2_reg_413                |   4|   0|    4|          0|
    |out_d_reg_98                   |   4|   0|    4|          0|
    |out_h_2_reg_441                |   3|   0|    3|          0|
    |out_h_reg_120                  |   3|   0|    3|          0|
    |out_w_2_reg_459                |   3|   0|    3|          0|
    |out_w_reg_131                  |   3|   0|    3|          0|
    |phi_mul1_cast_reg_400          |   9|   0|   10|          1|
    |phi_mul1_reg_109               |   9|   0|    9|          0|
    |phi_mul_reg_163                |   9|   0|    9|          0|
    |tmp_12_reg_428                 |   3|   0|    6|          3|
    |tmp_13_reg_446                 |   7|   0|    7|          0|
    |tmp_14_reg_423                 |   3|   0|    3|          0|
    |tmp_17_reg_497                 |  10|   0|   10|          0|
    |tmp_19_reg_487                 |  10|   0|   10|          0|
    |tmp_21_reg_492                 |   6|   0|    6|          0|
    |tmp_22_cast_reg_451            |  10|   0|   10|          0|
    |tmp_23_cast4_reg_464           |   3|   0|    7|          4|
    |tmp_23_cast_reg_469            |   3|   0|    9|          6|
    |tmp_23_reg_522                 |  30|   0|   30|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 232|   0|  246|         14|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

