{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728034965263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728034965264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 12:42:45 2024 " "Processing started: Fri Oct 04 12:42:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728034965264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1728034965264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_3 -c lab4_3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_3 -c lab4_3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1728034965264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1728034966053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1728034966054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_3 " "Found entity 1: lab4_3" {  } { { "lab4_3.sv" "" { Text "D:/repos/verilog/lab4/lab4_3/lab4_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728034975013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728034975013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Found entity 1: lab4_1" {  } { { "lab4_1.sv" "" { Text "D:/repos/verilog/lab4/lab4_3/lab4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728034975017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728034975017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_2 " "Found entity 1: lab4_2" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_3/lab4_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728034975020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728034975020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_3 " "Elaborating entity \"lab4_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1728034975056 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lab4_3.sv(45) " "Verilog HDL warning at lab4_3.sv(45): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "lab4_3.sv" "" { Text "D:/repos/verilog/lab4/lab4_3/lab4_3.sv" 45 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1728034975057 "|lab4_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_1 lab4_1:divider " "Elaborating entity \"lab4_1\" for hierarchy \"lab4_1:divider\"" {  } { { "lab4_3.sv" "divider" { Text "D:/repos/verilog/lab4/lab4_3/lab4_3.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728034975058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_2 lab4_2:counter " "Elaborating entity \"lab4_2\" for hierarchy \"lab4_2:counter\"" {  } { { "lab4_3.sv" "counter" { Text "D:/repos/verilog/lab4/lab4_3/lab4_3.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1728034975060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4_2.sv(22) " "Verilog HDL assignment warning at lab4_2.sv(22): truncated value with size 32 to match size of target (7)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_3/lab4_2.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728034975061 "|lab4_3|lab4_2:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4_2.sv(31) " "Verilog HDL assignment warning at lab4_2.sv(31): truncated value with size 32 to match size of target (7)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_3/lab4_2.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728034975061 "|lab4_3|lab4_2:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4_2.sv(35) " "Verilog HDL assignment warning at lab4_2.sv(35): truncated value with size 32 to match size of target (7)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_3/lab4_2.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728034975061 "|lab4_3|lab4_2:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4_2.sv(37) " "Verilog HDL assignment warning at lab4_2.sv(37): truncated value with size 32 to match size of target (7)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_3/lab4_2.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728034975061 "|lab4_3|lab4_2:counter"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728034975120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 12:42:55 2024 " "Processing ended: Fri Oct 04 12:42:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728034975120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728034975120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728034975120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1728034975120 ""}
