From 4cd3955a69be423a48eefccc27442c148ece8ffd Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Sun, 20 Oct 2024 15:51:12 +0200
Subject: [PATCH 13/13] lx2160acex6: add configuration for 2.2GHz binned soc

Signed-off-by: Josua Mayer <josua@solid-run.com>
---
 .../evb/rcw_2200_750_3200_3_3_2_auto.rcw      | 22 +++++++++++++++++++
 1 file changed, 22 insertions(+)
 create mode 100644 lx2160acex6_rev2/evb/rcw_2200_750_3200_3_3_2_auto.rcw

diff --git a/lx2160acex6_rev2/evb/rcw_2200_750_3200_3_3_2_auto.rcw b/lx2160acex6_rev2/evb/rcw_2200_750_3200_3_3_2_auto.rcw
new file mode 100644
index 0000000..a66d4ec
--- /dev/null
+++ b/lx2160acex6_rev2/evb/rcw_2200_750_3200_3_3_2_auto.rcw
@@ -0,0 +1,22 @@
+/*
+ * SerDes Protocol 1 -  3
+ * SerDes Protocol 2 -  3
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ */
+
+#define LX_SR 2
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex6_rev2/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_3.rcwi>
+#include <../lx2160acex7/include/SD2_3.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex6_rev2/include/common_pbi.rcwi>
-- 
2.43.0

