
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v' to AST representation.
Generating RTLIL representation for module `\datapath'.
Warning: Replacing memory \key with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:372
Warning: Replacing memory \key_host with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:371
Warning: Replacing memory \col with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:304
Warning: Replacing memory \bkp_1 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:240
Warning: Replacing memory \bkp with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:239
Warning: Replacing memory \iv with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:238
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:192.1-205.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:325.1-340.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:404.1-417.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\mix_columns'.
Generating RTLIL representation for module `\key_expander'.
Generating RTLIL representation for module `\sBox'.
Generating RTLIL representation for module `\sBox_8'.
Generating RTLIL representation for module `\shift_rows'.
Generating RTLIL representation for module `\data_swap'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: data_swap           
root of   0 design levels: shift_rows          
root of   0 design levels: sBox_8              
root of   1 design levels: sBox                
root of   0 design levels: key_expander        
root of   0 design levels: mix_columns         
root of   2 design levels: datapath            
Automatically selected datapath as design top module.

2.2. Analyzing design hierarchy..
Top module:  \datapath
Used module:     \mix_columns
Used module:     \key_expander
Used module:     \sBox
Used module:         \sBox_8
Used module:     \shift_rows
Used module:     \data_swap

2.3. Analyzing design hierarchy..
Top module:  \datapath
Used module:     \mix_columns
Used module:     \key_expander
Used module:     \sBox
Used module:         \sBox_8
Used module:     \shift_rows
Used module:     \data_swap
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
Found and cleaned up 1 empty switch in `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63'.
Cleaned up 6 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$658 in module data_swap.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$658 in module data_swap.
Marked 20 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:678$250 in module key_expander.
Marked 20 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:665$219 in module key_expander.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$119 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$111 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$103 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$95 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$93 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$91 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$89 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$87 in module datapath.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:428$52 in module datapath.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:404$49 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:404$49 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:325$35 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:280$29 in module datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:211$16 in module datapath.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:192$4 in module datapath.
Removed a total of 2 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 371 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$119'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$111'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$103'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$95'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$93'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$91'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$89'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$87'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63'.
Found async reset \rst_n in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$661'.
Creating decoders for process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$658'.
     1/1: $1$mem2reg_rd$\words$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:1063$657_DATA[31:0]$660
Creating decoders for process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:952$331'.
Creating decoders for process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
Creating decoders for process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:678$250'.
     1/20: $20\rc_inv[7:0]
     2/20: $19\rc_inv[7:0]
     3/20: $18\rc_inv[7:0]
     4/20: $17\rc_inv[7:0]
     5/20: $16\rc_inv[7:0]
     6/20: $15\rc_inv[7:0]
     7/20: $14\rc_inv[7:0]
     8/20: $13\rc_inv[7:0]
     9/20: $12\rc_inv[7:0]
    10/20: $11\rc_inv[7:0]
    11/20: $10\rc_inv[7:0]
    12/20: $9\rc_inv[7:0]
    13/20: $8\rc_inv[7:0]
    14/20: $7\rc_inv[7:0]
    15/20: $6\rc_inv[7:0]
    16/20: $5\rc_inv[7:0]
    17/20: $4\rc_inv[7:0]
    18/20: $3\rc_inv[7:0]
    19/20: $2\rc_inv[7:0]
    20/20: $1\rc_inv[7:0]
Creating decoders for process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:665$219'.
     1/20: $20\rc_dir[7:0]
     2/20: $19\rc_dir[7:0]
     3/20: $18\rc_dir[7:0]
     4/20: $17\rc_dir[7:0]
     5/20: $16\rc_dir[7:0]
     6/20: $15\rc_dir[7:0]
     7/20: $14\rc_dir[7:0]
     8/20: $13\rc_dir[7:0]
     9/20: $12\rc_dir[7:0]
    10/20: $11\rc_dir[7:0]
    11/20: $10\rc_dir[7:0]
    12/20: $9\rc_dir[7:0]
    13/20: $8\rc_dir[7:0]
    14/20: $7\rc_dir[7:0]
    15/20: $6\rc_dir[7:0]
    16/20: $5\rc_dir[7:0]
    17/20: $4\rc_dir[7:0]
    18/20: $3\rc_dir[7:0]
    19/20: $2\rc_dir[7:0]
    20/20: $1\rc_dir[7:0]
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$200'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$190'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$180'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$171'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$162'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$153'.
Creating decoders for process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$144'.
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$119'.
     1/2: $0\key[0][31:0]
     2/2: $0\key_host[0][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$111'.
     1/2: $0\key[1][31:0]
     2/2: $0\key_host[1][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$103'.
     1/2: $0\key[2][31:0]
     2/2: $0\key_host[2][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$95'.
     1/2: $0\key[3][31:0]
     2/2: $0\key_host[3][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$93'.
     1/1: $0\col[0][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$91'.
     1/1: $0\col[1][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$89'.
     1/1: $0\col[2][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$87'.
     1/1: $0\col[3][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78'.
     1/3: $0\bkp_1[3][31:0]
     2/3: $0\bkp[3][31:0]
     3/3: $0\iv[3][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73'.
     1/3: $0\bkp_1[2][31:0]
     2/3: $0\bkp[2][31:0]
     3/3: $0\iv[2][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68'.
     1/3: $0\bkp_1[1][31:0]
     2/3: $0\bkp[1][31:0]
     3/3: $0\iv[1][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63'.
     1/3: $0\bkp_1[0][31:0]
     2/3: $0\bkp[0][31:0]
     3/3: $0\iv[0][31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
     1/15: $0\last_round_pp2[0:0]
     2/15: $0\last_round_pp1[0:0]
     3/15: $0\rk_out_sel_pp2[0:0]
     4/15: $0\rk_out_sel_pp1[0:0]
     5/15: $0\rk_sel_pp2[1:0]
     6/15: $0\rk_sel_pp1[1:0]
     7/15: $0\key_out_sel_pp2[1:0]
     8/15: $0\key_out_sel_pp1[1:0]
     9/15: $0\round_pp1[3:0]
    10/15: $0\key_sel_pp1[0:0]
    11/15: $0\col_sel_pp2[1:0]
    12/15: $0\col_sel_pp1[1:0]
    13/15: $0\key_en_pp1[3:0]
    14/15: $0\col_en_cnt_unit_pp2[3:0]
    15/15: $0\col_en_cnt_unit_pp1[3:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:428$52'.
     1/1: $1\add_rd_key_in[31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:404$49'.
     1/1: $1\key_mux_out[31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:354$38'.
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:325$35'.
     1/1: $1\sbox_input[31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:280$29'.
     1/1: $1\col_in[127:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:211$16'.
     1/1: $1\data_in[31:0]
Creating decoders for process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:192$4'.
     1/8: $4\bkp_mux_out[31:0]
     2/8: $4\iv_mux_out[31:0]
     3/8: $3\bkp_mux_out[31:0]
     4/8: $3\iv_mux_out[31:0]
     5/8: $2\bkp_mux_out[31:0]
     6/8: $2\iv_mux_out[31:0]
     7/8: $1\bkp_mux_out[31:0]
     8/8: $1\iv_mux_out[31:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\data_swap.\words[0]' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$661'.
No latch inferred for signal `\data_swap.\words[1]' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$661'.
No latch inferred for signal `\data_swap.\words[2]' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$661'.
No latch inferred for signal `\data_swap.\words[3]' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$661'.
No latch inferred for signal `\data_swap.$mem2reg_rd$\words$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:1063$657_DATA' from process `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$658'.
No latch inferred for signal `\shift_rows.\state[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_l[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[0]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[1]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[2]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[3]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[4]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[5]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[6]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[7]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[8]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[9]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[10]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[11]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[12]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[13]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[14]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\shift_rows.\state_sft_r[15]' from process `\shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$311.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:961$328.r10' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$310.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:960$327.r10' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$309.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$314.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$314.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$314.c' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$314.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$314.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$314.out_gf_mul4_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$314.out_gf_mul4_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:958$314.out_gf_inv4_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.out_gf_mul_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.out_gf_sq2_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.in_sq2_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.xor_in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:881$315.xor_in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_sq_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:787$316.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_sq_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:787$316.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:788$317.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:788$317.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:788$317.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:788$317.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:788$317.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:789$318.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:789$318.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:789$318.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:789$318.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:789$318.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.in1_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.in1_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.in2_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.in2_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.xor_in1_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.xor_in2_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.out_gf_mul_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:882$319.out_gf_mul_scl_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$320.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$320.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$320.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$320.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$320.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$321.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$321.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$321.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$321.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$321.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$322.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$322.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$322.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$322.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$322.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$322.nand_in1_in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$322.nand_in3_in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.in1_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.in1_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.in2_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.in2_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.xor_in1_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.xor_in2_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.out_gf_mul_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:883$323.out_gf_mul_scl_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$324.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$324.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$324.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$324.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:836$324.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$325.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$325.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$325.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$325.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:837$325.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$326.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$326.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$326.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$326.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$326.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$326.nand_in1_in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:838$326.nand_in3_in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:950$308.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:950$313.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:950$313.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:950$313.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:950$313.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:950$313.c1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:950$313.c2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:950$313.c3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$307.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.enc' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:947$312.dec' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
No latch inferred for signal `\key_expander.\key[0]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
No latch inferred for signal `\key_expander.\key[1]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
No latch inferred for signal `\key_expander.\key[2]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
No latch inferred for signal `\key_expander.\key[3]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
No latch inferred for signal `\key_expander.\rot_in[0]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
No latch inferred for signal `\key_expander.\rot_in[1]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
No latch inferred for signal `\key_expander.\rot_in[2]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
No latch inferred for signal `\key_expander.\rot_in[3]' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
No latch inferred for signal `\key_expander.\rc_inv' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:678$250'.
No latch inferred for signal `\key_expander.\RC_INV.i' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:678$250'.
No latch inferred for signal `\key_expander.\rc_dir' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:665$219'.
No latch inferred for signal `\key_expander.\RC_DIR.i' from process `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:665$219'.
No latch inferred for signal `\mix_columns.\col[0]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\col[1]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\col[2]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\col[3]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\sum_p[0]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\sum_p[1]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\sum_p[2]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\sum_p[3]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\y[0]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\y[1]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\y[2]' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:583$133.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$200'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:583$140.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$200'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:583$140.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$200'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:582$132.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$190'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:582$139.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$190'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:582$139.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$190'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:581$131.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$180'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:581$138.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$180'.
No latch inferred for signal `\mix_columns.\aes_mult_04$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:581$138.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$180'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$130.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$171'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$137.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$171'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$137.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$171'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$129.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$162'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$136.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$162'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$136.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$162'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$128.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$153'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$135.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$153'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$135.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$153'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$127.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$144'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$134.$result' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$144'.
No latch inferred for signal `\mix_columns.\aes_mult_02$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:574$134.data_in' from process `\mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$144'.
No latch inferred for signal `\datapath.\add_rd_key_in' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:428$52'.
No latch inferred for signal `\datapath.\key_mux_out' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:404$49'.
No latch inferred for signal `\datapath.\sbox_input' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:325$35'.
No latch inferred for signal `\datapath.\col_in' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:280$29'.
No latch inferred for signal `\datapath.\data_in' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:211$16'.
No latch inferred for signal `\datapath.\iv_mux_out' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:192$4'.
No latch inferred for signal `\datapath.\bkp_mux_out' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:192$4'.
No latch inferred for signal `\datapath.\IV_BKP_MUX.i' from process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:192$4'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sBox_8.\out_gf_pp' using process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:952$331'.
  created $dff cell `$procdff$955' with positive edge clock.
Creating register for signal `\sBox_8.\base_new_pp' using process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:952$331'.
  created $dff cell `$procdff$956' with positive edge clock.
Creating register for signal `\datapath.\key_host[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$119'.
  created $adff cell `$procdff$957' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$119'.
  created $adff cell `$procdff$958' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_host[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$111'.
  created $adff cell `$procdff$959' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$111'.
  created $adff cell `$procdff$960' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_host[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$103'.
  created $adff cell `$procdff$961' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$103'.
  created $adff cell `$procdff$962' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_host[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$95'.
  created $adff cell `$procdff$963' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$95'.
  created $adff cell `$procdff$964' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$93'.
  created $adff cell `$procdff$965' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$91'.
  created $adff cell `$procdff$966' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$89'.
  created $adff cell `$procdff$967' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$87'.
  created $adff cell `$procdff$968' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\iv[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78'.
  created $adff cell `$procdff$969' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78'.
  created $adff cell `$procdff$970' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp_1[3]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78'.
  created $adff cell `$procdff$971' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\iv[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73'.
  created $adff cell `$procdff$972' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73'.
  created $adff cell `$procdff$973' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp_1[2]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73'.
  created $adff cell `$procdff$974' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\iv[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68'.
  created $adff cell `$procdff$975' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68'.
  created $adff cell `$procdff$976' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp_1[1]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68'.
  created $adff cell `$procdff$977' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\iv[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63'.
  created $adff cell `$procdff$978' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63'.
  created $adff cell `$procdff$979' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\bkp_1[0]' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63'.
  created $adff cell `$procdff$980' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col_en_cnt_unit_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$981' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col_en_cnt_unit_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$982' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_en_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$983' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\round_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$984' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$985' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\col_sel_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$986' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_out_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$987' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_out_sel_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$988' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\rk_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$989' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\rk_sel_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$990' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\key_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$991' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\rk_out_sel_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$992' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\rk_out_sel_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$993' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\last_round_pp1' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$994' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\last_round_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
  created $adff cell `$procdff$995' with positive edge clock and negative level reset.
Creating register for signal `\datapath.\sbox_pp2' using process `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:354$38'.
  created $dff cell `$procdff$996' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$661'.
Found and cleaned up 1 empty switch in `\data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$658'.
Removing empty process `data_swap.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$658'.
Removing empty process `shift_rows.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$656'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$624'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$597'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$431'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$370'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$334'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:952$331'.
Removing empty process `key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$298'.
Found and cleaned up 20 empty switches in `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:678$250'.
Removing empty process `key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:678$250'.
Found and cleaned up 20 empty switches in `\key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:665$219'.
Removing empty process `key_expander.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:665$219'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$208'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$200'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$190'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$180'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$171'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$162'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$153'.
Removing empty process `mix_columns.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:0$144'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$119'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$119'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$111'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$111'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$103'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$103'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$95'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:367$95'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$93'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$93'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$91'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$91'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$89'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$89'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$87'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:301$87'.
Found and cleaned up 4 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$78'.
Found and cleaned up 3 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$73'.
Found and cleaned up 3 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$68'.
Found and cleaned up 3 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:234$63'.
Found and cleaned up 2 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:453$59'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:428$52'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:428$52'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:404$49'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:404$49'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:354$38'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:325$35'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:325$35'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:280$29'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:280$29'.
Found and cleaned up 1 empty switch in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:211$16'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:211$16'.
Found and cleaned up 4 empty switches in `\datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:192$4'.
Removing empty process `datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:192$4'.
Cleaned up 77 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module data_swap.
<suppressed ~1 debug messages>
Optimizing module shift_rows.
Optimizing module sBox_8.
Optimizing module sBox.
Optimizing module key_expander.
<suppressed ~10 debug messages>
Optimizing module mix_columns.
<suppressed ~7 debug messages>
Optimizing module datapath.
<suppressed ~9 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module data_swap.
Optimizing module shift_rows.
Optimizing module sBox_8.
Optimizing module sBox.
Optimizing module key_expander.
Optimizing module mix_columns.
Optimizing module datapath.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\data_swap'.
Finding identical cells in module `\shift_rows'.
Finding identical cells in module `\sBox_8'.
<suppressed ~63 debug messages>
Finding identical cells in module `\sBox'.
Finding identical cells in module `\key_expander'.
<suppressed ~192 debug messages>
Finding identical cells in module `\mix_columns'.
<suppressed ~12 debug messages>
Finding identical cells in module `\datapath'.
<suppressed ~54 debug messages>
Removed a total of 107 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \data_swap..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_rows..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sBox_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sBox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \key_expander..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$845.
    dead port 2/2 on $mux $procmux$845.
    dead port 1/2 on $mux $procmux$680.
    dead port 2/2 on $mux $procmux$680.
    dead port 1/2 on $mux $procmux$842.
    dead port 2/2 on $mux $procmux$842.
    dead port 1/2 on $mux $procmux$839.
    dead port 2/2 on $mux $procmux$839.
    dead port 1/2 on $mux $procmux$836.
    dead port 2/2 on $mux $procmux$836.
    dead port 1/2 on $mux $procmux$677.
    dead port 2/2 on $mux $procmux$677.
    dead port 1/2 on $mux $procmux$833.
    dead port 2/2 on $mux $procmux$833.
    dead port 1/2 on $mux $procmux$830.
    dead port 2/2 on $mux $procmux$830.
    dead port 1/2 on $mux $procmux$827.
    dead port 2/2 on $mux $procmux$827.
    dead port 1/2 on $mux $procmux$824.
    dead port 2/2 on $mux $procmux$824.
    dead port 1/2 on $mux $procmux$821.
    dead port 2/2 on $mux $procmux$821.
    dead port 1/2 on $mux $procmux$818.
    dead port 2/2 on $mux $procmux$818.
    dead port 1/2 on $mux $procmux$671.
    dead port 1/2 on $mux $procmux$815.
    dead port 2/2 on $mux $procmux$815.
    dead port 1/2 on $mux $procmux$812.
    dead port 2/2 on $mux $procmux$812.
    dead port 1/2 on $mux $procmux$809.
    dead port 2/2 on $mux $procmux$809.
    dead port 1/2 on $mux $procmux$806.
    dead port 2/2 on $mux $procmux$806.
    dead port 1/2 on $mux $procmux$803.
    dead port 2/2 on $mux $procmux$803.
    dead port 1/2 on $mux $procmux$800.
    dead port 2/2 on $mux $procmux$800.
    dead port 1/2 on $mux $procmux$797.
    dead port 2/2 on $mux $procmux$797.
    dead port 1/2 on $mux $procmux$794.
    dead port 2/2 on $mux $procmux$794.
    dead port 1/2 on $mux $procmux$791.
    dead port 2/2 on $mux $procmux$791.
    dead port 1/2 on $mux $procmux$788.
    dead port 2/2 on $mux $procmux$788.
    dead port 1/2 on $mux $procmux$785.
    dead port 2/2 on $mux $procmux$785.
    dead port 1/2 on $mux $procmux$782.
    dead port 2/2 on $mux $procmux$782.
    dead port 1/2 on $mux $procmux$779.
    dead port 2/2 on $mux $procmux$779.
    dead port 1/2 on $mux $procmux$776.
    dead port 2/2 on $mux $procmux$776.
    dead port 1/2 on $mux $procmux$773.
    dead port 2/2 on $mux $procmux$773.
    dead port 1/2 on $mux $procmux$770.
    dead port 2/2 on $mux $procmux$770.
    dead port 1/2 on $mux $procmux$767.
    dead port 2/2 on $mux $procmux$767.
    dead port 1/2 on $mux $procmux$761.
    dead port 1/2 on $mux $procmux$755.
    dead port 2/2 on $mux $procmux$755.
    dead port 1/2 on $mux $procmux$752.
    dead port 2/2 on $mux $procmux$752.
    dead port 1/2 on $mux $procmux$749.
    dead port 2/2 on $mux $procmux$749.
    dead port 1/2 on $mux $procmux$746.
    dead port 2/2 on $mux $procmux$746.
    dead port 1/2 on $mux $procmux$743.
    dead port 2/2 on $mux $procmux$743.
    dead port 1/2 on $mux $procmux$740.
    dead port 2/2 on $mux $procmux$740.
    dead port 1/2 on $mux $procmux$737.
    dead port 2/2 on $mux $procmux$737.
    dead port 1/2 on $mux $procmux$734.
    dead port 2/2 on $mux $procmux$734.
    dead port 1/2 on $mux $procmux$731.
    dead port 2/2 on $mux $procmux$731.
    dead port 1/2 on $mux $procmux$728.
    dead port 2/2 on $mux $procmux$728.
    dead port 1/2 on $mux $procmux$725.
    dead port 2/2 on $mux $procmux$725.
    dead port 1/2 on $mux $procmux$722.
    dead port 2/2 on $mux $procmux$722.
    dead port 1/2 on $mux $procmux$719.
    dead port 2/2 on $mux $procmux$719.
    dead port 1/2 on $mux $procmux$716.
    dead port 2/2 on $mux $procmux$716.
    dead port 1/2 on $mux $procmux$713.
    dead port 2/2 on $mux $procmux$713.
    dead port 1/2 on $mux $procmux$710.
    dead port 2/2 on $mux $procmux$710.
    dead port 1/2 on $mux $procmux$707.
    dead port 2/2 on $mux $procmux$707.
    dead port 1/2 on $mux $procmux$704.
    dead port 2/2 on $mux $procmux$704.
    dead port 1/2 on $mux $procmux$701.
    dead port 2/2 on $mux $procmux$701.
    dead port 1/2 on $mux $procmux$698.
    dead port 2/2 on $mux $procmux$698.
    dead port 1/2 on $mux $procmux$695.
    dead port 2/2 on $mux $procmux$695.
    dead port 1/2 on $mux $procmux$692.
    dead port 2/2 on $mux $procmux$692.
    dead port 1/2 on $mux $procmux$689.
    dead port 2/2 on $mux $procmux$689.
    dead port 1/2 on $mux $procmux$686.
    dead port 2/2 on $mux $procmux$686.
    dead port 1/2 on $mux $procmux$683.
    dead port 2/2 on $mux $procmux$683.
Running muxtree optimizer on module \mix_columns..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \datapath..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 110 multiplexer ports.
<suppressed ~53 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \data_swap.
  Optimizing cells in module \shift_rows.
  Optimizing cells in module \sBox_8.
  Optimizing cells in module \sBox.
  Optimizing cells in module \key_expander.
  Optimizing cells in module \mix_columns.
  Optimizing cells in module \datapath.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\data_swap'.
Finding identical cells in module `\shift_rows'.
Finding identical cells in module `\sBox_8'.
Finding identical cells in module `\sBox'.
Finding identical cells in module `\key_expander'.
Finding identical cells in module `\mix_columns'.
Finding identical cells in module `\datapath'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$977 ($adff) from module datapath (D = $procmux$922_Y [63:32], Q = \bkp_1[1]).
Adding EN signal on $procdff$978 ($adff) from module datapath (D = \bus_in, Q = \iv[0]).
Adding EN signal on $procdff$979 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:267$67_Y, Q = \bkp[0]).
Adding EN signal on $procdff$980 ($adff) from module datapath (D = $procmux$922_Y [31:0], Q = \bkp_1[0]).
Adding EN signal on $procdff$981 ($adff) from module datapath (D = \col_en_cnt_unit, Q = \col_en_cnt_unit_pp1).
Adding EN signal on $procdff$982 ($adff) from module datapath (D = \col_en_cnt_unit_pp1, Q = \col_en_cnt_unit_pp2).
Adding EN signal on $procdff$983 ($adff) from module datapath (D = \key_en, Q = \key_en_pp1).
Adding EN signal on $procdff$957 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:377$122_Y, Q = \key_host[0]).
Adding EN signal on $procdff$958 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:380$126_Y, Q = \key[0]).
Adding EN signal on $procdff$959 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:377$114_Y, Q = \key_host[1]).
Adding EN signal on $procdff$960 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:380$118_Y, Q = \key[1]).
Adding EN signal on $procdff$961 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:377$106_Y, Q = \key_host[2]).
Adding EN signal on $procdff$962 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:380$110_Y, Q = \key[2]).
Adding EN signal on $procdff$963 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:377$98_Y, Q = \key_host[3]).
Adding EN signal on $procdff$964 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:380$102_Y, Q = \key[3]).
Adding EN signal on $procdff$965 ($adff) from module datapath (D = $procmux$922_Y [127:96], Q = \col[0]).
Adding EN signal on $procdff$966 ($adff) from module datapath (D = $procmux$922_Y [95:64], Q = \col[1]).
Adding EN signal on $procdff$967 ($adff) from module datapath (D = $procmux$922_Y [63:32], Q = \col[2]).
Adding EN signal on $procdff$968 ($adff) from module datapath (D = $procmux$922_Y [31:0], Q = \col[3]).
Adding EN signal on $procdff$969 ($adff) from module datapath (D = $procmux$876_Y, Q = \iv[3]).
Adding EN signal on $procdff$970 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:267$86_Y, Q = \bkp[3]).
Adding EN signal on $procdff$971 ($adff) from module datapath (D = $procmux$922_Y [127:96], Q = \bkp_1[3]).
Adding EN signal on $procdff$972 ($adff) from module datapath (D = \bus_in, Q = \iv[2]).
Adding EN signal on $procdff$973 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:267$77_Y, Q = \bkp[2]).
Adding EN signal on $procdff$974 ($adff) from module datapath (D = $procmux$922_Y [95:64], Q = \bkp_1[2]).
Adding EN signal on $procdff$975 ($adff) from module datapath (D = \bus_in, Q = \iv[1]).
Adding EN signal on $procdff$976 ($adff) from module datapath (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v:267$72_Y, Q = \bkp[1]).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \data_swap..
Finding unused cells or wires in module \shift_rows..
Finding unused cells or wires in module \sBox_8..
Finding unused cells or wires in module \sBox..
Finding unused cells or wires in module \key_expander..
Finding unused cells or wires in module \mix_columns..
Finding unused cells or wires in module \datapath..
Removed 30 unused cells and 776 unused wires.
<suppressed ~42 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module data_swap.
Optimizing module datapath.
Optimizing module key_expander.
Optimizing module mix_columns.
Optimizing module sBox.
Optimizing module sBox_8.
Optimizing module shift_rows.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \data_swap..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \key_expander..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mix_columns..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sBox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sBox_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_rows..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \data_swap.
  Optimizing cells in module \datapath.
  Optimizing cells in module \key_expander.
  Optimizing cells in module \mix_columns.
  Optimizing cells in module \sBox.
  Optimizing cells in module \sBox_8.
  Optimizing cells in module \shift_rows.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\data_swap'.
Finding identical cells in module `\datapath'.
Finding identical cells in module `\key_expander'.
Finding identical cells in module `\mix_columns'.
Finding identical cells in module `\sBox'.
Finding identical cells in module `\sBox_8'.
Finding identical cells in module `\shift_rows'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \data_swap..
Finding unused cells or wires in module \datapath..
Finding unused cells or wires in module \key_expander..
Finding unused cells or wires in module \mix_columns..
Finding unused cells or wires in module \sBox..
Finding unused cells or wires in module \sBox_8..
Finding unused cells or wires in module \shift_rows..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module data_swap.
Optimizing module datapath.
Optimizing module key_expander.
Optimizing module mix_columns.
Optimizing module sBox.
Optimizing module sBox_8.
Optimizing module shift_rows.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== data_swap ===

   Number of wires:                 11
   Number of wire bits:            198
   Number of public wires:           7
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             6
     $logic_not                      2
     $pmux                          32

=== datapath ===

   Number of wires:                201
   Number of wire bits:           3797
   Number of public wires:         112
   Number of public wire bits:    2424
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add                           32
     $adff                          21
     $adffe                        780
     $and                            9
     $dff                           32
     $eq                            26
     $logic_and                      6
     $logic_not                     11
     $logic_or                      16
     $mux                         1490
     $ne                             2
     $or                            20
     $pmux                         224
     $reduce_and                     2
     $xor                           96

=== key_expander ===

   Number of wires:                 36
   Number of wire bits:            770
   Number of public wires:          21
   Number of public wire bits:     606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $eq                            12
     $logic_not                      4
     $mux                          104
     $shl                            8
     $shr                           32
     $sub                           32
     $xor                          200

=== mix_columns ===

   Number of wires:                 45
   Number of wire bits:            432
   Number of public wires:          25
   Number of public wire bits:     272
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $and                           72
     $xor                          240

=== sBox ===

   Number of wires:                  5
   Number of wire bits:             98
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4

=== sBox_8 ===

   Number of wires:                244
   Number of wire bits:            490
   Number of public wires:         130
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $and                           34
     $dff                           12
     $mux                            8
     $not                           66
     $or                             6
     $reduce_xor                    24
     $xnor                          13
     $xor                           81

=== shift_rows ===

   Number of wires:                 51
   Number of wire bits:            768
   Number of public wires:          51
   Number of public wire bits:     768
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   datapath                          1
     data_swap                       0
     key_expander                    0
     mix_columns                     0
     sBox                            0
       sBox_8                        0
     shift_rows                      0

   Number of wires:                201
   Number of wire bits:           3797
   Number of public wires:         112
   Number of public wire bits:    2424
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add                           32
     $adff                          21
     $adffe                        780
     $and                            9
     $dff                           32
     $eq                            26
     $logic_and                      6
     $logic_not                     11
     $logic_or                      16
     $mux                         1490
     $ne                             2
     $or                            20
     $pmux                         224
     $reduce_and                     2
     $xor                           96

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: c433eeca19, CPU: user 0.44s system 0.00s, MEM: 22.04 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 39% 2x read_verilog (0 sec), 19% 4x opt_expr (0 sec), ...
