INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudai/OneDrive - Habib University/University/Fall 21/Digital Logic Design/BonkAKabbu/project_1.srcs/sources_1/new/main_menu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module clk_screen
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-311] analyzing module randomizer
INFO: [VRFC 10-311] analyzing module pixel_gen
INFO: [VRFC 10-311] analyzing module toplevelmodule
INFO: [VRFC 10-2458] undeclared symbol clk_screen, assumed default net type wire [C:/Users/sudai/OneDrive - Habib University/University/Fall 21/Digital Logic Design/BonkAKabbu/project_1.srcs/sources_1/new/main_menu.v:278]
