###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:04:57 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteOptHold -outDir timingReports
###############################################################
Path 1: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.919
  Arrival Time                  1.000
  Slack Time                   -0.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.919 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.919 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.919 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.703 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.412 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.103 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.118 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.438 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[5]          | CLK ^        | DFFSR   | 0.296 | 0.033 |   1.390 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.919
  Arrival Time                  1.000
  Slack Time                   -0.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.919 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[6] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.919 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.919 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.703 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.412 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.103 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.118 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.438 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[6]          | CLK ^        | DFFSR   | 0.296 | 0.033 |   1.390 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[7] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.919
  Arrival Time                  1.000
  Slack Time                   -0.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.919 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[7] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.919 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.919 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.703 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.412 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.103 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.118 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.438 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[7]          | CLK ^        | DFFSR   | 0.296 | 0.033 |   1.390 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.919
  Arrival Time                  1.000
  Slack Time                   -0.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.919 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.919 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.919 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.702 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.411 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.102 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.118 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.438 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[0]          | CLK ^        | DFFSR   | 0.296 | 0.032 |   1.390 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.389
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.919
  Arrival Time                  1.000
  Slack Time                   -0.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.919 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.919 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.919 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.702 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.411 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.102 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.119 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.439 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[1]          | CLK ^        | DFFSR   | 0.296 | 0.032 |   1.389 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[25] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.918
  Arrival Time                  1.000
  Slack Time                   -0.918
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.918 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[25] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.918 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.918 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.701 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.410 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.101 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.120 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.440 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[25]         | CLK ^        | DFFSR   | 0.296 | 0.031 |   1.388 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[27] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.917
  Arrival Time                  1.000
  Slack Time                   -0.917
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.917 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[27] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.917 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.701 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.410 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.101 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.120 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.440 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[27]         | CLK ^        | DFFSR   | 0.296 | 0.031 |   1.388 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.386
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.916
  Arrival Time                  1.000
  Slack Time                   -0.916
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.916 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.916 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.916 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.699 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.408 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.099 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.122 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.442 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[24]         | CLK ^        | DFFSR   | 0.296 | 0.029 |   1.386 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[21] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.386
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.915
  Arrival Time                  1.000
  Slack Time                   -0.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.915 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[21] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.915 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.915 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.699 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.408 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.099 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.122 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.442 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[21]         | CLK ^        | DFFSR   | 0.296 | 0.029 |   1.386 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[30] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.386
+ Removal                       0.279
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.915
  Arrival Time                  1.000
  Slack Time                   -0.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.915 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[30] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.915 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.915 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.699 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.408 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.099 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.122 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.442 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[30]         | CLK ^        | DFFSR   | 0.296 | 0.029 |   1.386 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[29] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.386
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.915
  Arrival Time                  1.000
  Slack Time                   -0.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.915 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[29] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.915 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.915 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.699 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.408 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.099 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.122 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.442 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[29]         | CLK ^        | DFFSR   | 0.296 | 0.028 |   1.386 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.384
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.914
  Arrival Time                  1.000
  Slack Time                   -0.914
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.914 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.914 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.914 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.698 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.407 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.097 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.123 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.443 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[26]         | CLK ^        | DFFSR   | 0.296 | 0.027 |   1.384 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.383
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.913
  Arrival Time                  1.000
  Slack Time                   -0.913
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.913 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.913 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.913 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.697 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.406 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.096 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.124 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.444 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[28]         | CLK ^        | DFFSR   | 0.297 | 0.026 |   1.383 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[49] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.912
  Arrival Time                  1.000
  Slack Time                   -0.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.912 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.912 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.912 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.696 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.379 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.048 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.236 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.500 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49]         | CLK ^        | DFFSR   | 0.204 | 0.014 |   1.426 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[54] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.912
  Arrival Time                  1.000
  Slack Time                   -0.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.912 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.912 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.912 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.696 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.379 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.048 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.236 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.500 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54]         | CLK ^        | DFFSR   | 0.204 | 0.014 |   1.426 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[53] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.425
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.912
  Arrival Time                  1.000
  Slack Time                   -0.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.912 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.912 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.912 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.695 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.379 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.047 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.236 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.500 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53]         | CLK ^        | DFFSR   | 0.204 | 0.014 |   1.425 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[41] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.425
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.911
  Arrival Time                  1.000
  Slack Time                   -0.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.911 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.911 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.911 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.695 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.378 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.046 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.237 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.501 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41]         | CLK ^        | DFFSR   | 0.204 | 0.013 |   1.425 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[39] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.425
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.911
  Arrival Time                  1.000
  Slack Time                   -0.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.911 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.911 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.911 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.694 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.378 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.046 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.237 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.501 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39]         | CLK ^        | DFFSR   | 0.204 | 0.013 |   1.425 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[32] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.425
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.911
  Arrival Time                  1.000
  Slack Time                   -0.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.911 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.911 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.911 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.694 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.378 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.046 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.237 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.501 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32]         | CLK ^        | DFFSR   | 0.204 | 0.013 |   1.425 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[36] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[36] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.424
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.910
  Arrival Time                  1.000
  Slack Time                   -0.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[36] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.910 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.910 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.694 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.377 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.046 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.237 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.502 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[36]         | CLK ^        | DFFSR   | 0.204 | 0.012 |   1.424 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.424
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.910
  Arrival Time                  1.000
  Slack Time                   -0.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.910 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.910 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.694 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.377 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.046 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.238 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.502 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34]         | CLK ^        | DFFSR   | 0.204 | 0.012 |   1.424 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[40] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.424
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.910
  Arrival Time                  1.000
  Slack Time                   -0.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.910 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.910 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.694 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.377 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.046 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.238 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.502 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40]         | CLK ^        | DFFSR   | 0.204 | 0.012 |   1.424 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[51] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.424
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.910
  Arrival Time                  1.000
  Slack Time                   -0.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.910 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.910 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.693 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.377 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.045 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.238 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.502 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51]         | CLK ^        | DFFSR   | 0.204 | 0.012 |   1.424 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[55] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.424
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.910
  Arrival Time                  1.000
  Slack Time                   -0.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.910 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.910 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.693 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.377 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.045 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.238 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.502 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55]         | CLK ^        | DFFSR   | 0.204 | 0.012 |   1.424 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.423
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.909
  Arrival Time                  1.000
  Slack Time                   -0.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.909 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.909 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.693 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.377 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.045 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.238 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.503 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26]         | CLK ^        | DFFSR   | 0.204 | 0.011 |   1.423 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[52] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.423
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.909
  Arrival Time                  1.000
  Slack Time                   -0.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.909 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.909 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.693 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.376 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.045 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.239 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.503 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52]         | CLK ^        | DFFSR   | 0.204 | 0.011 |   1.423 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[20] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.379
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.908
  Arrival Time                  1.000
  Slack Time                   -0.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.908 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[20] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.908 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.908 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.692 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.401 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.092 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.129 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.449 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[20]         | CLK ^        | DFFSR   | 0.297 | 0.021 |   1.379 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[43] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.422
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.907
  Arrival Time                  1.000
  Slack Time                   -0.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.907 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.907 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.907 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.691 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.375 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.043 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.240 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.505 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43]         | CLK ^        | DFFSR   | 0.203 | 0.010 |   1.422 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[48] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.422
+ Removal                       0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.907
  Arrival Time                  1.000
  Slack Time                   -0.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.907 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.907 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.907 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.691 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.375 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.043 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.240 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.505 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48]         | CLK ^        | DFFSR   | 0.203 | 0.010 |   1.422 |    0.514 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][25] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.417
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.906
  Arrival Time                  1.000
  Slack Time                   -0.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.906 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.906 | 
     | d_ptr][25]                                         |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.906 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.689 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |   0.449 |   -0.456 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |   0.733 |   -0.173 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.176 |   0.909 |    0.003 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.208 |   1.116 |    0.211 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.281 |   1.398 |    0.492 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.209 | 0.019 |   1.417 |    0.511 | 
     | d_ptr][25]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][30] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][30] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.417
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.906
  Arrival Time                  1.000
  Slack Time                   -0.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.906 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.906 | 
     | d_ptr][30]                                         |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.906 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.689 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |   0.449 |   -0.456 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |   0.733 |   -0.173 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.176 |   0.909 |    0.003 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.208 |   1.116 |    0.211 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.281 |   1.398 |    0.492 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.209 | 0.019 |   1.417 |    0.511 | 
     | d_ptr][30]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][29] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.417
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.906
  Arrival Time                  1.000
  Slack Time                   -0.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.906 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.906 | 
     | d_ptr][29]                                         |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.689 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |   0.449 |   -0.456 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |   0.733 |   -0.173 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.176 |   0.909 |    0.003 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.208 |   1.116 |    0.211 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.281 |   1.398 |    0.492 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.209 | 0.019 |   1.417 |    0.511 | 
     | d_ptr][29]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.376
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  1.000
  Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.905 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.905 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.689 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.398 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.089 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.132 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.452 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[3]          | CLK ^        | DFFSR   | 0.297 | 0.018 |   1.376 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[50] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.420
+ Removal                       0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  1.000
  Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.905 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.905 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.689 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.372 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.040 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.243 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.507 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50]         | CLK ^        | DFFSR   | 0.203 | 0.008 |   1.420 |    0.515 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.375
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  1.000
  Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.905 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.905 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.397 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.088 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.132 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.452 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[4]          | CLK ^        | DFFSR   | 0.297 | 0.018 |   1.375 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][15] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][15] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.416
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  1.000
  Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.905 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.905 | 
     | d_ptr][15]                                         |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |   0.449 |   -0.455 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |   0.733 |   -0.172 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.176 |   0.909 |    0.004 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.208 |   1.116 |    0.212 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.281 |   1.398 |    0.493 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.209 | 0.018 |   1.416 |    0.511 | 
     | d_ptr][15]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.375
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  1.000
  Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.905 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.905 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.397 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.088 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.132 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.453 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[2]          | CLK ^        | DFFSR   | 0.297 | 0.018 |   1.375 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[45] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.419
+ Removal                       0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  1.000
  Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.905 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.905 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.372 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.040 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.243 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.507 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45]         | CLK ^        | DFFSR   | 0.203 | 0.007 |   1.419 |    0.515 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[42] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.419
+ Removal                       0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  1.000
  Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.905 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.905 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.372 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.040 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.243 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.507 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42]         | CLK ^        | DFFSR   | 0.203 | 0.007 |   1.419 |    0.515 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.419
+ Removal                       0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.904
  Arrival Time                  1.000
  Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.904 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.904 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.372 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.040 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.243 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.508 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35]         | CLK ^        | DFFSR   | 0.203 | 0.007 |   1.419 |    0.515 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[46] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.419
+ Removal                       0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.904
  Arrival Time                  1.000
  Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.904 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.904 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -0.371 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.040 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^ -> Y ^   | AND2X2  | 0.221 | 0.283 |   1.148 |    0.244 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7349__L1_I2            | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.264 |   1.412 |    0.508 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46]         | CLK ^        | DFFSR   | 0.202 | 0.007 |   1.419 |    0.515 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[31] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.374
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.904
  Arrival Time                  1.000
  Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.904 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[31] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.904 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.397 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.087 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.133 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.453 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[31]         | CLK ^        | DFFSR   | 0.297 | 0.017 |   1.374 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][27] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][27] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.415
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.904
  Arrival Time                  1.000
  Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.904 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.904 | 
     | d_ptr][27]                                         |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.904 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.688 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |   0.449 |   -0.455 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |   0.733 |   -0.171 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.176 |   0.909 |    0.005 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.208 |   1.116 |    0.212 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.281 |   1.398 |    0.494 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.209 | 0.017 |   1.415 |    0.511 | 
     | d_ptr][27]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.374
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.904
  Arrival Time                  1.000
  Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.904 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[10] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.904 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.687 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.396 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.087 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.133 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.454 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[10]         | CLK ^        | DFFSR   | 0.297 | 0.017 |   1.374 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.374
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.904
  Arrival Time                  1.000
  Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.904 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[14] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.904 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.687 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.396 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.087 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.134 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.454 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[14]         | CLK ^        | DFFSR   | 0.297 | 0.016 |   1.374 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[9] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.374
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.903
  Arrival Time                  1.000
  Slack Time                   -0.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.903 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[9] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.903 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.903 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.687 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.396 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.087 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.134 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.454 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[9]          | CLK ^        | DFFSR   | 0.297 | 0.016 |   1.374 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[19] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.373
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.903
  Arrival Time                  1.000
  Slack Time                   -0.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.903 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.903 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.903 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.687 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.396 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.086 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.134 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.454 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[19]         | CLK ^        | DFFSR   | 0.297 | 0.016 |   1.373 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][23] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][23] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.414
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.903
  Arrival Time                  1.000
  Slack Time                   -0.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.903 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.903 | 
     | d_ptr][23]                                         |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.903 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.686 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |   0.449 |   -0.453 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |   0.733 |   -0.170 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.176 |   0.909 |    0.006 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.208 |   1.116 |    0.214 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.281 |   1.398 |    0.495 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.209 | 0.016 |   1.414 |    0.511 | 
     | d_ptr][23]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[22] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.373
+ Removal                       0.280
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.903
  Arrival Time                  1.000
  Slack Time                   -0.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.903 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[22] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.903 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.903 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.686 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -0.395 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.086 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^ -> Y ^   | AND2X1  | 0.200 | 0.221 |   1.037 |    0.134 | 
     | n_gate                                             |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7329__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.296 | 0.320 |   1.357 |    0.455 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[22]         | CLK ^        | DFFSR   | 0.297 | 0.015 |   1.373 |    0.470 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][31] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                       (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.414
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.903
  Arrival Time                  1.000
  Slack Time                   -0.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.903 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.903 | 
     | d_ptr][31]                                         |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.903 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -0.686 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.233 |   0.449 |   -0.453 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.259 | 0.283 |   0.733 |   -0.170 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.176 |   0.909 |    0.006 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.208 |   1.116 |    0.214 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.281 |   1.398 |    0.495 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.209 | 0.016 |   1.414 |    0.511 | 
     | d_ptr][31]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 

