<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 01 07:09:58 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5905</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1000</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>60.066(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>27.352</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3995/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.048</td>
</tr>
<tr>
<td>2</td>
<td>27.409</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3988/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.991</td>
</tr>
<tr>
<td>3</td>
<td>27.466</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3989/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.934</td>
</tr>
<tr>
<td>4</td>
<td>27.523</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3990/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.877</td>
</tr>
<tr>
<td>5</td>
<td>27.580</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3991/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.820</td>
</tr>
<tr>
<td>6</td>
<td>28.328</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4316/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.072</td>
</tr>
<tr>
<td>7</td>
<td>28.328</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4211/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.072</td>
</tr>
<tr>
<td>8</td>
<td>28.372</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3992/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.028</td>
</tr>
<tr>
<td>9</td>
<td>28.395</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4319/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.005</td>
</tr>
<tr>
<td>10</td>
<td>28.429</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3993/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.971</td>
</tr>
<tr>
<td>11</td>
<td>28.433</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[4]_ins4244/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.967</td>
</tr>
<tr>
<td>12</td>
<td>28.433</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[11]_ins4223/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.967</td>
</tr>
<tr>
<td>13</td>
<td>28.606</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[0]_ins4271/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.794</td>
</tr>
<tr>
<td>14</td>
<td>28.606</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins4220/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.794</td>
</tr>
<tr>
<td>15</td>
<td>28.610</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4262/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.790</td>
</tr>
<tr>
<td>16</td>
<td>28.614</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4313/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.786</td>
</tr>
<tr>
<td>17</td>
<td>28.637</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[0]_ins4169/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.763</td>
</tr>
<tr>
<td>18</td>
<td>28.699</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[4]_ins4397/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.701</td>
</tr>
<tr>
<td>19</td>
<td>28.699</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[5]_ins4394/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.701</td>
</tr>
<tr>
<td>20</td>
<td>28.699</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[6]_ins4391/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.701</td>
</tr>
<tr>
<td>21</td>
<td>28.741</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins4373/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.659</td>
</tr>
<tr>
<td>22</td>
<td>28.801</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4214/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.599</td>
</tr>
<tr>
<td>23</td>
<td>28.806</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[4]_ins4259/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.594</td>
</tr>
<tr>
<td>24</td>
<td>28.847</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[3]_ins4298/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.553</td>
</tr>
<tr>
<td>25</td>
<td>28.895</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[9]_ins4382/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.505</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.405</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins4044/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI4</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.405</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins4046/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI2</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.711</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>4</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins4043/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI5</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>5</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins4045/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI3</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>6</td>
<td>0.978</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3863/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.978</td>
</tr>
<tr>
<td>7</td>
<td>0.978</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3861/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.978</td>
</tr>
<tr>
<td>8</td>
<td>0.978</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3859/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.978</td>
</tr>
<tr>
<td>9</td>
<td>1.007</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins4047/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI1</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.167</td>
</tr>
<tr>
<td>10</td>
<td>1.007</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins4048/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI0</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.167</td>
</tr>
<tr>
<td>11</td>
<td>1.027</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins4041/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI7</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.187</td>
</tr>
<tr>
<td>12</td>
<td>1.053</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins4042/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI6</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.213</td>
</tr>
<tr>
<td>13</td>
<td>1.064</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>14</td>
<td>1.117</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3866/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>15</td>
<td>1.117</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3865/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>16</td>
<td>1.165</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3849/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3868/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.165</td>
</tr>
<tr>
<td>17</td>
<td>1.172</td>
<td>u_scc_core/u_scc_register/sram_oe_ins4049/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3876/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.172</td>
</tr>
<tr>
<td>18</td>
<td>1.188</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3851/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3869/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.188</td>
</tr>
<tr>
<td>19</td>
<td>1.216</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3847/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3867/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.216</td>
</tr>
<tr>
<td>20</td>
<td>1.242</td>
<td>u_scc_core/u_scc_register/sram_oe_ins4049/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins4157/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.242</td>
</tr>
<tr>
<td>21</td>
<td>1.304</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3857/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.304</td>
</tr>
<tr>
<td>22</td>
<td>1.304</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3855/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.304</td>
</tr>
<tr>
<td>23</td>
<td>1.304</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.304</td>
</tr>
<tr>
<td>24</td>
<td>1.304</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.304</td>
</tr>
<tr>
<td>25</td>
<td>1.333</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[11]_ins4376/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_d[11]_ins4325/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.333</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins3794</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins3796</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3804</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3812</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3828</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3871</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4292</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4077</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4076</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4289</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3995</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>4.709</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n145_ins5293/I2</td>
</tr>
<tr>
<td>5.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n145_ins5293/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/I3</td>
</tr>
<tr>
<td>7.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/I3</td>
</tr>
<tr>
<td>8.842</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/F</td>
</tr>
<tr>
<td>9.999</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/I1</td>
</tr>
<tr>
<td>11.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/I0</td>
</tr>
<tr>
<td>12.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/COUT</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/CIN</td>
</tr>
<tr>
<td>12.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/COUT</td>
</tr>
<tr>
<td>12.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/CIN</td>
</tr>
<tr>
<td>12.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/COUT</td>
</tr>
<tr>
<td>12.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/CIN</td>
</tr>
<tr>
<td>13.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/SUM</td>
</tr>
<tr>
<td>14.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/I0</td>
</tr>
<tr>
<td>15.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/COUT</td>
</tr>
<tr>
<td>15.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/CIN</td>
</tr>
<tr>
<td>15.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/SUM</td>
</tr>
<tr>
<td>17.105</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/I0</td>
</tr>
<tr>
<td>18.150</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/COUT</td>
</tr>
<tr>
<td>18.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/CIN</td>
</tr>
<tr>
<td>18.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/COUT</td>
</tr>
<tr>
<td>18.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4591/CIN</td>
</tr>
<tr>
<td>18.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4591/COUT</td>
</tr>
<tr>
<td>18.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4592/CIN</td>
</tr>
<tr>
<td>18.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4592/COUT</td>
</tr>
<tr>
<td>18.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4593/CIN</td>
</tr>
<tr>
<td>18.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4593/COUT</td>
</tr>
<tr>
<td>18.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O8_ins4594/CIN</td>
</tr>
<tr>
<td>18.941</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O8_ins4594/SUM</td>
</tr>
<tr>
<td>18.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3995/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3995/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3995</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3995</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.678, 54.074%; route: 6.912, 43.070%; tC2Q: 0.458, 2.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3988</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>4.709</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n145_ins5293/I2</td>
</tr>
<tr>
<td>5.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n145_ins5293/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/I3</td>
</tr>
<tr>
<td>7.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/I3</td>
</tr>
<tr>
<td>8.842</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/F</td>
</tr>
<tr>
<td>9.999</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/I1</td>
</tr>
<tr>
<td>11.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/I0</td>
</tr>
<tr>
<td>12.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/COUT</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/CIN</td>
</tr>
<tr>
<td>12.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/COUT</td>
</tr>
<tr>
<td>12.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/CIN</td>
</tr>
<tr>
<td>12.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/COUT</td>
</tr>
<tr>
<td>12.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/CIN</td>
</tr>
<tr>
<td>13.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/SUM</td>
</tr>
<tr>
<td>14.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/I0</td>
</tr>
<tr>
<td>15.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/COUT</td>
</tr>
<tr>
<td>15.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/CIN</td>
</tr>
<tr>
<td>15.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/SUM</td>
</tr>
<tr>
<td>17.105</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/I0</td>
</tr>
<tr>
<td>18.150</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/COUT</td>
</tr>
<tr>
<td>18.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/CIN</td>
</tr>
<tr>
<td>18.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/COUT</td>
</tr>
<tr>
<td>18.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4591/CIN</td>
</tr>
<tr>
<td>18.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4591/COUT</td>
</tr>
<tr>
<td>18.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4592/CIN</td>
</tr>
<tr>
<td>18.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4592/COUT</td>
</tr>
<tr>
<td>18.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4593/CIN</td>
</tr>
<tr>
<td>18.884</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4593/SUM</td>
</tr>
<tr>
<td>18.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3988/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3988/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3988</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3988</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.621, 53.911%; route: 6.912, 43.223%; tC2Q: 0.458, 2.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3989</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>4.709</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n145_ins5293/I2</td>
</tr>
<tr>
<td>5.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n145_ins5293/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/I3</td>
</tr>
<tr>
<td>7.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/I3</td>
</tr>
<tr>
<td>8.842</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/F</td>
</tr>
<tr>
<td>9.999</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/I1</td>
</tr>
<tr>
<td>11.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/I0</td>
</tr>
<tr>
<td>12.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/COUT</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/CIN</td>
</tr>
<tr>
<td>12.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/COUT</td>
</tr>
<tr>
<td>12.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/CIN</td>
</tr>
<tr>
<td>12.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/COUT</td>
</tr>
<tr>
<td>12.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/CIN</td>
</tr>
<tr>
<td>13.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/SUM</td>
</tr>
<tr>
<td>14.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/I0</td>
</tr>
<tr>
<td>15.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/COUT</td>
</tr>
<tr>
<td>15.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/CIN</td>
</tr>
<tr>
<td>15.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/SUM</td>
</tr>
<tr>
<td>17.105</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/I0</td>
</tr>
<tr>
<td>18.150</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/COUT</td>
</tr>
<tr>
<td>18.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/CIN</td>
</tr>
<tr>
<td>18.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/COUT</td>
</tr>
<tr>
<td>18.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4591/CIN</td>
</tr>
<tr>
<td>18.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4591/COUT</td>
</tr>
<tr>
<td>18.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4592/CIN</td>
</tr>
<tr>
<td>18.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4592/SUM</td>
</tr>
<tr>
<td>18.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3989/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3989/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3989</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3989</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.564, 53.746%; route: 6.912, 43.378%; tC2Q: 0.458, 2.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3990</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>4.709</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n145_ins5293/I2</td>
</tr>
<tr>
<td>5.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n145_ins5293/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/I3</td>
</tr>
<tr>
<td>7.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/I3</td>
</tr>
<tr>
<td>8.842</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/F</td>
</tr>
<tr>
<td>9.999</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/I1</td>
</tr>
<tr>
<td>11.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/I0</td>
</tr>
<tr>
<td>12.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/COUT</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/CIN</td>
</tr>
<tr>
<td>12.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/COUT</td>
</tr>
<tr>
<td>12.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/CIN</td>
</tr>
<tr>
<td>12.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/COUT</td>
</tr>
<tr>
<td>12.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/CIN</td>
</tr>
<tr>
<td>13.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/SUM</td>
</tr>
<tr>
<td>14.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/I0</td>
</tr>
<tr>
<td>15.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/COUT</td>
</tr>
<tr>
<td>15.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/CIN</td>
</tr>
<tr>
<td>15.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/SUM</td>
</tr>
<tr>
<td>17.105</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/I0</td>
</tr>
<tr>
<td>18.150</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/COUT</td>
</tr>
<tr>
<td>18.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/CIN</td>
</tr>
<tr>
<td>18.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/COUT</td>
</tr>
<tr>
<td>18.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4591/CIN</td>
</tr>
<tr>
<td>18.770</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4591/SUM</td>
</tr>
<tr>
<td>18.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3990/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3990/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3990</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3990</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.507, 53.580%; route: 6.912, 43.533%; tC2Q: 0.458, 2.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3991</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>4.709</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n145_ins5293/I2</td>
</tr>
<tr>
<td>5.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n145_ins5293/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/I3</td>
</tr>
<tr>
<td>7.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/I3</td>
</tr>
<tr>
<td>8.842</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/F</td>
</tr>
<tr>
<td>9.999</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/I1</td>
</tr>
<tr>
<td>11.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/I0</td>
</tr>
<tr>
<td>12.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/COUT</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/CIN</td>
</tr>
<tr>
<td>12.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/COUT</td>
</tr>
<tr>
<td>12.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/CIN</td>
</tr>
<tr>
<td>12.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4566/COUT</td>
</tr>
<tr>
<td>12.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/CIN</td>
</tr>
<tr>
<td>13.558</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4567/SUM</td>
</tr>
<tr>
<td>14.362</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/I0</td>
</tr>
<tr>
<td>15.407</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4578/COUT</td>
</tr>
<tr>
<td>15.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/CIN</td>
</tr>
<tr>
<td>15.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4579/SUM</td>
</tr>
<tr>
<td>17.105</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/I0</td>
</tr>
<tr>
<td>18.150</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/COUT</td>
</tr>
<tr>
<td>18.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/CIN</td>
</tr>
<tr>
<td>18.713</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4590/SUM</td>
</tr>
<tr>
<td>18.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3991/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3991/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3991</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3991</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.450, 53.413%; route: 6.912, 43.690%; tC2Q: 0.458, 2.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4316</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.866</td>
<td>1.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n309_ins5161/I0</td>
</tr>
<tr>
<td>17.965</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n309_ins5161/F</td>
</tr>
<tr>
<td>17.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4316/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4316/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4316</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4316</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.798, 38.469%; route: 8.815, 58.490%; tC2Q: 0.458, 3.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4211</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.866</td>
<td>1.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n186_ins5172/I0</td>
</tr>
<tr>
<td>17.965</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n186_ins5172/F</td>
</tr>
<tr>
<td>17.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4211/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4211/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4211</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4211</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.798, 38.469%; route: 8.815, 58.490%; tC2Q: 0.458, 3.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3992</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>4.709</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n145_ins5293/I2</td>
</tr>
<tr>
<td>5.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n145_ins5293/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/I3</td>
</tr>
<tr>
<td>7.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/I3</td>
</tr>
<tr>
<td>8.842</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/F</td>
</tr>
<tr>
<td>9.999</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/I1</td>
</tr>
<tr>
<td>11.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/I0</td>
</tr>
<tr>
<td>12.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/COUT</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/CIN</td>
</tr>
<tr>
<td>13.409</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/SUM</td>
</tr>
<tr>
<td>13.827</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4576/I0</td>
</tr>
<tr>
<td>14.872</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4576/COUT</td>
</tr>
<tr>
<td>14.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4577/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4577/SUM</td>
</tr>
<tr>
<td>16.256</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4587/I0</td>
</tr>
<tr>
<td>17.301</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4587/COUT</td>
</tr>
<tr>
<td>17.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4588/CIN</td>
</tr>
<tr>
<td>17.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4588/COUT</td>
</tr>
<tr>
<td>17.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/CIN</td>
</tr>
<tr>
<td>17.921</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4589/SUM</td>
</tr>
<tr>
<td>17.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3992/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3992/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3992</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3992</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.358, 55.614%; route: 6.212, 41.336%; tC2Q: 0.458, 3.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4319</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.866</td>
<td>1.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n310_ins5160/I1</td>
</tr>
<tr>
<td>17.898</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n310_ins5160/F</td>
</tr>
<tr>
<td>17.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4319/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4319/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4319</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4319</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.731, 38.195%; route: 8.815, 58.751%; tC2Q: 0.458, 3.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3993</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>4.709</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n145_ins5293/I2</td>
</tr>
<tr>
<td>5.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n145_ins5293/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/I3</td>
</tr>
<tr>
<td>7.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5367/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/I3</td>
</tr>
<tr>
<td>8.842</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5307/F</td>
</tr>
<tr>
<td>9.999</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/I1</td>
</tr>
<tr>
<td>11.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5117/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/I0</td>
</tr>
<tr>
<td>12.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4564/COUT</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/CIN</td>
</tr>
<tr>
<td>13.409</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4565/SUM</td>
</tr>
<tr>
<td>13.827</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4576/I0</td>
</tr>
<tr>
<td>14.872</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4576/COUT</td>
</tr>
<tr>
<td>14.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4577/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4577/SUM</td>
</tr>
<tr>
<td>16.256</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4587/I0</td>
</tr>
<tr>
<td>17.301</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4587/COUT</td>
</tr>
<tr>
<td>17.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4588/CIN</td>
</tr>
<tr>
<td>17.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4588/SUM</td>
</tr>
<tr>
<td>17.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3993/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3993/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3993</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3993</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.301, 55.445%; route: 6.212, 41.493%; tC2Q: 0.458, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[4]_ins4244</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>6.068</td>
<td>2.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/F</td>
</tr>
<tr>
<td>7.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/I0</td>
</tr>
<tr>
<td>7.249</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/O</td>
</tr>
<tr>
<td>9.037</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/I1</td>
</tr>
<tr>
<td>10.098</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/F</td>
</tr>
<tr>
<td>10.517</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/I2</td>
</tr>
<tr>
<td>11.549</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/I3</td>
</tr>
<tr>
<td>12.376</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n204_ins5336/I3</td>
</tr>
<tr>
<td>14.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n204_ins5336/F</td>
</tr>
<tr>
<td>16.761</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n204_ins5219/I1</td>
</tr>
<tr>
<td>17.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n204_ins5219/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[4]_ins4244/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[4]_ins4244/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[4]_ins4244</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[4]_ins4244</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.294, 42.053%; route: 8.215, 54.885%; tC2Q: 0.458, 3.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[11]_ins4223</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>6.068</td>
<td>2.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/F</td>
</tr>
<tr>
<td>7.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/I0</td>
</tr>
<tr>
<td>7.249</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/O</td>
</tr>
<tr>
<td>9.037</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/I1</td>
</tr>
<tr>
<td>10.098</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/F</td>
</tr>
<tr>
<td>10.517</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/I2</td>
</tr>
<tr>
<td>11.549</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/I3</td>
</tr>
<tr>
<td>12.376</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n204_ins5336/I3</td>
</tr>
<tr>
<td>14.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n204_ins5336/F</td>
</tr>
<tr>
<td>16.761</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n197_ins5568/I3</td>
</tr>
<tr>
<td>17.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n197_ins5568/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[11]_ins4223/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[11]_ins4223/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[11]_ins4223</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_b[11]_ins4223</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.294, 42.053%; route: 8.215, 54.885%; tC2Q: 0.458, 3.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[0]_ins4271</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.865</td>
<td>1.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n250_ins5532/I2</td>
</tr>
<tr>
<td>17.687</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n250_ins5532/F</td>
</tr>
<tr>
<td>17.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[0]_ins4271/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[0]_ins4271/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[0]_ins4271</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[0]_ins4271</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.521, 37.318%; route: 8.815, 59.584%; tC2Q: 0.458, 3.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins4220</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.865</td>
<td>1.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n189_ins5540/I2</td>
</tr>
<tr>
<td>17.687</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n189_ins5540/F</td>
</tr>
<tr>
<td>17.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins4220/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins4220/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins4220</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins4220</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.521, 37.318%; route: 8.815, 59.584%; tC2Q: 0.458, 3.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4262</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.861</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n247_ins5167/I0</td>
</tr>
<tr>
<td>17.683</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n247_ins5167/F</td>
</tr>
<tr>
<td>17.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4262/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4262/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4262</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4262</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.521, 37.329%; route: 8.811, 59.572%; tC2Q: 0.458, 3.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4313</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.856</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n308_ins5162/I0</td>
</tr>
<tr>
<td>17.678</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n308_ins5162/F</td>
</tr>
<tr>
<td>17.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4313/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4313/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4313</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4313</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.521, 37.340%; route: 8.806, 59.560%; tC2Q: 0.458, 3.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[0]_ins4169</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.833</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n129_ins5548/I2</td>
</tr>
<tr>
<td>17.655</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n129_ins5548/F</td>
</tr>
<tr>
<td>17.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[0]_ins4169/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[0]_ins4169/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[0]_ins4169</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[0]_ins4169</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.521, 37.399%; route: 8.783, 59.497%; tC2Q: 0.458, 3.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[4]_ins4397</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>6.068</td>
<td>2.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/F</td>
</tr>
<tr>
<td>7.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/I0</td>
</tr>
<tr>
<td>7.249</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/O</td>
</tr>
<tr>
<td>9.037</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/I1</td>
</tr>
<tr>
<td>10.098</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/F</td>
</tr>
<tr>
<td>10.517</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/I2</td>
</tr>
<tr>
<td>11.549</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/I3</td>
</tr>
<tr>
<td>12.376</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/F</td>
</tr>
<tr>
<td>13.538</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5326/I3</td>
</tr>
<tr>
<td>14.637</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C9[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5326/F</td>
</tr>
<tr>
<td>16.772</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5183/I1</td>
</tr>
<tr>
<td>17.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5183/F</td>
</tr>
<tr>
<td>17.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[4]_ins4397/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[4]_ins4397/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[4]_ins4397</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[4]_ins4397</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.017, 40.929%; route: 8.226, 55.953%; tC2Q: 0.458, 3.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[5]_ins4394</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>6.068</td>
<td>2.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/F</td>
</tr>
<tr>
<td>7.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/I0</td>
</tr>
<tr>
<td>7.249</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/O</td>
</tr>
<tr>
<td>9.037</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/I1</td>
</tr>
<tr>
<td>10.098</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/F</td>
</tr>
<tr>
<td>10.517</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/I2</td>
</tr>
<tr>
<td>11.549</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/I3</td>
</tr>
<tr>
<td>12.376</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/F</td>
</tr>
<tr>
<td>13.538</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5326/I3</td>
</tr>
<tr>
<td>14.637</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C9[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5326/F</td>
</tr>
<tr>
<td>16.772</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n402_ins5184/I1</td>
</tr>
<tr>
<td>17.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n402_ins5184/F</td>
</tr>
<tr>
<td>17.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[5]_ins4394/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[5]_ins4394/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[5]_ins4394</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[5]_ins4394</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.017, 40.929%; route: 8.226, 55.953%; tC2Q: 0.458, 3.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[6]_ins4391</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>6.068</td>
<td>2.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/F</td>
</tr>
<tr>
<td>7.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/I0</td>
</tr>
<tr>
<td>7.249</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/O</td>
</tr>
<tr>
<td>9.037</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/I1</td>
</tr>
<tr>
<td>10.098</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/F</td>
</tr>
<tr>
<td>10.517</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/I2</td>
</tr>
<tr>
<td>11.549</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/I3</td>
</tr>
<tr>
<td>12.376</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/F</td>
</tr>
<tr>
<td>13.538</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5326/I3</td>
</tr>
<tr>
<td>14.637</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C9[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5326/F</td>
</tr>
<tr>
<td>16.772</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n401_ins5185/I1</td>
</tr>
<tr>
<td>17.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n401_ins5185/F</td>
</tr>
<tr>
<td>17.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[6]_ins4391/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[6]_ins4391/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[6]_ins4391</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[6]_ins4391</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.017, 40.929%; route: 8.226, 55.953%; tC2Q: 0.458, 3.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins4373</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.520</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n388_ins5497/I2</td>
</tr>
<tr>
<td>17.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n388_ins5497/F</td>
</tr>
<tr>
<td>17.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins4373/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins4373/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins4373</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins4373</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.731, 39.095%; route: 8.470, 57.778%; tC2Q: 0.458, 3.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4214</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.866</td>
<td>1.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n187_ins5171/I0</td>
</tr>
<tr>
<td>17.492</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n187_ins5171/F</td>
</tr>
<tr>
<td>17.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4214/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4214/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4214</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4214</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.325, 36.476%; route: 8.815, 60.385%; tC2Q: 0.458, 3.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[4]_ins4259</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.861</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n246_ins5168/I0</td>
</tr>
<tr>
<td>17.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n246_ins5168/F</td>
</tr>
<tr>
<td>17.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[4]_ins4259/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[4]_ins4259/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[4]_ins4259</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[4]_ins4259</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.325, 36.487%; route: 8.811, 60.372%; tC2Q: 0.458, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[3]_ins4298</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/S0</td>
</tr>
<tr>
<td>7.310</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4967/O</td>
</tr>
<tr>
<td>8.155</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/I2</td>
</tr>
<tr>
<td>9.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5406/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/w_next_error_count[4]_ins5341/F</td>
</tr>
<tr>
<td>12.869</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I2</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>13.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/I0</td>
</tr>
<tr>
<td>15.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5272/F</td>
</tr>
<tr>
<td>16.347</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n266_ins5528/I0</td>
</tr>
<tr>
<td>17.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n266_ins5528/F</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[3]_ins4298/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[3]_ins4298/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[3]_ins4298</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[3]_ins4298</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.798, 39.840%; route: 8.297, 57.011%; tC2Q: 0.458, 3.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[9]_ins4382</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>6.068</td>
<td>2.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/I2</td>
</tr>
<tr>
<td>7.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins5064/F</td>
</tr>
<tr>
<td>7.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/I0</td>
</tr>
<tr>
<td>7.249</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4966/O</td>
</tr>
<tr>
<td>9.037</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/I1</td>
</tr>
<tr>
<td>10.098</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5431/F</td>
</tr>
<tr>
<td>10.517</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/I2</td>
</tr>
<tr>
<td>11.549</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5410/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/I3</td>
</tr>
<tr>
<td>12.376</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5345/F</td>
</tr>
<tr>
<td>13.538</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5326/I3</td>
</tr>
<tr>
<td>14.637</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C9[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n403_ins5326/F</td>
</tr>
<tr>
<td>16.772</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n398_ins5566/I3</td>
</tr>
<tr>
<td>17.398</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n398_ins5566/F</td>
</tr>
<tr>
<td>17.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[9]_ins4382/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[9]_ins4382/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[9]_ins4382</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[9]_ins4382</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.821, 40.131%; route: 8.226, 56.709%; tC2Q: 0.458, 3.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins4044</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins4044/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[4]_ins4044/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins4046</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins4046/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[2]_ins4046/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n40_ins5240/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n40_ins5240/F</td>
</tr>
<tr>
<td>2.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins4043</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins4043/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[5]_ins4043/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins4045</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins4045/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[3]_ins4045/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3863</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>2.886</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n307_ins5483/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n307_ins5483/F</td>
</tr>
<tr>
<td>3.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3863/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3863/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3863</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3863</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.052%; route: 0.272, 27.850%; tC2Q: 0.333, 34.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3861</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>2.886</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n306_ins5482/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n306_ins5482/F</td>
</tr>
<tr>
<td>3.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3861/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3861/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3861</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3861</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.052%; route: 0.272, 27.850%; tC2Q: 0.333, 34.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3859</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4150/Q</td>
</tr>
<tr>
<td>2.886</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n305_ins5481/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n305_ins5481/F</td>
</tr>
<tr>
<td>3.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3859/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3859/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3859</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3859</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.052%; route: 0.272, 27.850%; tC2Q: 0.333, 34.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins4047</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins4047/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[1]_ins4047/Q</td>
</tr>
<tr>
<td>3.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 71.448%; tC2Q: 0.333, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins4048</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins4048/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[0]_ins4048/Q</td>
</tr>
<tr>
<td>3.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 71.448%; tC2Q: 0.333, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins4041</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins4041/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[7]_ins4041/Q</td>
</tr>
<tr>
<td>3.467</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins4042</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins4042/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[6]_ins4042/Q</td>
</tr>
<tr>
<td>3.493</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/DI6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 72.519%; tC2Q: 0.333, 27.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>69</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147/Q</td>
</tr>
<tr>
<td>2.620</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n39_ins5241/I0</td>
</tr>
<tr>
<td>3.344</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n39_ins5241/F</td>
</tr>
<tr>
<td>3.344</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4147</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.018%; route: 0.007, 0.665%; tC2Q: 0.333, 31.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3866</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845/Q</td>
</tr>
<tr>
<td>3.397</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3866/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3866/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3866</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB11[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3866</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3865</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C3[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843/Q</td>
</tr>
<tr>
<td>3.397</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3865/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3865/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3865</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3865</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3849</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3868</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3849/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3849/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3868/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3868/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3868</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3868</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.832, 71.390%; tC2Q: 0.333, 28.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_oe_ins4049</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3876</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_scc_core/u_scc_register/sram_oe_ins4049/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_oe_ins4049/Q</td>
</tr>
<tr>
<td>3.452</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3876/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3876/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3876</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3876</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 71.563%; tC2Q: 0.333, 28.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3851</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3869</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3851/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C3[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3851/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3869/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3869/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3869</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB12[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3869</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 71.942%; tC2Q: 0.333, 28.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3847</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3867</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3847/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R10C2[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3847/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3867/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3867/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3867</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3867</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 72.592%; tC2Q: 0.333, 27.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_oe_ins4049</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins4157</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_scc_core/u_scc_register/sram_oe_ins4049/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_oe_ins4049/Q</td>
</tr>
<tr>
<td>3.150</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n42_ins5487/I2</td>
</tr>
<tr>
<td>3.522</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n42_ins5487/F</td>
</tr>
<tr>
<td>3.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active_delay_ins4157/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins4157/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins4157</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins4157</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.940%; route: 0.537, 43.232%; tC2Q: 0.333, 26.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3857</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>3.212</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n304_ins5480/I2</td>
</tr>
<tr>
<td>3.584</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n304_ins5480/F</td>
</tr>
<tr>
<td>3.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3857/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3857/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3857</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3857</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.525%; route: 0.599, 45.915%; tC2Q: 0.333, 25.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3855</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>3.212</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n303_ins5479/I2</td>
</tr>
<tr>
<td>3.584</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n303_ins5479/F</td>
</tr>
<tr>
<td>3.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3855/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3855/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3855</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3855</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.525%; route: 0.599, 45.915%; tC2Q: 0.333, 25.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>3.212</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n297_ins5473/I2</td>
</tr>
<tr>
<td>3.584</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n297_ins5473/F</td>
</tr>
<tr>
<td>3.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3843</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.525%; route: 0.599, 45.915%; tC2Q: 0.333, 25.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4153/Q</td>
</tr>
<tr>
<td>3.212</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n298_ins5474/I2</td>
</tr>
<tr>
<td>3.584</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n298_ins5474/F</td>
</tr>
<tr>
<td>3.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3845</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.525%; route: 0.599, 45.915%; tC2Q: 0.333, 25.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[11]_ins4376</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_d[11]_ins4325</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[11]_ins4376/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_e[11]_ins4376/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n396_ins5405/I1</td>
</tr>
<tr>
<td>3.224</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n396_ins5405/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n320_ins5570/I2</td>
</tr>
<tr>
<td>3.613</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n320_ins5570/F</td>
</tr>
<tr>
<td>3.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_d[11]_ins4325/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_d[11]_ins4325/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_d[11]_ins4325</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_d[11]_ins4325</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.744, 55.808%; route: 0.256, 19.188%; tC2Q: 0.333, 25.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins3794</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins3794/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins3794/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins3796</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins3796/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins3796/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3804</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3804/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3804/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3812</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3812/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3812/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3828</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3828/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3828/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3871</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3871/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3871/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4292</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4292/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4292/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4077</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4077/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4077/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4076</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4076/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4076/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4289</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4289/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3054/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3054/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4289/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>335</td>
<td>clk_3</td>
<td>27.352</td>
<td>1.958</td>
</tr>
<tr>
<td>107</td>
<td>ff_active[0]</td>
<td>28.025</td>
<td>2.851</td>
</tr>
<tr>
<td>69</td>
<td>ff_active[2]</td>
<td>27.773</td>
<td>3.784</td>
</tr>
<tr>
<td>60</td>
<td>ff_active[1]</td>
<td>27.352</td>
<td>4.491</td>
</tr>
<tr>
<td>60</td>
<td>n891</td>
<td>31.357</td>
<td>4.555</td>
</tr>
<tr>
<td>47</td>
<td>wave_update_9</td>
<td>28.328</td>
<td>1.860</td>
</tr>
<tr>
<td>24</td>
<td>n283</td>
<td>27.773</td>
<td>2.852</td>
</tr>
<tr>
<td>18</td>
<td>n1437</td>
<td>34.743</td>
<td>2.989</td>
</tr>
<tr>
<td>17</td>
<td>n553</td>
<td>28.520</td>
<td>1.971</td>
</tr>
<tr>
<td>17</td>
<td>ff_wave_address_a[3]</td>
<td>30.449</td>
<td>1.818</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C9</td>
<td>0.667</td>
</tr>
<tr>
<td>R4C10</td>
<td>0.625</td>
</tr>
<tr>
<td>R3C10</td>
<td>0.611</td>
</tr>
<tr>
<td>R7C6</td>
<td>0.569</td>
</tr>
<tr>
<td>R4C12</td>
<td>0.569</td>
</tr>
<tr>
<td>R5C10</td>
<td>0.556</td>
</tr>
<tr>
<td>R3C9</td>
<td>0.542</td>
</tr>
<tr>
<td>R5C9</td>
<td>0.542</td>
</tr>
<tr>
<td>R5C12</td>
<td>0.542</td>
</tr>
<tr>
<td>R7C2</td>
<td>0.528</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
