$date
	Fri Nov  1 20:26:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fourBitComparator_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module ut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( lt_3 $end
$var wire 1 ) lt_2 $end
$var wire 1 * lt_1 $end
$var wire 1 ! lessThan $end
$var wire 1 + gt_3 $end
$var wire 1 , gt_2 $end
$var wire 1 - gt_1 $end
$var wire 1 " greaterThan $end
$var wire 1 # equal $end
$var wire 1 . eq_3 $end
$var wire 1 / eq_2 $end
$var wire 1 0 eq_1 $end
$scope module f0 $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 # eq $end
$var wire 1 " gt $end
$var wire 1 ! lt $end
$var wire 1 * lt_in $end
$var wire 1 - gt_in $end
$var wire 1 0 eq_in $end
$upscope $end
$scope module f1 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 0 eq $end
$var wire 1 - gt $end
$var wire 1 * lt $end
$var wire 1 ) lt_in $end
$var wire 1 , gt_in $end
$var wire 1 / eq_in $end
$upscope $end
$scope module f2 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 / eq $end
$var wire 1 , gt $end
$var wire 1 ) lt $end
$var wire 1 ( lt_in $end
$var wire 1 + gt_in $end
$var wire 1 . eq_in $end
$upscope $end
$scope module f3 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 . eq $end
$var wire 1 9 eq_in $end
$var wire 1 + gt $end
$var wire 1 : gt_in $end
$var wire 1 ( lt $end
$var wire 1 ; lt_in $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0;
0:
19
08
07
06
05
04
03
02
01
10
1/
1.
0-
0,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#20
0!
1-
00
0*
0.
1+
0/
1,
0#
1"
14
17
15
11
b10 %
b10 '
b1101 $
b1101 &
#40
1!
0"
1*
0-
0,
1/
1.
0+
16
12
07
01
b111 %
b111 '
b100 $
b100 &
#60
0.
1(
0/
1)
18
05
11
b1111 %
b1111 '
b1 $
b1 &
#80
1"
0!
1-
0*
1,
0)
1+
0(
08
06
04
02
17
15
13
b0 %
b0 '
b1111 $
b1111 &
#100
1#
0"
10
0-
1/
0,
1.
0+
18
16
14
12
b1111 %
b1111 '
#120
