# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_09.srcs/sources_1/new/myFFDREna.vhd" \
"../../../../guia_09.srcs/sim_1/imports/capitulo09/myFFDREna_tb.vhd" \

# Do not sort compile order
nosort
