<?xml version='1.0' encoding='UTF-8'?>
<Project Type="Project" LVVersion="15008000">
	<Property Name="NI.LV.All.SourceOnly" Type="Bool">false</Property>
	<Property Name="NI.Project.Description" Type="Str"></Property>
	<Property Name="varPersistentID:{0C705820-0FD4-46CA-B413-3DD1650FFF34}" Type="Ref">/My Computer/UnitTests/test_pushdata_singleperiod.vi/Accumulate 1/error in</Property>
	<Property Name="varPersistentID:{187F0DAF-CE88-413D-865F-2B7F9ABF71F2}" Type="Ref">/RT cRIO-9082/sandbox/shared-variable.lvlib/booleen-errors</Property>
	<Property Name="varPersistentID:{64F973B6-4718-45E5-80FD-5310221BEC43}" Type="Ref">/My Computer/UnitTests/test_pushdata_singleperiod.vi/Accumulate 1/reset</Property>
	<Property Name="varPersistentID:{6D1DFECE-4CD4-46D4-9083-C37449094800}" Type="Ref">/My Computer/UnitTests/test_pushdata_singleperiod.vi/Accumulate 1/enable</Property>
	<Property Name="varPersistentID:{82EE3C2D-79A9-4C67-BEF4-94CFB5108BA9}" Type="Ref">/My Computer/UnitTests/test_pushdata_singleperiod.vi/Accumulate 1/input</Property>
	<Property Name="varPersistentID:{9CD751D4-F36D-432A-9520-F5DFEBBC56C2}" Type="Ref">/My Computer/UnitTests/test_pushdata_singleperiod.vi/Accumulate 1/error out</Property>
	<Property Name="varPersistentID:{B9C6088D-557D-4FC7-806C-4052CE336F5C}" Type="Ref">/My Computer/UnitTests/test_pushdata_singleperiod.vi/Accumulate 1/accumulation</Property>
	<Item Name="My Computer" Type="My Computer">
		<Property Name="NI.SortType" Type="Int">3</Property>
		<Property Name="server.app.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="server.control.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="server.tcp.enabled" Type="Bool">false</Property>
		<Property Name="server.tcp.port" Type="Int">0</Property>
		<Property Name="server.tcp.serviceName" Type="Str">My Computer/VI Server</Property>
		<Property Name="server.tcp.serviceName.default" Type="Str">My Computer/VI Server</Property>
		<Property Name="server.vi.callsEnabled" Type="Bool">true</Property>
		<Property Name="server.vi.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="specify.custom.address" Type="Bool">false</Property>
		<Item Name="Project Documentation" Type="Folder"/>
		<Item Name="Type Definitions" Type="Folder">
			<Property Name="NI.SortType" Type="Int">0</Property>
			<Item Name="ControlParams.ctl" Type="VI" URL="../controls/ControlParams.ctl"/>
			<Item Name="ControlParams_TF.ctl" Type="VI" URL="../controls/ControlParams_TF.ctl"/>
			<Item Name="controlParams_tracktraj.ctl" Type="VI" URL="../controls/controlParams_tracktraj.ctl"/>
			<Item Name="ExperimentParams.ctl" Type="VI" URL="../controls/ExperimentParams.ctl"/>
			<Item Name="ssParams.ctl" Type="VI" URL="../controls/ssParams.ctl"/>
			<Item Name="systemMatrices.ctl" Type="VI" URL="../controls/systemMatrices.ctl">
				<Property Name="configString.guid" Type="Str">{0942A395-5AB4-43CF-9894-BEDD5A48F77C}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{174707C4-D602-4012-9EA1-E843A8B7C504}resource=/crio_Mod1/AI5;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctl{342C42D8-9850-43AC-B257-933A55ED8F39}resource=/crio_Mod1/AI7;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctl{4BE0D13E-7584-4005-B5E0-462ECA6B0B4F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;xhat_FIFO;DataType=1000800000000001003C005F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF1000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{4E31061A-31D9-41FE-BD5F-5DD701DC0B6D}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9201,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.MinConvTime=2.000000E+0,cRIOModule.RsiAttributes=[crioConfig.End]{5010CB46-AD6F-40F6-926E-39B6398222A9}resource=/crio_Mod2/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{535413AA-A566-49AF-BFE6-2853914C7EF5}resource=/crio_Mod1/AI4;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctl{5AA010CA-7C09-459A-94B1-4964E5DDD8B4}resource=/crio_Mod2/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{5C8C342F-6D66-468A-A385-5EF9EBD43D4E}resource=/crio_Mod1/AI6;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctl{602C17B4-0B33-4E67-BDA1-95A44E45D0F5}resource=/crio_Mod1/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctl{84723302-C1AA-49D0-8542-F4CF191216F8}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=1000800000000001003C005F03510028000000100001000100000010FFFFFFFFFFFFFFFF000000270000000F0000007FFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{87448FBE-8F4F-4EB0-80DB-A6D763BECE9D}resource=/crio_Mod1/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctl{95E618EF-DC69-4854-B1BA-A10ECD58EF23}resource=/crio_Mod1/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctl{96333642-638D-4AE3-98AD-30381CEA35F0}resource=/crio_Mod2/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9667A603-E7ED-4B8B-A2B0-7C04FFD2E983}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=1000800000000001003C005F03510028000000100001000100000010FFFFFFFFFFFFFFFF000000270000000F0000007FFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{998B30A1-D7DA-449F-B356-6FD47261733B}resource=/FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool{9C46EFD6-5FE8-4FE8-B580-14099EA1809B}resource=/Scan Clock;0;ReadMethodType=bool{B38E479F-813B-43BE-B321-D19C4ABF6C50}resource=/crio_Mod1/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctl{BACC796C-C596-4E98-8550-19DA99480450}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{C8D6871F-0277-4A85-9369-A92D7A81F136}resource=/crio_Mod2/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CEF038A3-CA45-44CF-B40F-F9980273C8BA}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{E8292E43-027F-4A0E-B004-4EA010F7CC27}resource=/Chassis Temperature;0;ReadMethodType=i16{FCBFDB58-4A07-4E27-9705-B1BA105094EA}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9074/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9074FPGA_TARGET_FAMILYSPARTAN3TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
				<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427EChassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9074/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9074FPGA_TARGET_FAMILYSPARTAN3TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]FPGA LEDresource=/FPGA LED;0;ReadMethodType=bool;WriteMethodType=boolMod1/AI0resource=/crio_Mod1/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctlMod1/AI1resource=/crio_Mod1/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctlMod1/AI2resource=/crio_Mod1/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctlMod1/AI3resource=/crio_Mod1/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctlMod1/AI4resource=/crio_Mod1/AI4;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctlMod1/AI5resource=/crio_Mod1/AI5;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctlMod1/AI6resource=/crio_Mod1/AI6;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctlMod1/AI7resource=/crio_Mod1/AI7;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_16_5.ctlMod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9201,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.MinConvTime=2.000000E+0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AO0resource=/crio_Mod2/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod2/AO1resource=/crio_Mod2/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod2/AO2resource=/crio_Mod2/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod2/AO3resource=/crio_Mod2/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=booluk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=1000800000000001003C005F03510028000000100001000100000010FFFFFFFFFFFFFFFF000000270000000F0000007FFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"xhat_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;xhat_FIFO;DataType=1000800000000001003C005F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF1000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=1000800000000001003C005F03510028000000100001000100000010FFFFFFFFFFFFFFFF000000270000000F0000007FFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
			</Item>
		</Item>
		<Item Name="UnitTests" Type="Folder">
			<Item Name="play_verifyControlLaw.vi" Type="VI" URL="../UnitTests/play_verifyControlLaw.vi"/>
			<Item Name="play_testMatrix_load.vi" Type="VI" URL="../UnitTests/play_testMatrix_load.vi">
				<Property Name="configString.guid" Type="Str">{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=1000800000000001003C005F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF1000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{1D964521-EEF7-404D-BEE3-82666375AFE8}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=F4436769E27813F498AAC0BB567809B2;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{22B56EAB-5F62-4A8E-A8B9-4076F5BC23E9}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=310DBCCD66A0834A68BC020C6E66F5E0;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{26CF1E09-CF75-4312-A581-1A271C2B51A1}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=6F61804056A2A329C8CFF51E111915B8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{2EA5995D-1642-4BBC-9314-57E96A2B1672}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=52087452BC5F1ABC3A5215201BB8656F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{31C826C0-CE8B-4949-AEE0-7BDC9B600795}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=0854B9338E361FD0247CDF1BAF64E225;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{4D816E82-B343-4BC6-9843-5B5278DC95D5}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=D46F177CD2C992C447EB45E01C662308;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{5AA2E169-7751-42B6-9BD6-7D2F5F40DC8A}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=29DAC6A99622950EA269E9D1277A8EA5;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7C38415E-04C2-47E3-A925-F0FD3794BEC9}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=5B119D101698128FAD8F6DE3E74689A4;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8F371DA0-1F58-42C1-915F-CFBDD526FA76}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=914A375271F78C21233FE606634E8292;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{8FD00BE4-79D6-4A7F-B1B0-5027B43FEC8E}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=5B119D101698128FAD8F6DE3E74689A4;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{90EF16A1-243D-4CAB-9615-0577A03FA86D}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=6F61804056A2A329C8CFF51E111915B8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A341751C-3515-4481-8B7F-4647D990147D}Actual Number of Elements=9;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=79B0558E2A71F7D2EC0D4A68C46E7751;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AF5C7A4B-8541-49ED-92A7-157A337BFFD9}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=A192F6EC5D36246717783FFF0D3096A8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=1000800000000001003C005F03510028000000100001000100000010FFFFFFFFFFFFFFFF000000270000000F0000007FFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE692BD1-A014-4FAE-9ECE-17CB7819BEEE}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=6F61804056A2A329C8CFF51E111915B8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{CC9467C5-000A-4936-8278-9E4EEF25DD90}Actual Number of Elements=9;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=0207BF3DA3C658120A241482C544D986;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{D7A74249-101F-4922-BD51-A7FDE4670F18}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=79D5E78B8E5BBC7B4893C886DD79E092;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{D860249D-DE75-439B-A193-6034E672042A}Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=C3B3B0236F331D78AF3F2D0D78C64B74;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;Host_to_FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"cRIO-9082/Clk40/falsetrueFPGA_EXECUTION_MODEDEV_COMPUTER_SIM_IOFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPTRUETARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
				<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427EA row10Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=6F61804056A2A329C8CFF51E111915B8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row11Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=6F61804056A2A329C8CFF51E111915B8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row12Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=6F61804056A2A329C8CFF51E111915B8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row1Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=310DBCCD66A0834A68BC020C6E66F5E0;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row2Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=C3B3B0236F331D78AF3F2D0D78C64B74;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row3Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=29DAC6A99622950EA269E9D1277A8EA5;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row4Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=D46F177CD2C992C447EB45E01C662308;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row5Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=52087452BC5F1ABC3A5215201BB8656F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row6Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=F4436769E27813F498AAC0BB567809B2;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row7Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=914A375271F78C21233FE606634E8292;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row8Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=5B119D101698128FAD8F6DE3E74689A4;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1A row9Actual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=5B119D101698128FAD8F6DE3E74689A4;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"BzActual Number of Elements=9;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=0207BF3DA3C658120A241482C544D986;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1CActual Number of Elements=9;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=79B0558E2A71F7D2EC0D4A68C46E7751;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsetrueFPGA_EXECUTION_MODEDEV_COMPUTER_SIM_IOFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPTRUETARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]DelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1Host_to_FPGA"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;Host_to_FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"K2Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=A192F6EC5D36246717783FFF0D3096A8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1KActual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=0854B9338E361FD0247CDF1BAF64E225;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1LActual Number of Elements=12;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=79D5E78B8E5BBC7B4893C886DD79E092;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=booluk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=1000800000000001003C005F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF1000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=1000800000000001003C005F03510028000000100001000100000010FFFFFFFFFFFFFFFF000000270000000F0000007FFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
			</Item>
			<Item Name="test_pushdata_singleperiod.vi" Type="VI" URL="../test_pushdata_singleperiod.vi">
				<Item Name="Accumulate 1" Type="IIO Function Block">
					<Item Name="error in" Type="Variable"/>
					<Item Name="reset" Type="Variable"/>
					<Item Name="input" Type="Variable"/>
					<Item Name="enable" Type="Variable"/>
					<Item Name="error out" Type="Variable"/>
					<Item Name="accumulation" Type="Variable"/>
				</Item>
			</Item>
		</Item>
		<Item Name="sub-vis" Type="Folder">
			<Item Name="update-image-data-on-trace.vi" Type="VI" URL="../update-image-data-on-trace.vi"/>
			<Item Name="heatmap_lines.vi" Type="VI" URL="../heatmap_lines.vi"/>
			<Item Name="UnpackData.vi" Type="VI" URL="../subVIs/UnpackData.vi"/>
			<Item Name="nearest_multiple.vi" Type="VI" URL="../nearest_multiple.vi"/>
			<Item Name="average_line.vi" Type="VI" URL="../average_line.vi"/>
			<Item Name="getControlData.vi" Type="VI" URL="../subVIs/getControlData.vi"/>
		</Item>
		<Item Name="sandbox" Type="Folder">
			<Item Name="shared-variable-host.vi" Type="VI" URL="../sandbox/shared-variable-host.vi"/>
		</Item>
		<Item Name="verify_matrices.vi" Type="VI" URL="../UnitTests/verify_matrices.vi"/>
		<Item Name="play_AFM_TF.vi" Type="VI" URL="../play_AFM_TF.vi"/>
		<Item Name="heatmap_lines_producer.vi" Type="VI" URL="../heatmap_lines_producer.vi"/>
		<Item Name="play-AFM-raster-imaging-open-loop.vi" Type="VI" URL="../play-AFM-raster-imaging-open-loop.vi"/>
		<Item Name="heatmap_from_raw.vi" Type="VI" URL="../heatmap_from_raw.vi"/>
		<Item Name="play-AFM-raster-imaging-open-loop-singleperiod.vi" Type="VI" URL="../play-AFM-raster-imaging-open-loop-singleperiod.vi"/>
		<Item Name="play-AFM-CS-imaging-open-loop.vi" Type="VI" URL="../play-AFM-CS-imaging-open-loop.vi"/>
		<Item Name="Dependencies" Type="Dependencies">
			<Item Name="vi.lib" Type="Folder">
				<Item Name="BuildHelpPath.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/BuildHelpPath.vi"/>
				<Item Name="Check Special Tags.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Check Special Tags.vi"/>
				<Item Name="Clear Errors.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Clear Errors.vi"/>
				<Item Name="Convert property node font to graphics font.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Convert property node font to graphics font.vi"/>
				<Item Name="Details Display Dialog.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Details Display Dialog.vi"/>
				<Item Name="DialogType.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/DialogType.ctl"/>
				<Item Name="DialogTypeEnum.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/DialogTypeEnum.ctl"/>
				<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Cluster From Error Code.vi"/>
				<Item Name="Error Code Database.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Code Database.vi"/>
				<Item Name="ErrWarn.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/ErrWarn.ctl"/>
				<Item Name="eventvkey.ctl" Type="VI" URL="/&lt;vilib&gt;/event_ctls.llb/eventvkey.ctl"/>
				<Item Name="Find Tag.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Find Tag.vi"/>
				<Item Name="Format Message String.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Format Message String.vi"/>
				<Item Name="General Error Handler.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/General Error Handler.vi"/>
				<Item Name="Get String Text Bounds.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Get String Text Bounds.vi"/>
				<Item Name="Get Text Rect.vi" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/Get Text Rect.vi"/>
				<Item Name="GetHelpDir.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/GetHelpDir.vi"/>
				<Item Name="GetRTHostConnectedProp.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/GetRTHostConnectedProp.vi"/>
				<Item Name="Longest Line Length in Pixels.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Longest Line Length in Pixels.vi"/>
				<Item Name="LVBoundsTypeDef.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/miscctls.llb/LVBoundsTypeDef.ctl"/>
				<Item Name="Not Found Dialog.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Not Found Dialog.vi"/>
				<Item Name="Search and Replace Pattern.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Search and Replace Pattern.vi"/>
				<Item Name="Set Bold Text.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Set Bold Text.vi"/>
				<Item Name="Set String Value.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Set String Value.vi"/>
				<Item Name="TagReturnType.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/TagReturnType.ctl"/>
				<Item Name="Three Button Dialog CORE.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Three Button Dialog CORE.vi"/>
				<Item Name="Three Button Dialog.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Three Button Dialog.vi"/>
				<Item Name="Trim Whitespace.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Trim Whitespace.vi"/>
				<Item Name="whitespace.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/whitespace.ctl"/>
				<Item Name="General Error Handler Core CORE.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/General Error Handler Core CORE.vi"/>
				<Item Name="LVRectTypeDef.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/miscctls.llb/LVRectTypeDef.ctl"/>
				<Item Name="Write To Spreadsheet File.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write To Spreadsheet File.vi"/>
				<Item Name="Write To Spreadsheet File (DBL).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write To Spreadsheet File (DBL).vi"/>
				<Item Name="Write Spreadsheet String.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write Spreadsheet String.vi"/>
				<Item Name="Write To Spreadsheet File (I64).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write To Spreadsheet File (I64).vi"/>
				<Item Name="Write To Spreadsheet File (string).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write To Spreadsheet File (string).vi"/>
				<Item Name="Find First Error.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Find First Error.vi"/>
				<Item Name="Close File+.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Close File+.vi"/>
				<Item Name="compatReadText.vi" Type="VI" URL="/&lt;vilib&gt;/_oldvers/_oldvers.llb/compatReadText.vi"/>
				<Item Name="Read File+ (string).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read File+ (string).vi"/>
				<Item Name="Open File+.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Open File+.vi"/>
				<Item Name="Read Lines From File.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read Lines From File.vi"/>
				<Item Name="Read From Spreadsheet File (string).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read From Spreadsheet File (string).vi"/>
				<Item Name="Read From Spreadsheet File (I64).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read From Spreadsheet File (I64).vi"/>
				<Item Name="Read From Spreadsheet File (DBL).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read From Spreadsheet File (DBL).vi"/>
				<Item Name="Read From Spreadsheet File.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read From Spreadsheet File.vi"/>
				<Item Name="NI_Matrix.lvlib" Type="Library" URL="/&lt;vilib&gt;/Analysis/Matrix/NI_Matrix.lvlib"/>
				<Item Name="Read Lines From File (with error IO).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read Lines From File (with error IO).vi"/>
				<Item Name="Read Delimited Spreadsheet (string).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read Delimited Spreadsheet (string).vi"/>
				<Item Name="Read Delimited Spreadsheet (I64).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read Delimited Spreadsheet (I64).vi"/>
				<Item Name="Read Delimited Spreadsheet (DBL).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read Delimited Spreadsheet (DBL).vi"/>
				<Item Name="Read Delimited Spreadsheet.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Read Delimited Spreadsheet.vi"/>
				<Item Name="NI_AALBase.lvlib" Type="Library" URL="/&lt;vilib&gt;/Analysis/NI_AALBase.lvlib"/>
				<Item Name="Write Delimited Spreadsheet (string).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write Delimited Spreadsheet (string).vi"/>
				<Item Name="Write Delimited Spreadsheet (I64).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write Delimited Spreadsheet (I64).vi"/>
				<Item Name="Write Delimited Spreadsheet (DBL).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write Delimited Spreadsheet (DBL).vi"/>
				<Item Name="Write Delimited Spreadsheet.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write Delimited Spreadsheet.vi"/>
			</Item>
			<Item Name="NiFpgaLv.dll" Type="Document" URL="NiFpgaLv.dll">
				<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
			</Item>
			<Item Name="AFMsssinglematri_FPGATargetSPARTA_AFMsscontrolTF_UpMICpvpCQI.lvbitx" Type="Document" URL="../FPGA Bitfiles/AFMsssinglematri_FPGATargetSPARTA_AFMsscontrolTF_UpMICpvpCQI.lvbitx"/>
			<Item Name="raster-scan-params.ctl" Type="VI" URL="../raster-scan-params.ctl"/>
			<Item Name="afmimagingcontro_FPGATargetSPARTA_raster-scanning_DXF4O8EAjZ4.lvbitx" Type="Document" URL="../FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_raster-scanning_DXF4O8EAjZ4.lvbitx"/>
			<Item Name="lvanlys.dll" Type="Document" URL="/&lt;resource&gt;/lvanlys.dll"/>
			<Item Name="boolean_errors.ctl" Type="VI" URL="../controls/boolean_errors.ctl"/>
			<Item Name="PI-params.ctl" Type="VI" URL="../controls/PI-params.ctl"/>
			<Item Name="boolean_info.ctl" Type="VI" URL="../controls/boolean_info.ctl"/>
			<Item Name="afmimagingcontro_FPGATargetSPARTA_pure-cs-scanning_50aLtqPG5pI.lvbitx" Type="Document" URL="../FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_pure-cs-scanning_50aLtqPG5pI.lvbitx"/>
		</Item>
		<Item Name="Build Specifications" Type="Build">
			<Item Name="FPGA Control on CompactRIO UI" Type="EXE">
				<Property Name="App_copyErrors" Type="Bool">true</Property>
				<Property Name="App_INI_aliasGUID" Type="Str">{3F1A9AAE-A97C-495F-A75D-ED905C8EFFDA}</Property>
				<Property Name="App_INI_GUID" Type="Str">{07A2CB36-90F2-4CA5-9453-589E911F560F}</Property>
				<Property Name="App_serverConfig.httpPort" Type="Int">8002</Property>
				<Property Name="Bld_buildCacheID" Type="Str">{225AC196-E26B-4EFD-B334-E0F8D9CC3A31}</Property>
				<Property Name="Bld_buildSpecName" Type="Str">FPGA Control on CompactRIO UI</Property>
				<Property Name="Bld_excludeLibraryItems" Type="Bool">true</Property>
				<Property Name="Bld_excludePolymorphicVIs" Type="Bool">true</Property>
				<Property Name="Bld_localDestDir" Type="Path">../builds/NI_AB_PROJECTNAME/FPGA Control on CompactRIO UI</Property>
				<Property Name="Bld_localDestDirType" Type="Str">relativeToCommon</Property>
				<Property Name="Bld_modifyLibraryFile" Type="Bool">true</Property>
				<Property Name="Bld_previewCacheID" Type="Str">{0BFDD048-1266-41AB-8541-E3215B6CF398}</Property>
				<Property Name="Bld_version.major" Type="Int">1</Property>
				<Property Name="Destination[0].destName" Type="Str">FPGAControlOnCompactRIOUI.exe</Property>
				<Property Name="Destination[0].path" Type="Path">../builds/NI_AB_PROJECTNAME/FPGA Control on CompactRIO UI/FPGAControlOnCompactRIOUI.exe</Property>
				<Property Name="Destination[0].preserveHierarchy" Type="Bool">true</Property>
				<Property Name="Destination[0].type" Type="Str">App</Property>
				<Property Name="Destination[1].destName" Type="Str">Support Directory</Property>
				<Property Name="Destination[1].path" Type="Path">../builds/NI_AB_PROJECTNAME/FPGA Control on CompactRIO UI/data</Property>
				<Property Name="DestinationCount" Type="Int">2</Property>
				<Property Name="Source[0].itemID" Type="Str">{B37AD74E-AAF3-429C-A6E2-12C757FF2257}</Property>
				<Property Name="Source[0].type" Type="Str">Container</Property>
				<Property Name="Source[1].destinationIndex" Type="Int">0</Property>
				<Property Name="Source[1].itemID" Type="Ref"></Property>
				<Property Name="Source[1].sourceInclusion" Type="Str">TopLevel</Property>
				<Property Name="Source[1].type" Type="Str">VI</Property>
				<Property Name="SourceCount" Type="Int">2</Property>
				<Property Name="TgtF_companyName" Type="Str">ni</Property>
				<Property Name="TgtF_fileDescription" Type="Str">FPGA Control on CompactRIO UI</Property>
				<Property Name="TgtF_internalName" Type="Str">FPGA Control on CompactRIO UI</Property>
				<Property Name="TgtF_legalCopyright" Type="Str">Copyright © 2012 ni</Property>
				<Property Name="TgtF_productName" Type="Str">FPGA Control on CompactRIO UI</Property>
				<Property Name="TgtF_targetfileGUID" Type="Str">{EFA51556-12BC-4711-9B8D-F2C3F5F71D45}</Property>
				<Property Name="TgtF_targetfileName" Type="Str">FPGAControlOnCompactRIOUI.exe</Property>
			</Item>
		</Item>
	</Item>
	<Item Name="RT cRIO-9082" Type="RT CompactRIO">
		<Property Name="alias.name" Type="Str">RT cRIO-9082</Property>
		<Property Name="alias.value" Type="Str">169.254.22.15</Property>
		<Property Name="CCSymbols" Type="Str">OS,PharLap;CPU,x86;TARGET_TYPE,RT;DeviceCode,753D;</Property>
		<Property Name="crio.ControllerPID" Type="Str">753D</Property>
		<Property Name="crio.family" Type="Str">900x</Property>
		<Property Name="host.ResponsivenessCheckEnabled" Type="Bool">false</Property>
		<Property Name="host.ResponsivenessCheckPingDelay" Type="UInt">10000</Property>
		<Property Name="host.ResponsivenessCheckPingTimeout" Type="UInt">5000</Property>
		<Property Name="host.TargetCPUID" Type="UInt">3</Property>
		<Property Name="host.TargetOSID" Type="UInt">15</Property>
		<Property Name="NI.SortType" Type="Int">3</Property>
		<Property Name="target.cleanupVisa" Type="Bool">false</Property>
		<Property Name="target.FPProtocolGlobals_ControlTimeLimit" Type="Int">300</Property>
		<Property Name="target.getDefault-&gt;WebServer.Port" Type="Int">80</Property>
		<Property Name="target.getDefault-&gt;WebServer.Timeout" Type="Int">60</Property>
		<Property Name="target.IOScan.Faults" Type="Str"></Property>
		<Property Name="target.IOScan.NetVarPeriod" Type="UInt">100</Property>
		<Property Name="target.IOScan.NetWatchdogEnabled" Type="Bool">false</Property>
		<Property Name="target.IOScan.Period" Type="UInt">10000</Property>
		<Property Name="target.IOScan.PowerupMode" Type="UInt">0</Property>
		<Property Name="target.IOScan.Priority" Type="UInt">0</Property>
		<Property Name="target.IOScan.ReportModeConflict" Type="Bool">true</Property>
		<Property Name="target.IsRemotePanelSupported" Type="Bool">true</Property>
		<Property Name="target.RTCPULoadMonitoringEnabled" Type="Bool">true</Property>
		<Property Name="target.RTDebugWebServerHTTPPort" Type="Int">8001</Property>
		<Property Name="target.RTTarget.ApplicationPath" Type="Path">/c/ni-rt/startup/startup.rtexe</Property>
		<Property Name="target.RTTarget.EnableFileSharing" Type="Bool">true</Property>
		<Property Name="target.RTTarget.IPAccess" Type="Str">+*</Property>
		<Property Name="target.RTTarget.LaunchAppAtBoot" Type="Bool">false</Property>
		<Property Name="target.RTTarget.VIPath" Type="Path">/c/ni-rt/startup</Property>
		<Property Name="target.server.app.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.server.control.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.server.tcp.access" Type="Str">+*</Property>
		<Property Name="target.server.tcp.enabled" Type="Bool">false</Property>
		<Property Name="target.server.tcp.paranoid" Type="Bool">true</Property>
		<Property Name="target.server.tcp.port" Type="Int">3363</Property>
		<Property Name="target.server.tcp.serviceName" Type="Str"></Property>
		<Property Name="target.server.tcp.serviceName.default" Type="Str">Main Application Instance/VI Server</Property>
		<Property Name="target.server.vi.access" Type="Str">+*</Property>
		<Property Name="target.server.vi.callsEnabled" Type="Bool">true</Property>
		<Property Name="target.server.vi.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.server.viscripting.showScriptingOperationsInContextHelp" Type="Bool">false</Property>
		<Property Name="target.server.viscripting.showScriptingOperationsInEditor" Type="Bool">false</Property>
		<Property Name="target.WebServer.Config" Type="Str"># Web server configuration file.
# Generated by LabVIEW 12.0f1
# 8/28/2012 11:43:55 PM
#
# Global Directives
#
NI.AddLVRouteVars
TypesConfig "$LVSERVER_CONFIGROOT/mime.types"
LimitWorkers 10
LoadModulePath "$LVSERVER_MODULEPATHS"
LoadModule LVAuth lvauthmodule
LoadModule LVRFP lvrfpmodule
Listen 8000
#
# Directives that apply to the default server
#
NI.ServerName default
DocumentRoot "$LVSERVER_DOCROOT"
InactivityTimeout 60
SetConnector netConnector
AddHandler LVAuth
AddHandler LVRFP
AddHandler fileHandler ""
AddOutputFilter chunkFilter
DirectoryIndex index.htm
</Property>
		<Property Name="target.WebServer.Enabled" Type="Bool">false</Property>
		<Property Name="target.WebServer.LogEnabled" Type="Bool">false</Property>
		<Property Name="target.WebServer.LogPath" Type="Path">/c/ni-rt/system/www/www.log</Property>
		<Property Name="target.WebServer.Port" Type="Int">80</Property>
		<Property Name="target.WebServer.RootPath" Type="Path">/c/ni-rt/system/www</Property>
		<Property Name="target.WebServer.TcpAccess" Type="Str">c+*</Property>
		<Property Name="target.WebServer.Timeout" Type="Int">60</Property>
		<Property Name="target.WebServer.ViAccess" Type="Str">+*</Property>
		<Property Name="target.webservices.SecurityAPIKey" Type="Str">PqVr/ifkAQh+lVrdPIykXlFvg12GhhQFR8H9cUhphgg=:pTe9HRlQuMfJxAG6QCGq7UvoUpJzAzWGKy5SbZ+roSU=</Property>
		<Property Name="target.webservices.ValidTimestampWindow" Type="Int">15</Property>
		<Property Name="TargetOSID" Type="Str">PharLap</Property>
		<Item Name="sandbox" Type="Folder">
			<Item Name="shared-variable.lvlib" Type="Library" URL="../sandbox/shared-variable.lvlib"/>
			<Item Name="shared-variable-RT.vi" Type="VI" URL="../sandbox/shared-variable-RT.vi"/>
		</Item>
		<Item Name="Chassis" Type="cRIO Chassis">
			<Property Name="crio.ProgrammingMode" Type="Str">fpga</Property>
			<Property Name="crio.ResourceID" Type="Str">RIO0</Property>
			<Property Name="crio.Type" Type="Str">cRIO-9082</Property>
			<Item Name="FPGA Target SPARTAN6 9082" Type="FPGA Target">
				<Property Name="AutoRun" Type="Bool">false</Property>
				<Property Name="CCSymbols" Type="Str">SIMULATE_XILINX_IP,FALSE;</Property>
				<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
				<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
				<Property Name="Mode" Type="Int">0</Property>
				<Property Name="NI.LV.FPGA.CLIPDeclarationsArraySize" Type="Int">0</Property>
				<Property Name="NI.LV.FPGA.CLIPDeclarationSet" Type="Xml">
<CLIPDeclarationSet>
</CLIPDeclarationSet></Property>
				<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
				<Property Name="NI.LV.FPGA.Version" Type="Int">6</Property>
				<Property Name="NI.SortType" Type="Int">3</Property>
				<Property Name="niFpga_TopLevelVIID" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/fpga_VIs/raster-scanning.vi</Property>
				<Property Name="Resource Name" Type="Str">RIO0</Property>
				<Property Name="SWEmulationSubMode" Type="UInt">0</Property>
				<Property Name="SWEmulationVIPath" Type="Path"></Property>
				<Property Name="Target Class" Type="Str">cRIO-9082</Property>
				<Property Name="Top-Level Timing Source" Type="Str">40 MHz Onboard Clock</Property>
				<Property Name="Top-Level Timing Source Is Default" Type="Bool">true</Property>
				<Item Name="Chassis I/O" Type="Folder">
					<Item Name="Mod1" Type="Folder">
						<Item Name="Mod1/DIO0" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO0</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{C6A7BD5E-CAD0-4F09-9374-1900789C0045}</Property>
						</Item>
						<Item Name="Mod1/DIO1" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO1</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{960035AB-7E3E-455A-89B6-57F121DF45B7}</Property>
						</Item>
						<Item Name="Mod1/DIO2" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO2</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{E8042D4A-E361-458D-A023-99618D49E7A1}</Property>
						</Item>
						<Item Name="Mod1/DIO3" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO3</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}</Property>
						</Item>
						<Item Name="Mod1/DIO3:0" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO3:0</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}</Property>
						</Item>
						<Item Name="Mod1/DIO4" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO4</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}</Property>
						</Item>
						<Item Name="Mod1/DIO5" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO5</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{E0EFD94C-0569-4949-8CED-350052D69E78}</Property>
						</Item>
						<Item Name="Mod1/DIO6" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO6</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}</Property>
						</Item>
						<Item Name="Mod1/DIO7" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO7</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{3979A61F-2396-46B4-BF46-49FACAC80461}</Property>
						</Item>
						<Item Name="Mod1/DIO7:0" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO7:0</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}</Property>
						</Item>
						<Item Name="Mod1/DIO7:4" Type="Elemental IO">
							<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod1/DIO7:4</Value>
   </Attribute>
</AttributeSet>
</Property>
							<Property Name="FPGA.PersistentID" Type="Str">{803BE4B7-E8DB-4284-9F1B-515A87907073}</Property>
						</Item>
					</Item>
					<Item Name="Chassis Temperature" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/Chassis Temperature</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{A51E29E1-BC6D-40B3-8552-A154E611CB22}</Property>
					</Item>
					<Item Name="Scan Clock" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/Scan Clock</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}</Property>
					</Item>
					<Item Name="Sleep" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/Sleep</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{63840746-565E-495F-968F-9C35315BE2AF}</Property>
					</Item>
					<Item Name="System Reset" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/System Reset</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}</Property>
					</Item>
					<Item Name="USER FPGA LED" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/USER FPGA LED</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{10CB362E-654A-45E8-99C1-4174EC64876A}</Property>
					</Item>
				</Item>
				<Item Name="controls" Type="Folder">
					<Item Name="boolean_errors.ctl" Type="VI" URL="../controls/boolean_errors.ctl">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="boolean_info.ctl" Type="VI" URL="../controls/boolean_info.ctl">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="ControlParams_TF.ctl" Type="VI" URL="../controls/ControlParams_TF.ctl">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="PI-params.ctl" Type="VI" URL="../controls/PI-params.ctl">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="raster-scan-params.ctl" Type="VI" URL="../raster-scan-params.ctl">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
				</Item>
				<Item Name="floating point toolkit" Type="Folder">
					<Item Name="polymorhic subvis" Type="Folder">
						<Item Name="Negate 00.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/PolymorphicSubVis/Negate 00.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
						<Item Name="Negate 01.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/PolymorphicSubVis/Negate 01.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
						<Item Name="Negate 02.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/PolymorphicSubVis/Negate 02.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
						<Item Name="Negate 03.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/PolymorphicSubVis/Negate 03.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
						<Item Name="Negate 04.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/PolymorphicSubVis/Negate 04.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
					</Item>
					<Item Name="Add Float SCTL 40 MHz Latency 0 Pipeline 0.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/Add Float SCTL 40 MHz Latency 0 Pipeline 0.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="Add Float SCTL 40 MHz Latency 1.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/Add Float SCTL 40 MHz Latency 1.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="Less Than Float SCTL 40 MHz Latency 0 Pipeline 0.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/Less Than Float SCTL 40 MHz Latency 0 Pipeline 0.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="Multiply Float SCTL 40 MHz Latency 1.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/Multiply Float SCTL 40 MHz Latency 1.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="Negate Float.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/Negate Float.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="Subtract Float SCTL 40 MHz Latency 1.vi" Type="VI" URL="../fpga_VIs/floating_point_toolkit/Subtract Float SCTL 40 MHz Latency 1.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
				</Item>
				<Item Name="Mems and FIFOs" Type="Folder">
					<Item Name="AasCol" Type="FPGA Memory Block">
						<Property Name="FPGA.PersistentID" Type="Str">{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}</Property>
						<Property Name="fullEmulation" Type="Bool">false</Property>
						<Property Name="Memory Latency" Type="UInt">1</Property>
						<Property Name="Multiple Clock Domains" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.ActualNumberOfElements" Type="UInt">625</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DataWidth" Type="UInt">11</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramIncludeByteEnables" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramMaxOutstandingRequests" Type="Int">64</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramSelection" Type="Str"></Property>
						<Property Name="NI.LV.FPGA.MEMORY.Init" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InitData" Type="Str">00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InitVIPath" Type="Str"></Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceAArbitration" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceBArbitration" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceConfig" Type="UInt">0</Property>
						<Property Name="NI.LV.FPGA.MEMORY.RequestedNumberOfElements" Type="UInt">625</Property>
						<Property Name="NI.LV.FPGA.MEMORY.Type" Type="UInt">2</Property>
						<Property Name="NI.LV.FPGA.ScriptConfigString" Type="Str">Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1Persist Memory ValuesFALSE;</Property>
						<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.Version" Type="Int">10</Property>
						<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
					</Item>
					<Item Name="AasCol 2" Type="FPGA Memory Block">
						<Property Name="FPGA.PersistentID" Type="Str">{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}</Property>
						<Property Name="fullEmulation" Type="Bool">false</Property>
						<Property Name="Memory Latency" Type="UInt">1</Property>
						<Property Name="Multiple Clock Domains" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.ActualNumberOfElements" Type="UInt">625</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DataWidth" Type="UInt">11</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramIncludeByteEnables" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramMaxOutstandingRequests" Type="Int">64</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramSelection" Type="Str"></Property>
						<Property Name="NI.LV.FPGA.MEMORY.Init" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InitData" Type="Str">00111111011110101010100010010101001111001010101011101101010110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111111101010010010000000011101001111110111101010101000100101011011110110111100100011101101011010111011100010100111010000100110101111010011010001010000001110011011101100101101010101100001101000111101000011000101000111011000101110100010110001010011001111110011110011011001110100011000111000111010010011010100111110011100001111100110110100101011011000100011111110011000101001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111101110101101100011110101100111101001001001110000101010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011111111011100111001111101100100111111011101011011000111101011101111010101110101100001110110001011101101010100110100001110100100111101001011000100011110001001101110100101001110010011000110000011110100000101101101110000000100111010011111000001001011001000001111101001000110011000000100100011111110111011011010010101001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110111100100001001000101010011110011011110110111010101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101111111101110011110000101010100011111101111001000010010001010100111101001001011010100010010000101110100100101101110001100001000011110100000000100100110111001100111010011100100110001011000001001111101000101111111111101001000011111110110100001101010111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111011111100100001110011111001110111101111000110000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111111101011011010011111010011001111110111111001000011100111110011110011001100100110101110000100111010010000001101101100101100001111100101111011001000001100010011111110001111011000100111011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111101111110100110001110101100111011101100111000101010100011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011111111000100111101011110111000111111011111101001100011101011001111101000000010010101100010100011111110100101100001000001011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110111110111101011100111000011110000000101000110010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111101100000001011100100010100111101111111101000110111011011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InitVIPath" Type="Str">Init_Aascol.vi</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceAArbitration" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceBArbitration" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceConfig" Type="UInt">0</Property>
						<Property Name="NI.LV.FPGA.MEMORY.RequestedNumberOfElements" Type="UInt">625</Property>
						<Property Name="NI.LV.FPGA.MEMORY.Type" Type="UInt">2</Property>
						<Property Name="NI.LV.FPGA.ScriptConfigString" Type="Str">Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1Persist Memory ValuesFALSE;</Property>
						<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.Version" Type="Int">10</Property>
						<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
					</Item>
					<Item Name="accumulator" Type="FPGA Register">
						<Property Name="Arbitration For Write" Type="UInt">1</Property>
						<Property Name="Compile Config String" Type="Str">"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"</Property>
						<Property Name="Data Type" Type="UInt">11</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}</Property>
						<Property Name="Initial Data" Type="Str"></Property>
						<Property Name="Initialized" Type="Bool">false</Property>
						<Property Name="InitVIPath" Type="Str"></Property>
						<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
						<Property Name="Valid" Type="Bool">true</Property>
						<Property Name="Version" Type="Int">1</Property>
					</Item>
					<Item Name="DelayVector" Type="FPGA Memory Block">
						<Property Name="FPGA.PersistentID" Type="Str">{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}</Property>
						<Property Name="fullEmulation" Type="Bool">false</Property>
						<Property Name="Memory Latency" Type="UInt">1</Property>
						<Property Name="Multiple Clock Domains" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.ActualNumberOfElements" Type="UInt">24</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DataWidth" Type="UInt">11</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramIncludeByteEnables" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramMaxOutstandingRequests" Type="Int">64</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramSelection" Type="Str"></Property>
						<Property Name="NI.LV.FPGA.MEMORY.Init" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InitData" Type="Str">000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InitVIPath" Type="Str"></Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceAArbitration" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceBArbitration" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceConfig" Type="UInt">0</Property>
						<Property Name="NI.LV.FPGA.MEMORY.RequestedNumberOfElements" Type="UInt">24</Property>
						<Property Name="NI.LV.FPGA.MEMORY.Type" Type="UInt">2</Property>
						<Property Name="NI.LV.FPGA.ScriptConfigString" Type="Str">Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1Persist Memory ValuesFALSE;</Property>
						<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.Version" Type="Int">10</Property>
						<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
					</Item>
					<Item Name="e_0" Type="FPGA Register">
						<Property Name="Arbitration For Write" Type="UInt">1</Property>
						<Property Name="Compile Config String" Type="Str">"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"</Property>
						<Property Name="Data Type" Type="UInt">9</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}</Property>
						<Property Name="Initial Data" Type="Str">0000000000000000</Property>
						<Property Name="Initialized" Type="Bool">true</Property>
						<Property Name="InitVIPath" Type="Str"></Property>
						<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000</Property>
						<Property Name="Valid" Type="Bool">true</Property>
						<Property Name="Version" Type="Int">1</Property>
					</Item>
					<Item Name="fpga-to-host" Type="FPGA FIFO">
						<Property Name="Actual Number of Elements" Type="UInt">1023</Property>
						<Property Name="Arbitration for Read" Type="UInt">1</Property>
						<Property Name="Arbitration for Write" Type="UInt">1</Property>
						<Property Name="Control Logic" Type="UInt">0</Property>
						<Property Name="Data Type" Type="UInt">11</Property>
						<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
						<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						<Property Name="fifo.configured" Type="Bool">true</Property>
						<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
						<Property Name="fifo.valid" Type="Bool">true</Property>
						<Property Name="fifo.version" Type="Int">12</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}</Property>
						<Property Name="Local" Type="Bool">false</Property>
						<Property Name="Memory Type" Type="UInt">2</Property>
						<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
						<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
						<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
						<Property Name="Type" Type="UInt">2</Property>
						<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
					</Item>
					<Item Name="fpga-to-host2" Type="FPGA FIFO">
						<Property Name="Actual Number of Elements" Type="UInt">1023</Property>
						<Property Name="Arbitration for Read" Type="UInt">1</Property>
						<Property Name="Arbitration for Write" Type="UInt">1</Property>
						<Property Name="Control Logic" Type="UInt">0</Property>
						<Property Name="Data Type" Type="UInt">9</Property>
						<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
						<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						<Property Name="fifo.configured" Type="Bool">true</Property>
						<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
						<Property Name="fifo.valid" Type="Bool">true</Property>
						<Property Name="fifo.version" Type="Int">12</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{61DA3B98-F873-48D9-898D-25129302DB7F}</Property>
						<Property Name="Local" Type="Bool">false</Property>
						<Property Name="Memory Type" Type="UInt">2</Property>
						<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
						<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
						<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
						<Property Name="Type" Type="UInt">2</Property>
						<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000</Property>
					</Item>
					<Item Name="host_to_fpga" Type="FPGA FIFO">
						<Property Name="Actual Number of Elements" Type="UInt">1029</Property>
						<Property Name="Arbitration for Read" Type="UInt">1</Property>
						<Property Name="Arbitration for Write" Type="UInt">1</Property>
						<Property Name="Control Logic" Type="UInt">0</Property>
						<Property Name="Data Type" Type="UInt">9</Property>
						<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
						<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						<Property Name="fifo.configured" Type="Bool">true</Property>
						<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
						<Property Name="fifo.valid" Type="Bool">true</Property>
						<Property Name="fifo.version" Type="Int">12</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{EEC9A839-30D1-4371-AF75-D555DE3BB72B}</Property>
						<Property Name="Local" Type="Bool">false</Property>
						<Property Name="Memory Type" Type="UInt">2</Property>
						<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
						<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
						<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
						<Property Name="Type" Type="UInt">1</Property>
						<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000</Property>
					</Item>
					<Item Name="U_z0" Type="FPGA Register">
						<Property Name="Arbitration For Write" Type="UInt">1</Property>
						<Property Name="Compile Config String" Type="Str">"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"</Property>
						<Property Name="Data Type" Type="UInt">9</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{42949C81-BA7C-472B-B8A8-8E1AC52B262F}</Property>
						<Property Name="Initial Data" Type="Str">0000000000000000</Property>
						<Property Name="Initialized" Type="Bool">true</Property>
						<Property Name="InitVIPath" Type="Str"></Property>
						<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000</Property>
						<Property Name="Valid" Type="Bool">true</Property>
						<Property Name="Version" Type="Int">1</Property>
					</Item>
					<Item Name="x_0" Type="FPGA Register">
						<Property Name="Arbitration For Write" Type="UInt">1</Property>
						<Property Name="Compile Config String" Type="Str">"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"</Property>
						<Property Name="Data Type" Type="UInt">9</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}</Property>
						<Property Name="Initial Data" Type="Str">0000000000000000</Property>
						<Property Name="Initialized" Type="Bool">true</Property>
						<Property Name="InitVIPath" Type="Str"></Property>
						<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000</Property>
						<Property Name="Valid" Type="Bool">true</Property>
						<Property Name="Version" Type="Int">1</Property>
					</Item>
					<Item Name="x_mem" Type="FPGA Memory Block">
						<Property Name="FPGA.PersistentID" Type="Str">{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}</Property>
						<Property Name="fullEmulation" Type="Bool">false</Property>
						<Property Name="Memory Latency" Type="UInt">2</Property>
						<Property Name="Multiple Clock Domains" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
						<Property Name="NI.LV.FPGA.MEMORY.ActualNumberOfElements" Type="UInt">2</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DataWidth" Type="UInt">10</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramIncludeByteEnables" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramMaxOutstandingRequests" Type="Int">64</Property>
						<Property Name="NI.LV.FPGA.MEMORY.DramSelection" Type="Str"></Property>
						<Property Name="NI.LV.FPGA.MEMORY.Init" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InitData" Type="Str"></Property>
						<Property Name="NI.LV.FPGA.MEMORY.InitVIPath" Type="Str"></Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceAArbitration" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceBArbitration" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.InterfaceConfig" Type="UInt">0</Property>
						<Property Name="NI.LV.FPGA.MEMORY.RequestedNumberOfElements" Type="UInt">1</Property>
						<Property Name="NI.LV.FPGA.MEMORY.Type" Type="UInt">2</Property>
						<Property Name="NI.LV.FPGA.ScriptConfigString" Type="Str">Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2Persist Memory ValuesFALSE;</Property>
						<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.Version" Type="Int">10</Property>
						<Property Name="Type Descriptor" Type="Str">10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</Property>
					</Item>
					<Item Name="x_register" Type="FPGA Register">
						<Property Name="Arbitration For Write" Type="UInt">2</Property>
						<Property Name="Compile Config String" Type="Str">"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"</Property>
						<Property Name="Data Type" Type="UInt">10</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{45E47370-9386-42C7-90CC-F1C55C7A8BDA}</Property>
						<Property Name="Initial Data" Type="Str">00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</Property>
						<Property Name="Initialized" Type="Bool">true</Property>
						<Property Name="InitVIPath" Type="Str">init_Xregister.vi</Property>
						<Property Name="Type Descriptor" Type="Str">10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</Property>
						<Property Name="Valid" Type="Bool">true</Property>
						<Property Name="Version" Type="Int">1</Property>
					</Item>
					<Item Name="y_0" Type="FPGA Register">
						<Property Name="Arbitration For Write" Type="UInt">1</Property>
						<Property Name="Compile Config String" Type="Str">"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"</Property>
						<Property Name="Data Type" Type="UInt">9</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}</Property>
						<Property Name="Initial Data" Type="Str">0000000000000000</Property>
						<Property Name="Initialized" Type="Bool">true</Property>
						<Property Name="InitVIPath" Type="Str"></Property>
						<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000</Property>
						<Property Name="Valid" Type="Bool">true</Property>
						<Property Name="Version" Type="Int">1</Property>
					</Item>
					<Item Name="yk_FIFO" Type="FPGA FIFO">
						<Property Name="Actual Number of Elements" Type="UInt">1023</Property>
						<Property Name="Arbitration for Read" Type="UInt">1</Property>
						<Property Name="Arbitration for Write" Type="UInt">1</Property>
						<Property Name="Control Logic" Type="UInt">0</Property>
						<Property Name="Data Type" Type="UInt">11</Property>
						<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
						<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						<Property Name="fifo.configured" Type="Bool">true</Property>
						<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
						<Property Name="fifo.valid" Type="Bool">true</Property>
						<Property Name="fifo.version" Type="Int">12</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}</Property>
						<Property Name="Local" Type="Bool">false</Property>
						<Property Name="Memory Type" Type="UInt">2</Property>
						<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
						<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
						<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
						<Property Name="Type" Type="UInt">2</Property>
						<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
					</Item>
				</Item>
				<Item Name="MOD1 (DAC)" Type="Folder">
					<Item Name="Mod1" Type="RIO C Series Module">
						<Property Name="crio.Calibration" Type="Str">1</Property>
						<Property Name="crio.Location" Type="Str">Slot 1</Property>
						<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
						<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
						<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
						<Property Name="crio.SDInputFilter" Type="Str">128</Property>
						<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
						<Property Name="crio.Type" Type="Str">NI 9263</Property>
						<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
						<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
						<Property Name="cRIOModule.HotSwapMode" Type="Str">0</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{BE780013-6778-43F8-89EB-815786649B0A}</Property>
					</Item>
					<Item Name="Mod1/AO0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod1/AO0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{60137D48-406B-4135-9E7C-A8BB5C005A7B}</Property>
					</Item>
					<Item Name="Mod1/AO1" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod1/AO1</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{4AD1058E-F223-45CD-880F-647B0CA053EC}</Property>
					</Item>
					<Item Name="Mod1/AO2" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod1/AO2</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{8CD55EC4-F1E9-4963-A158-7044E1890017}</Property>
					</Item>
					<Item Name="Mod1/AO3" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod1/AO3</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}</Property>
					</Item>
				</Item>
				<Item Name="Mod2 (ADC)" Type="Folder">
					<Item Name="Mod2" Type="RIO C Series Module">
						<Property Name="crio.Calibration" Type="Str">1</Property>
						<Property Name="crio.Location" Type="Str">Slot 2</Property>
						<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
						<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
						<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
						<Property Name="crio.SDInputFilter" Type="Str">128</Property>
						<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
						<Property Name="crio.Type" Type="Str">NI 9223</Property>
						<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
						<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}</Property>
					</Item>
					<Item Name="Mod2/AI0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod2/AI0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{4AF2A517-C92A-4CCD-819A-6B43A2068A23}</Property>
					</Item>
					<Item Name="Mod2/AI1" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod2/AI1</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{B4983615-E440-449E-98FB-B9BE3516A5AC}</Property>
					</Item>
					<Item Name="Mod2/AI2" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod2/AI2</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{B972782C-310B-4138-976D-077A850AA97A}</Property>
					</Item>
					<Item Name="Mod2/AI3" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod2/AI3</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{577322BD-1186-44EF-AB2D-6DB7D5C92C76}</Property>
					</Item>
				</Item>
				<Item Name="sanbox" Type="Folder">
					<Item Name="average-z-data.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/average-z-data.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
				</Item>
				<Item Name="SUB_VI_s" Type="Folder">
					<Item Name="primitives" Type="Folder">
						<Item Name="saturation.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/saturation.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
					</Item>
					<Item Name="Unit Tests" Type="Folder">
						<Property Name="NI.SortType" Type="Int">0</Property>
						<Item Name="index-trigger-TEST.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/tests/index-trigger-TEST.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
						<Item Name="self-resetting-iter-TEST.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/tests/self-resetting-iter-TEST.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
						<Item Name="test_average-z-data.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/test_average-z-data.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
						<Item Name="testTF.vi" Type="VI" URL="../fpga_VIs/fpga_UnitTests/testTF.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
						</Item>
						<Item Name="verify_controlLaw.vi" Type="VI" URL="../FPGA Bitfiles/verify_controlLaw.vi">
							<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
							<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
							<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">C:\Users\arnold\Documents\labview\afm_ss_singlematrix\FPGA Bitfiles\AFMsssinglematri_FPGATargetSPARTA_verifycontrolLaw_7X4CJNoWOHU.lvbitx</Property>
						</Item>
					</Item>
					<Item Name="Float_Transfer_Function.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/Float_Transfer_Function.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="index_trigger.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/index_trigger.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="PI-TF.vi" Type="VI" URL="../fpga_VIs/PI-TF.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="process-booleans.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/process-booleans.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="saturate-detect.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/saturate-detect.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="self-resetting-iter.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/self-resetting-iter.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="trigger.vi" Type="VI" URL="../fpga_VIs/trigger.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="unstable-detector.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/unstable-detector.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="case-counter.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/case-counter.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
					<Item Name="graceful_return.vi" Type="VI" URL="../fpga_VIs/graceful_return.vi">
						<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					</Item>
				</Item>
				<Item Name="averager.vi" Type="VI" URL="../fpga_VIs/fpga_subVIs/averager.vi">
					<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
				</Item>
				<Item Name="40 MHz Onboard Clock" Type="FPGA Base Clock">
					<Property Name="FPGA.PersistentID" Type="Str">{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig" Type="Str">ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.Accuracy" Type="Dbl">100</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.ClockSignalName" Type="Str">Clk40</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.MaxDutyCycle" Type="Dbl">50</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.MaxFrequency" Type="Dbl">40000000</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.MinDutyCycle" Type="Dbl">50</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.MinFrequency" Type="Dbl">40000000</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.NominalFrequency" Type="Dbl">40000000</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.PeakPeriodJitter" Type="Dbl">250</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.ResourceName" Type="Str">40 MHz Onboard Clock</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.SupportAndRequireRuntimeEnableDisable" Type="Bool">false</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.TopSignalConnect" Type="Str">Clk40</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.VariableFrequency" Type="Bool">false</Property>
					<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
					<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
					<Item Name="80MHz" Type="FPGA Derived Clock">
						<Property Name="FPGA.PersistentID" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig" Type="Str">Multiplier=2.000000;Divisor=1.000000</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.Divisor" Type="Dbl">1</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.FromExternalClock" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.Multiplier" Type="Dbl">2</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.ParentFrequencyInHertz" Type="Dbl">40000000</Property>
						<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
					</Item>
					<Item Name="240MHz" Type="FPGA Derived Clock">
						<Property Name="FPGA.PersistentID" Type="Str">{D51114E0-10E7-4CCA-866A-52D73BA201DC}</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig" Type="Str">Multiplier=6.000000;Divisor=1.000000</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.Divisor" Type="Dbl">1</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.FromExternalClock" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.Multiplier" Type="Dbl">6</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.ParentFrequencyInHertz" Type="Dbl">40000000</Property>
						<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
					</Item>
					<Item Name="300MHz" Type="FPGA Derived Clock">
						<Property Name="FPGA.PersistentID" Type="Str">{D632C75D-2D31-42D7-9640-CB79BBDC1798}</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig" Type="Str">Multiplier=15.000000;Divisor=2.000000</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.Divisor" Type="Dbl">2</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.FromExternalClock" Type="Bool">false</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.Multiplier" Type="Dbl">15</Property>
						<Property Name="NI.LV.FPGA.DerivedConfig.ParentFrequencyInHertz" Type="Dbl">40000000</Property>
						<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
						<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
					</Item>
				</Item>
				<Item Name="AFMss_control_TF.vi" Type="VI" URL="../fpga_VIs/AFMss_control_TF.vi">
					<Property Name="BuildSpec" Type="Str">{016AB030-692F-4CE2-BA76-DEAD761797D9}</Property>
					<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">C:\Users\arnold\Documents\labview\ACC2017_archive\FPGA Bitfiles\XYpeizocontrol_FPGATargetSPARTA_AFMsscontrolTF_D9O1yEAor8k.lvbitx</Property>
				</Item>
				<Item Name="current-x-pixel.vi" Type="VI" URL="../fpga_VIs/current-x-pixel.vi">
					<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
				</Item>
				<Item Name="explore-z-axis.vi" Type="VI" URL="../fpga_VIs/explore-z-axis.vi">
					<Property Name="BuildSpec" Type="Str">{B3D742FE-0CDC-4A33-945E-4D2B932168A4}</Property>
					<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">C:\Users\arnold\Documents\labview\afm_imaging\FPGA Bitfiles\afmimagingcontro_FPGATargetSPARTA_explore-z-axis_-0W7v2Q5Zoo.lvbitx</Property>
				</Item>
				<Item Name="IP Builder" Type="IP Builder Target">
					<Item Name="Dependencies" Type="Dependencies"/>
					<Item Name="Build Specifications" Type="Build"/>
				</Item>
				<Item Name="pure-cs-scanning.vi" Type="VI" URL="../fpga_VIs/pure-cs-scanning.vi">
					<Property Name="BuildSpec" Type="Str">{F797B21D-9BD6-4F24-8618-7984431E47A4}</Property>
					<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">C:\Users\arnold\Documents\labview\afm_imaging\FPGA Bitfiles\afmimagingcontro_FPGATargetSPARTA_pure-cs-scanning_50aLtqPG5pI.lvbitx</Property>
				</Item>
				<Item Name="raster-scanning.vi" Type="VI" URL="../fpga_VIs/raster-scanning.vi">
					<Property Name="BuildSpec" Type="Str">{FE5D230B-6708-4FD0-80B8-4B43645354CB}</Property>
					<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">C:\Users\arnold\Documents\labview\afm_imaging\FPGA Bitfiles\afmimagingcontro_FPGATargetSPARTA_raster-scanning_DXF4O8EAjZ4.lvbitx</Property>
				</Item>
				<Item Name="z-axis-manual.vi" Type="VI" URL="../fpga_VIs/z-axis-manual.vi">
					<Property Name="configString.guid" Type="Str">{10C4E2B1-C4BF-49EC-BE56-9A03720D3F92}Multiplier=2.000000;Divisor=1.000000{10CB362E-654A-45E8-99C1-4174EC64876A}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{12AB83EB-9BF4-40C7-87BB-A2473EDE5523}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1AAF0F75-6F18-4BE4-87BF-6188A3B9ABFD}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1{1B1D3570-28B3-4F3F-BBD8-3A5E31954F93}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{2664F00B-E07E-4F8B-9634-F15F6AD1A01C}"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"{31BB6596-0E55-4B15-A43A-0DC5027AB2DE}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{3979A61F-2396-46B4-BF46-49FACAC80461}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1{42949C81-BA7C-472B-B8A8-8E1AC52B262F}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"{45E47370-9386-42C7-90CC-F1C55C7A8BDA}"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"{474D37FE-6DDB-4DDB-9C2B-0EB21654EFEF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1{4AD1058E-F223-45CD-880F-647B0CA053EC}resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{4AF2A517-C92A-4CCD-819A-6B43A2068A23}resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{54D3B3B5-065A-4A10-8E7E-17FFBF3660D0}Actual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2{577322BD-1186-44EF-AB2D-6DB7D5C92C76}resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{60137D48-406B-4135-9E7C-A8BB5C005A7B}resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{61DA3B98-F873-48D9-898D-25129302DB7F}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{63840746-565E-495F-968F-9C35315BE2AF}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6FC425C3-3BFC-43E1-8DF8-473FFAC786B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1{7FBC9B51-D809-4DCD-9D45-AE26F3058D8A}Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{803BE4B7-E8DB-4284-9F1B-515A87907073}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1{81A0B3BC-E908-41D3-9292-FA4AE8E0C578}resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8913AF8B-73E0-49F4-BDDA-557B032BAD3A}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"{8CD55EC4-F1E9-4963-A158-7044E1890017}resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{960035AB-7E3E-455A-89B6-57F121DF45B7}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1{A51E29E1-BC6D-40B3-8552-A154E611CB22}resource=/Chassis Temperature;0;ReadMethodType=i16{A805DA1D-7B60-401E-AAE7-6CFC7B8BDF4F}Actual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1{AFA4ADFE-6DFE-4801-9732-77037B1AE4BC}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{B4983615-E440-449E-98FB-B9BE3516A5AC}resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{B972782C-310B-4138-976D-077A850AA97A}resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctl{BA3E8A76-5229-4984-9A31-8AED7ADF1B49}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1{BE780013-6778-43F8-89EB-815786649B0A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{C6A7BD5E-CAD0-4F09-9374-1900789C0045}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1{D51114E0-10E7-4CCA-866A-52D73BA201DC}Multiplier=6.000000;Divisor=1.000000{D5AED338-8D60-40ED-9FB9-307EA00FCBFD}"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"{D632C75D-2D31-42D7-9640-CB79BBDC1798}Multiplier=15.000000;Divisor=2.000000{D64FE8B7-ED5A-4ACD-B61F-05FBAD780C8F}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E{DA3C0BA8-EC46-4F89-AAAA-BBCA374D798E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1{E0EFD94C-0569-4949-8CED-350052D69E78}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1{E4DB9C04-EE6A-4A0E-B674-66B4C0CBABC6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{E76A7677-5F60-4EB6-977F-3678E8F8DFF5}resource=/Scan Clock;0;ReadMethodType=bool{E8042D4A-E361-458D-A023-99618D49E7A1}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1{EEC9A839-30D1-4371-AF75-D555DE3BB72B}"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{FC8C1A2C-4DD0-4C9C-84A4-55803058DA6E}"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">240MHzMultiplier=6.000000;Divisor=1.000000300MHzMultiplier=15.000000;Divisor=2.00000040 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E80MHzMultiplier=2.000000;Divisor=1.000000AasCol 2Actual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=E7D357E5A1E41A7762C9E50F92F2309F;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1AasColActual Number of Elements=625;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=341ACDA148E1685C0163926984247867;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1accumulator"DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;Name=myregister;WriteArb=1"Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9082/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9082FPGA_TARGET_FAMILYSPARTAN6SIMULATE_XILINX_IPFALSETARGET_TYPEFPGADelayVectorActual Number of Elements=24;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=7B179AB7B6B65EB9EA4A12A5BD11EDE8;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=1e_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=e_0;WriteArb=1"fpga-to-host"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;uk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"fpga-to-host2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;fpga-to-host2;DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"host_to_fpga"ControlLogic=0;NumberOfElements=1029;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;host_to_fpga;DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod1/AO0resource=/crio_Mod1/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO1resource=/crio_Mod1/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO2resource=/crio_Mod1/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/AO3resource=/crio_Mod1/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod1/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO0;1Mod1/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO1;1Mod1/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO2;1Mod1/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3:0;1Mod1/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO3;1Mod1/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO4;1Mod1/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO5;1Mod1/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO6;1Mod1/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:0;1Mod1/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7:4;1Mod1/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod1/DIO7;1Mod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9263,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Mod2/AI0resource=/crio_Mod2/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI1resource=/crio_Mod2/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI2resource=/crio_Mod2/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2/AI3resource=/crio_Mod2/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_5.ctlMod2[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 2,crio.Type=NI 9223,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolU_z0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=U_z0;WriteArb=1"USER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8x_0"DataType=1000800000000001003C005F03510010000000050001001000000005FFFFFFFFFFFF800000010010000000050000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=x_0;WriteArb=1"x_memActual Number of Elements=2;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000000D0000054172726179000100010000000D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=;DRAM Selection=;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2x_register"DataType=10008000000000020044405F03510020000000100001000100000010FFFFFFFFFFFFFFFF0000001F0000000F000000007FFFFFFF00000001FFFFFFF10000000000000001074E756D657269630012404000018000001900000541727261790001000100000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;InitDataHash=B715B77BADF433C3301303A84B90FAE7;Name=x_register;WriteArb=2"y_0"DataType=1000800000000001003C005F03510010000000050001000100000005FFFFFFFFFFFFFFFF0000000F000000040000000000007FFF00000001FFFFFFF6000000000000000100010000000000000000000000000000;InitDataHash=F52AEAD55C71D643510D5F624F787E11;Name=y_0;WriteArb=1"yk_FIFO"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;yk_FIFO;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">C:\Users\arnold\Documents\labview\afm_imaging\FPGA Bitfiles\afmimagingcontro_FPGATargetSPARTA_z-axis-manual_yKwLCdDqoSQ.lvbitx</Property>
				</Item>
				<Item Name="Dependencies" Type="Dependencies">
					<Item Name="vi.lib" Type="Folder">
						<Item Name="Clear Errors.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Clear Errors.vi"/>
						<Item Name="FxpSim.dll" Type="Document" URL="/&lt;vilib&gt;/rvi/FXPMathLib/sim/FxpSim.dll"/>
						<Item Name="lvSimController.dll" Type="Document" URL="/&lt;vilib&gt;/rvi/Simulation/lvSimController.dll"/>
					</Item>
					<Item Name="Accumulator_53DC2439CD9149F49F85B82DAD68175F.dll" Type="Document" URL="../fpga_VIs/fpga_subVIs/averager/Accumulator/Accumulator_53DC2439CD9149F49F85B82DAD68175F.dll"/>
					<Item Name="Add_SCTL_L0_C3ADE5BE76064AA39E7EE6565DE88692.dll" Type="Document" URL="../fpga_VIs/floating_point_toolkit/Add SCTL L0/Add_SCTL_L0_C3ADE5BE76064AA39E7EE6565DE88692.dll"/>
					<Item Name="Add_SCTL_L1_C3ADE5BE76064AA39E7EE6565DE88692.dll" Type="Document" URL="../fpga_VIs/floating_point_toolkit/Add SCTL L1/Add_SCTL_L1_C3ADE5BE76064AA39E7EE6565DE88692.dll"/>
					<Item Name="Compare_SCTL_C3ADE5BE76064AA39E7EE6565DE88692.dll" Type="Document" URL="../fpga_VIs/floating_point_toolkit/Compare SCTL/Compare_SCTL_C3ADE5BE76064AA39E7EE6565DE88692.dll"/>
					<Item Name="Multiply_SCTL_L1_C3ADE5BE76064AA39E7EE6565DE88692.dll" Type="Document" URL="../fpga_VIs/floating_point_toolkit/Multiply SCTL L1/Multiply_SCTL_L1_C3ADE5BE76064AA39E7EE6565DE88692.dll"/>
					<Item Name="Subtract_SCTL_L1_C3ADE5BE76064AA39E7EE6565DE88692.dll" Type="Document" URL="../fpga_VIs/floating_point_toolkit/Subtract SCTL L1/Subtract_SCTL_L1_C3ADE5BE76064AA39E7EE6565DE88692.dll"/>
				</Item>
				<Item Name="Build Specifications" Type="Build">
					<Item Name="AFMss_control_TF" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">AFMss_control_TF</Property>
						<Property Name="Comp.BitfileName" Type="Str">XYpeizocontrol_FPGATargetSPARTA_AFMsscontrolTF_D9O1yEAor8k.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">high(timing)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/C/Users/arnold/Documents/labview/ACC2017_archive/FPGA Bitfiles/XYpeizocontrol_FPGATargetSPARTA_AFMsscontrolTF_D9O1yEAor8k.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/XYpeizocontrol_FPGATargetSPARTA_AFMsscontrolTF_D9O1yEAor8k.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/C/Users/arnold/Documents/labview/ACC2017_archive/XY_peizo_control.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">true</Property>
						<Property Name="TargetName" Type="Str">FPGA Target SPARTAN6 9082</Property>
						<Property Name="TopLevelVI" Type="Ref">/RT cRIO-9082/Chassis/FPGA Target SPARTAN6 9082/AFMss_control_TF.vi</Property>
					</Item>
					<Item Name="explore-z-axis" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">explore-z-axis</Property>
						<Property Name="Comp.BitfileName" Type="Str">afmimagingcontro_FPGATargetSPARTA_explore-z-axis_-0W7v2Q5Zoo.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">high(timing)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_explore-z-axis_-0W7v2Q5Zoo.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_explore-z-axis_-0W7v2Q5Zoo.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/afm_imaging_control.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">true</Property>
						<Property Name="TargetName" Type="Str">FPGA Target SPARTAN6 9082</Property>
						<Property Name="TopLevelVI" Type="Ref">/RT cRIO-9082/Chassis/FPGA Target SPARTAN6 9082/explore-z-axis.vi</Property>
					</Item>
					<Item Name="raster-scanning" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">raster-scanning</Property>
						<Property Name="Comp.BitfileName" Type="Str">afmimagingcontro_FPGATargetSPARTA_raster-scanning_DXF4O8EAjZ4.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">high(timing)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_raster-scanning_DXF4O8EAjZ4.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_raster-scanning_DXF4O8EAjZ4.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/afm_imaging_control.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">true</Property>
						<Property Name="TargetName" Type="Str">FPGA Target SPARTAN6 9082</Property>
						<Property Name="TopLevelVI" Type="Ref">/RT cRIO-9082/Chassis/FPGA Target SPARTAN6 9082/raster-scanning.vi</Property>
					</Item>
					<Item Name="z-axis-manual" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">z-axis-manual</Property>
						<Property Name="Comp.BitfileName" Type="Str">afmimagingcontro_FPGATargetSPARTA_z-axis-manual_yKwLCdDqoSQ.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">high(timing)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_z-axis-manual_yKwLCdDqoSQ.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_z-axis-manual_yKwLCdDqoSQ.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/afm_imaging_control.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">true</Property>
						<Property Name="TargetName" Type="Str">FPGA Target SPARTAN6 9082</Property>
						<Property Name="TopLevelVI" Type="Ref">/RT cRIO-9082/Chassis/FPGA Target SPARTAN6 9082/z-axis-manual.vi</Property>
					</Item>
					<Item Name="pure-cs-scanning" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">pure-cs-scanning</Property>
						<Property Name="Comp.BitfileName" Type="Str">afmimagingcontro_FPGATargetSPARTA_pure-cs-scanning_50aLtqPG5pI.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">high(timing)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_pure-cs-scanning_50aLtqPG5pI.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/afmimagingcontro_FPGATargetSPARTA_pure-cs-scanning_50aLtqPG5pI.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/C/Users/arnold/Documents/labview/afm_imaging/afm_imaging_control.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">true</Property>
						<Property Name="TargetName" Type="Str">FPGA Target SPARTAN6 9082</Property>
						<Property Name="TopLevelVI" Type="Ref">/RT cRIO-9082/Chassis/FPGA Target SPARTAN6 9082/pure-cs-scanning.vi</Property>
					</Item>
				</Item>
			</Item>
		</Item>
		<Item Name="OSversion.vi" Type="VI" URL="../../../../Desktop/OSversion.vi"/>
		<Item Name="Dependencies" Type="Dependencies">
			<Item Name="boolean_info.ctl" Type="VI" URL="../controls/boolean_info.ctl"/>
		</Item>
		<Item Name="Build Specifications" Type="Build"/>
	</Item>
</Project>
