{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659083891362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659083891362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 05:38:11 2022 " "Processing started: Fri Jul 29 05:38:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659083891362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083891362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafeteira -c Cafeteira " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafeteira -c Cafeteira" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083891363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659083892205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659083892205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/cronometro/cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/cronometro/cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cronometro-Behavioral " "Found design unit 1: Cronometro-Behavioral" {  } { { "../Cronometro/CRONOMETRO.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cronometro/CRONOMETRO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cronometro " "Found entity 1: Cronometro" {  } { { "../Cronometro/CRONOMETRO.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cronometro/CRONOMETRO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083910143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/pll/pll_intel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/pll/pll_intel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_intel-SYN " "Found design unit 1: pll_intel-SYN" {  } { { "../PLL/PLL_INTEL.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/PLL/PLL_INTEL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910149 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_INTEL " "Found entity 1: PLL_INTEL" {  } { { "../PLL/PLL_INTEL.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/PLL/PLL_INTEL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083910149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/processador/processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/processador/processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Behavioral " "Found design unit 1: Processador-Behavioral" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "../Processador/Processador.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Processador/Processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083910153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/conversord7/conversord7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lsdeo/documents/ararangua/eng. comp/ldh/cafeteira_repo/conversord7/conversord7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorD7-Behavioral " "Found design unit 1: ConversorD7-Behavioral" {  } { { "../ConversorD7/ConversorD7.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/ConversorD7/ConversorD7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910155 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorD7 " "Found entity 1: ConversorD7" {  } { { "../ConversorD7/ConversorD7.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/ConversorD7/ConversorD7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083910155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafeteira.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cafeteira.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cafeteira-Behavioral " "Found design unit 1: Cafeteira-Behavioral" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cafeteira " "Found entity 1: Cafeteira" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659083910157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083910157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cafeteira " "Elaborating entity \"Cafeteira\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659083910242 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "24 28 Cafeteira.vhd(165) " "VHDL expression error at Cafeteira.vhd(165): expression has 24 elements, but must have 28 elements" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 165 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1659083910297 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_valor Cafeteira.vhd(157) " "VHDL error at Cafeteira.vhd(157): formal port or parameter \"i_valor\" must have actual or default value" {  } { { "Cafeteira.vhd" "" { Text "D:/Users/lsdeo/Documents/Ararangua/Eng. Comp/LDH/Cafeteira_Repo/Cafeteira/Cafeteira.vhd" 157 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1659083910297 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659083910299 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659083910444 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 29 05:38:30 2022 " "Processing ended: Fri Jul 29 05:38:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659083910444 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659083910444 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659083910444 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083910444 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659083911185 ""}
