// Seed: 4007444474
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    output wire id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri id_7,
    input uwire id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11,
    input supply0 id_12,
    input uwire id_13
);
  wire id_15, id_16, id_17, id_18 = id_13;
  assign id_17 = id_10;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output tri0 id_2,
    output tri id_3,
    input wand id_4,
    input tri id_5
    , id_18,
    input tri0 id_6,
    input logic id_7,
    input wand id_8,
    output supply1 id_9,
    output supply1 id_10,
    output wire id_11,
    input logic id_12,
    output logic id_13,
    output wor id_14,
    output supply1 id_15,
    output wand id_16
);
  initial begin
    id_13 <= id_12;
    if (id_8)
      if (1) begin
        id_2 = id_0;
      end else id_13 <= id_7;
    else begin
      wait ((id_18 ? 1 : 1));
    end
  end
  module_0(
      id_4, id_8, id_6, id_4, id_2, id_3, id_3, id_5, id_6, id_5, id_5, id_4, id_6, id_6
  );
endmodule
