
AVRASM ver. 2.1.57  K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm Mon Sep 07 17:36:09 2015

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m128def.inc'
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): Including file 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm'
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(31): warning: Register r8 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(32): warning: Register r9 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(33): warning: Register r10 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(34): warning: Register r11 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(35): warning: Register r12 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(36): warning: Register r13 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(37): warning: Register r14 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(38): warning: Register r15 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(52): warning: .def: 'YL' redefinition (r28->r26)
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(52): warning: Register r26 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(53): warning: .def: 'YH' redefinition (r29->r27)
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(53): warning: Register r27 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(55): warning: .def: 'YL' redefinition (r26->r28)
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(55): warning: Register r28 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(56): warning: .def: 'YH' redefinition (r27->r29)
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(56): warning: Register r29 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(58): warning: .def: 'ZL' redefinition (r30->r30)
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(58): warning: Register r30 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(59): warning: .def: 'ZH' redefinition (r31->r31)
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(59): warning: Register r31 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
                 
                 
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m128def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega128
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega128
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M128DEF_INC_
                 #define _M128DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega128
                 #pragma AVRPART ADMIN PART_NAME ATmega128
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x97
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                 .equ	PING	= 0x63	; MEMORY MAPPED
                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	XDIV	= 0x3c
                 .equ	RAMPZ	= 0x3b
                 .equ	EICRB	= 0x3a
                 .equ	EIMSK	= 0x39
                 .equ	EIFR	= 0x38
                 .equ	TIMSK	= 0x37
                 .equ	TIFR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OCR0	= 0x31
                 .equ	ASSR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	OCDR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	SFIOR	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR0	= 0x0c
                 .equ	UCSR0A	= 0x0b
                 .equ	UCSR0B	= 0x0a
                 .equ	UBRR0L	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	PORTE	= 0x03
                 .equ	DDRE	= 0x02
                 .equ	PINE	= 0x01
                 .equ	PINF	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	UCSZ2	= UCSZ02	; For compatibility
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL0	= 6	; USART Mode Select
                 
                 ; UBRR0H - USART Baud Rate Register Hight Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** USART1 ***********************
                 ; UDR1 - USART I/O Data Register
                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR1A - USART Control and Status Register A
                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                 .equ	U2X1	= 1	; Double the USART transmission speed
                 .equ	UPE1	= 2	; Parity Error
                 .equ	DOR1	= 3	; Data overRun
                 .equ	FE1	= 4	; Framing Error
                 .equ	UDRE1	= 5	; USART Data Register Empty
                 .equ	TXC1	= 6	; USART Transmitt Complete
                 .equ	RXC1	= 7	; USART Receive Complete
                 
                 ; UCSR1B - USART Control and Status Register B
                 .equ	TXB81	= 0	; Transmit Data Bit 8
                 .equ	RXB81	= 1	; Receive Data Bit 8
                 .equ	UCSZ12	= 2	; Character Size
                 .equ	TXEN1	= 3	; Transmitter Enable
                 .equ	RXEN1	= 4	; Receiver Enable
                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR1C - USART Control and Status Register C
                 .equ	UCPOL1	= 0	; Clock Polarity
                 .equ	UCSZ10	= 1	; Character Size
                 .equ	UCSZ11	= 2	; Character Size
                 .equ	USBS1	= 3	; Stop Bit Select
                 .equ	UPM10	= 4	; Parity Mode Bit 0
                 .equ	UPM11	= 5	; Parity Mode Bit 1
                 .equ	UMSEL1	= 6	; USART Mode Select
                 
                 ; UBRR1H - USART Baud Rate Register Hight Byte
                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR1L - USART Baud Rate Register Low Byte
                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	SM2	= 2	; Sleep Mode Select
                 .equ	SM0	= 3	; Sleep Mode Select
                 .equ	SM1	= 4	; Sleep Mode Select
                 .equ	SE	= 5	; Sleep Enable
                 .equ	SRW10	= 6	; External SRAM Wait State Select
                 .equ	SRE	= 7	; External SRAM Enable
                 
                 ; XMCRA - External Memory Control Register A
                 .equ	SRW11	= 1	; Wait state select bit upper page
                 .equ	SRW00	= 2	; Wait state select bit lower page
                 .equ	SRW01	= 3	; Wait state select bit lower page
                 .equ	SRL0	= 4	; Wait state page limit
                 .equ	SRL1	= 5	; Wait state page limit
                 .equ	SRL2	= 6	; Wait state page limit
                 
                 ; XMCRB - External Memory Control Register B
                 .equ	XMM0	= 0	; External Memory High Mask
                 .equ	XMM1	= 1	; External Memory High Mask
                 .equ	XMM2	= 2	; External Memory High Mask
                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value
                 .equ	CAL1	= 1	; Oscillator Calibration Value
                 .equ	CAL2	= 2	; Oscillator Calibration Value
                 .equ	CAL3	= 3	; Oscillator Calibration Value
                 .equ	CAL4	= 4	; Oscillator Calibration Value
                 .equ	CAL5	= 5	; Oscillator Calibration Value
                 .equ	CAL6	= 6	; Oscillator Calibration Value
                 .equ	CAL7	= 7	; Oscillator Calibration Value
                 
                 ; XDIV - XTAL Divide Control Register
                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; RAMPZ - RAM Page Z Select Register
                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMCR	= SPMCSR	; For compatibility
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCSR - MCU Control And Status Register
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 
                 ; ***** MISC *************************
                 ; SFIOR - Special Function IO Register
                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                 .equ	PSR1	= PSR321	; For compatibility
                 .equ	PSR2	= PSR321	; For compatibility
                 .equ	PSR3	= PSR321	; For compatibility
                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 .equ	PUD	= 2	; Pull Up Disable
                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                 
                 ; EICRB - External Interrupt Control Register B
                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	GICR	= EIMSK	; For compatibility
                 .equ	GIMSK	= EIMSK	; For compatibility
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	GIFR	= EIFR	; For compatibility
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 .equ	INTF2	= 2	; External Interrupt Flag 2
                 .equ	INTF3	= 3	; External Interrupt Flag 3
                 .equ	INTF4	= 4	; External Interrupt Flag 4
                 .equ	INTF5	= 5	; External Interrupt Flag 5
                 .equ	INTF6	= 6	; External Interrupt Flag 6
                 .equ	INTF7	= 7	; External Interrupt Flag 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** PORTE ************************
                 ; PORTE - Data Register, Port E
                 .equ	PORTE0	= 0	; 
                 .equ	PE0	= 0	; For compatibility
                 .equ	PORTE1	= 1	; 
                 .equ	PE1	= 1	; For compatibility
                 .equ	PORTE2	= 2	; 
                 .equ	PE2	= 2	; For compatibility
                 .equ	PORTE3	= 3	; 
                 .equ	PE3	= 3	; For compatibility
                 .equ	PORTE4	= 4	; 
                 .equ	PE4	= 4	; For compatibility
                 .equ	PORTE5	= 5	; 
                 .equ	PE5	= 5	; For compatibility
                 .equ	PORTE6	= 6	; 
                 .equ	PE6	= 6	; For compatibility
                 .equ	PORTE7	= 7	; 
                 .equ	PE7	= 7	; For compatibility
                 
                 ; DDRE - Data Direction Register, Port E
                 .equ	DDE0	= 0	; 
                 .equ	DDE1	= 1	; 
                 .equ	DDE2	= 2	; 
                 .equ	DDE3	= 3	; 
                 .equ	DDE4	= 4	; 
                 .equ	DDE5	= 5	; 
                 .equ	DDE6	= 6	; 
                 .equ	DDE7	= 7	; 
                 
                 ; PINE - Input Pins, Port E
                 .equ	PINE0	= 0	; 
                 .equ	PINE1	= 1	; 
                 .equ	PINE2	= 2	; 
                 .equ	PINE3	= 3	; 
                 .equ	PINE4	= 4	; 
                 .equ	PINE5	= 5	; 
                 .equ	PINE6	= 6	; 
                 .equ	PINE7	= 7	; 
                 
                 
                 ; ***** PORTF ************************
                 ; PORTF - Data Register, Port F
                 .equ	PORTF0	= 0	; 
                 .equ	PF0	= 0	; For compatibility
                 .equ	PORTF1	= 1	; 
                 .equ	PF1	= 1	; For compatibility
                 .equ	PORTF2	= 2	; 
                 .equ	PF2	= 2	; For compatibility
                 .equ	PORTF3	= 3	; 
                 .equ	PF3	= 3	; For compatibility
                 .equ	PORTF4	= 4	; 
                 .equ	PF4	= 4	; For compatibility
                 .equ	PORTF5	= 5	; 
                 .equ	PF5	= 5	; For compatibility
                 .equ	PORTF6	= 6	; 
                 .equ	PF6	= 6	; For compatibility
                 .equ	PORTF7	= 7	; 
                 .equ	PF7	= 7	; For compatibility
                 
                 ; DDRF - Data Direction Register, Port F
                 .equ	DDF0	= 0	; 
                 .equ	DDF1	= 1	; 
                 .equ	DDF2	= 2	; 
                 .equ	DDF3	= 3	; 
                 .equ	DDF4	= 4	; 
                 .equ	DDF5	= 5	; 
                 .equ	DDF6	= 6	; 
                 .equ	DDF7	= 7	; 
                 
                 ; PINF - Input Pins, Port F
                 .equ	PINF0	= 0	; 
                 .equ	PINF1	= 1	; 
                 .equ	PINF2	= 2	; 
                 .equ	PINF3	= 3	; 
                 .equ	PINF4	= 4	; 
                 .equ	PINF5	= 5	; 
                 .equ	PINF6	= 6	; 
                 .equ	PINF7	= 7	; 
                 
                 
                 ; ***** PORTG ************************
                 ; PORTG - Data Register, Port G
                 .equ	PORTG0	= 0	; 
                 .equ	PG0	= 0	; For compatibility
                 .equ	PORTG1	= 1	; 
                 .equ	PG1	= 1	; For compatibility
                 .equ	PORTG2	= 2	; 
                 .equ	PG2	= 2	; For compatibility
                 .equ	PORTG3	= 3	; 
                 .equ	PG3	= 3	; For compatibility
                 .equ	PORTG4	= 4	; 
                 .equ	PG4	= 4	; For compatibility
                 
                 ; DDRG - Data Direction Register, Port G
                 .equ	DDG0	= 0	; 
                 .equ	DDG1	= 1	; 
                 .equ	DDG2	= 2	; 
                 .equ	DDG3	= 3	; 
                 .equ	DDG4	= 4	; 
                 
                 ; PING - Input Pins, Port G
                 .equ	PING0	= 0	; 
                 .equ	PING1	= 1	; 
                 .equ	PING2	= 2	; 
                 .equ	PING3	= 3	; 
                 .equ	PING4	= 4	; 
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 0
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; ASSR - Asynchronus Status Register
                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Clock Select bit 0
                 .equ	CS11	= 1	; Clock Select 1 bit 1
                 .equ	CS12	= 2	; Clock Select1 bit 2
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TCCR2 - Timer/Counter Control Register
                 .equ	CS20	= 0	; Clock Select
                 .equ	CS21	= 1	; Clock Select
                 .equ	CS22	= 2	; Clock Select
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Match Output Mode
                 .equ	COM21	= 5	; Compare Match Output Mode
                 .equ	WGM20	= 6	; Wafeform Generation Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter Register
                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                 
                 ; OCR2 - Output Compare Register
                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                 
                 ; TIMSK - 
                 .equ	TOIE2	= 6	; 
                 .equ	OCIE2	= 7	; 
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 
                 ; ***** TIMER_COUNTER_3 **************
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                 .equ	ICF3	= 5	; Input Capture Flag 1
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	PSR1	= PSR321	; For compatibility
                 ;.equ	PSR2	= PSR321	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR3A - Timer/Counter3 Control Register A
                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM30	= WGM30	; For compatibility
                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM31	= WGM31	; For compatibility
                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                 
                 ; TCCR3B - Timer/Counter3 Control Register B
                 .equ	CS30	= 0	; Clock Select 3 bit 0
                 .equ	CS31	= 1	; Clock Select 3 bit 1
                 .equ	CS32	= 2	; Clock Select3 bit 2
                 .equ	WGM32	= 3	; Waveform Generation Mode
                 .equ	CTC30	= WGM32	; For compatibility
                 .equ	WGM33	= 4	; Waveform Generation Mode
                 .equ	CTC31	= WGM33	; For compatibility
                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                 
                 ; TCCR3C - Timer/Counter3 Control Register C
                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                 
                 ; TCNT3L - Timer/Counter3 Low Byte
                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 ; EXTENDED fuse bits
                 .equ	WDTON	= 0	; Watchdog timer always on
                 .equ	M103C	= 1	; ATmega103 compatibility mode
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0xffff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 4096
                 .equ	RAMEND	= 0x10ff
                 .equ	XRAMEND	= 0xffff
                 .equ	E2END	= 0x0fff
                 .equ	EEPROMEND	= 0x0fff
                 .equ	EEADRBITS	= 12
                 #pragma AVRPART MEMORY PROG_FLASH 131072
                 #pragma AVRPART MEMORY EEPROM 4096
                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xf000
                 .equ	NRWW_STOP_ADDR	= 0xffff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xefff
                 .equ	PAGESIZE	= 128
                 .equ	FIRSTBOOTSTART	= 0xfe00
                 .equ	SECONDBOOTSTART	= 0xfc00
                 .equ	THIRDBOOTSTART	= 0xf800
                 .equ	FOURTHBOOTSTART	= 0xf000
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                 
                 #endif  /* _M128DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 .ORG 0x0000
                 ; global interrupt disable
000000 94f8      	cli
                 ; initialize stack
000001 e1f0      	ldi		r31,HIGH(RAMEND)
000002 bffe      	out		SPH,r31
000003 efff      	ldi		r31,LOW(RAMEND)
000004 bffd      	out		SPL,r31
                 
                 ; initialize trigger B1
000005 e003        	ldi		r16, 0b11	; portB,1 = output (triggers)
000006 bb07        	out		DDRB, r16
                 
000007 c167      	rjmp	main
                 
                 
                     .include "./Rectangle128SRAM.asm"
                 
                 ; Constants
                 ;
                 .EQU    INITV_NUM_BYTE = 8
                 .EQU    PTEXT_NUM_BYTE = (8*16)
                 .EQU    KEY_NUM_BYTE = 16
                 .EQU	KEYEXTENT_NUM_BYTE = 208;26*8
                 
                 #define KEYSCHEDULE
                 #define ENCRYPT
                 #define DECRYPT
                 
                 ; Registers declarations
                 .def k0 =r0
                 .def k1 =r1
                 .def k2 =r2
                 .def k3 =r3
                 .def k4 =r4
                 .def k5 =r5
                 .def k6 =r6
                 .def k7 =r7
                 .def k8 =r8
                 .def k9 =r9
                 .def k10=r10
                 .def k11=r11
                 .def k12=r12
                 .def k13=r13
                 .def k14=r14
                 .def k15=r15
                 
                 .def s0 =r8
                 .def s1 =r9
                 .def s2 =r10
                 .def s3 =r11
                 .def s4 =r12
                 .def s5 =r13
                 .def s6 =r14
                 .def s7 =r15
                 
                 .def t0 =r16
                 .def t1 =r17
                 .def t2 =r18
                 .def t3 =r19
                 
                 .def t4 =r24
                 .def t5 =r25
                 
                 .def dcnt  =r21
                 .def rcnt  =r22
                 .def rzero =r23
                 
                 .def YL =r26
                 .def YH =r27
                 
                 .def YL =r28
                 .def YH =r29
                 
                 .def ZL =r30
                 .def ZH =r31
                 
                 ;*****************************************************************************
                 ;;; load_key
                 ;;; 
                 ;;; load master key to:
                 ;;; r3:r2:r1:r0
                 ;;; r7:r6:r5:r4
                 ;;; r11:r10:r9:r8
                 ;;; r15:r14:r13:r12
                 
                 .MACRO load_key
                 	ld  k0,  Y+
                 	ld  k1,  Y+
                 	ld  k2,  Y+
                 	ld  k3,  Y+
                 	ld  k4,  Y+
                 	ld  k5,  Y+
                 	ld  k6,  Y+
                 	ld  k7,  Y+
                 	ld  k8,  Y+
                 	ld  k9,  Y+
                 	ld  k10, Y+
                 	ld  k11, Y+
                 	ld  k12, Y+
                 	ld  k13, Y+
                 	ld  k14, Y+
                 	ld  k15, Y
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;;
                 ;;; store_subkey
                 ;;; 
                 .MACRO store_subkey
                 	st  Y+, k0	
                 	st  Y+, k1	
                 	st  Y+, k4	
                 	st  Y+, k5	
                 	st  Y+, k8	
                 	st  Y+, k9	
                 	st  Y+, k12
                 	st  Y+, k13
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;;
                 ;;; load_input
                 ;;;
                 .MACRO loadPlain
                 	sbiw YH:YL, 8
                 
                 	ld  t0, Y+
                 	ld  s0, X+
                 	eor s0, t0
                 
                 	ld  t0, Y+
                 	ld  s1, X+
                 	eor s1, t0
                 
                 	ld  t0, Y+
                 	ld  s2, X+
                 	eor s2, t0
                 
                 	ld  t0, Y+
                 	ld  s3, X+
                 	eor s3, t0
                 
                 	ld  t0, Y+
                 	ld  s4, X+
                 	eor s4, t0
                 
                 	ld  t0, Y+
                 	ld  s5, X+
                 	eor s5, t0
                 
                 	ld  t0, Y+
                 	ld  s6, X+
                 	eor s6, t0
                 
                 	ld  t0, Y+
                 	ld  s7, X+
                 	eor s7, t0
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;;
                 ;;; store_output
                 ;;; 
                 .MACRO storeCipher
                 	st  Y+, s0
                 	st  Y+, s1
                 	st  Y+, s2
                 	st  Y+, s3
                 	st  Y+, s4
                 	st  Y+, s5
                 	st  Y+, s6
                 	st  Y+, s7
                 .ENDMACRO
                 
                 .MACRO loadCipher
                 	ld  s0, Y+
                 	ld  s1, Y+
                 	ld  s2, Y+
                 	ld  s3, Y+
                 	ld  s4, Y+
                 	ld  s5, Y+
                 	ld  s6, Y+
                 	ld  s7, Y+
                 .ENDMACRO
                 
                 .MACRO storePlain
                 	sbiw YH:YL, 8
                 
                 	ld t0, X+
                 	eor s0, t0
                 	st Y+, s0
                 
                 	ld t0, X+
                 	eor s1, t0
                 	st Y+, s1
                 
                 	ld t0, X+
                 	eor s2, t0
                 	st Y+, s2
                 
                 	ld t0, X+
                 	eor s3, t0
                 	st Y+, s3
                 
                 	ld t0, X+
                 	eor s4, t0
                 	st Y+, s4
                 
                 	ld t0, X+
                 	eor s5, t0
                 	st Y+, s5
                 
                 	ld t0, X+
                 	eor s6, t0
                 	st Y+, s6
                 
                 	ld t0, X+
                 	eor s7, t0
                 	st Y+, s7
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;;
                 .MACRO forward_key_update
                 	;forward_key_sbox
                 	;k0, k4, k8, k12
                 	mov  t0, k8
                 	eor  k8, k4
                 	com  k4
                 	mov  t1, k0
                 	and  k0, k4
                 	or   k4, k12
                 	eor  k4, t1
                 	eor  k12, t0
                 	eor  k0, k12
                 	and  k12, k4
                 	eor  k12, k8
                 	or   k8, k0
                 	eor  k8, k4
                 	eor  k4, t0
                 
                 	;w0: k3:k2:k1:k0
                 	;w1: k7:k6:k5:k4
                 	;w2: k11:k10:k9:k8
                 	;w3: k15:k14:k13:k12
                 
                 	;t3:t2:t1:t0  <- w3: k15:k14:k13:k12
                 	movw t0, k12
                 	movw t2, k14
                 	
                 	;w3: k15:k14:k13:k12 <- w0: k3:k2:k1:k0
                 	movw  k12, k0
                 	movw  k14, k2
                 
                 	;w0: k3:k2:k1:k0 <- w1: k7:k6:k5:k4
                 	movw  k0, k4
                 	movw  k2, k6
                 
                 	;w1: k7:k6:k5:k4 <- w2: k11:k10:k9:k8
                 	movw  k4, k8
                 	movw  k6, k10
                 
                 	;w2: k11:k10:k9:k8 <- t3:t2:t1:t0
                 	movw  k8, t0
                 	movw  k10, t2
                 
                 	;w0: k3:k2:k1:k0 ^= w3<<<a k14:k13:k12:k15
                 	eor k0, k15
                 	eor k1, k12
                 	eor k2, k13
                 	eor k3, k14
                 
                 	;w2: k11:k10:k9:k8 ^= w1<<<b w1: k5:k4:k7:k6
                 	eor k8, k6
                 	eor k9, k7
                 	eor k10, k4
                 	eor k11, k5
                 
                 	;key_addRC
                 	lpm t0, Z+				; 1 ins, 3 clocks
                 	eor k0, t0				; 1 ins, 1 clock
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;;
                 ;;; substitute sbox
                 ;input/output state s1:s0: a
                 ;input/output state s3:s2: b
                 ;input/output state s5:s4: c
                 ;input/output state s7:s6: d
                 
                 ; temporary register t1:t0
                 ; temporary register t3:t2
                 
                 .MACRO forward_sbox
                 	movw t0, s4
                 
                 	eor  s4, s2
                 	eor  s5, s3
                 
                 	com  s2
                 	com  s3
                 
                 	movw t2, s0
                 
                 	and  s0, s2
                 	and  s1, s3
                 
                 	or   s2, s6
                 	or   s3, s7
                 
                 	eor  s6, t0
                 	eor  s7, t1
                 
                 	eor  s0, s6
                 	eor  s1, s7
                 
                 	eor  s2, t2
                 	eor  s3, t3
                 
                 	and  s6, s2
                 	and  s7, s3
                 
                 	eor  s6, s4
                 	eor  s7, s5
                 
                 	or   s4, s0
                 	or   s5, s1
                 
                 	eor  s4, s2
                 	eor  s5, s3
                 
                 	eor  s2, t0
                 	eor  s3, t1
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;;
                 ;;; substitute inverse sbox
                 ;input/output state s1:s0: a
                 ;input/output state s3:s2: b
                 ;input/output state s5:s4: c
                 ;input/output state s7:s6: d
                 
                 ; temporary register t1:t0
                 ; temporary register t3:t2
                 
                 .MACRO invert_sbox
                 	movw  t0, s0
                 
                 	and   s0, s4
                 	and   s1, s5
                 
                 	eor   s0, s6
                 	eor   s1, s7
                 
                 	or    s6, t0
                 	or    s7, t1
                 
                 	eor   s6, s4
                 	eor   s7, s5
                 
                 	eor   s2, s6
                 	eor   s3, s7
                 
                 	movw  s4, s2
                 
                 	eor   s2, t0
                 	eor   s3, t1
                 
                 	eor   s2, s0
                 	eor   s3, s1
                 
                 	com   s6
                 	com   s7
                 
                 	movw  t0, s6
                 
                 	or    s6, s2
                 	or    s7, s3
                 
                 	eor   s6, s0
                 	eor   s7, s1
                 
                 	and   s0, s2
                 	and   s1, s3
                 
                 	eor   s0, t0
                 	eor   s1, t1
                 .ENDMACRO
                 
                 .MACRO rotate16_left_row1
                 	lsl s2     
                     rol s3     
                     adc s2, rzero 
                 .ENDMACRO
                 
                 .MACRO rotate16_left_row2
                 	swap s4
                 	swap s5
                 	movw t0, s4
                 	eor  t1, t0
                 	andi t1, 0xf0
                 	eor  s4, t1
                 	eor  s5, t1
                 .ENDMACRO
                 
                 .MACRO rotate16_left_row3
                 	swap s6
                 	swap s7
                 	movw t0, s6
                 	eor  t1, t0
                 	andi t1, 0xf0
                 	eor  s6, t1
                 	eor  s7, t1
                 
                 	lsl  s6     
                     rol  s7     
                     adc  s6, rzero 
                 .ENDMACRO
                 
                 .MACRO rotate16_right_row1
                 	bst s2, 0
                     ror s3   
                     ror s2    
                     bld s3, 7
                 .ENDMACRO
                 
                 .MACRO rotate16_right_row2
                 	swap s4
                 	swap s5
                 	movw t0, s4
                 	eor  t1, t0
                 	andi t1, 0x0f
                 	eor  s4, t1
                 	eor  s5, t1
                 .ENDMACRO
                 
                 .MACRO rotate16_right_row3
                 	lsl s6     
                     rol s7     
                     adc s6, rzero 
                 	lsl s6     
                     rol s7     
                     adc s6, rzero 
                 	lsl s6     
                     rol s7     
                     adc s6, rzero 
                 .ENDMACRO
                 
                 .MACRO forward_permutation
                     rotate16_left_row1
                     rotate16_left_row2
                     rotate16_left_row3
                 .ENDMACRO
                 
                 .MACRO invert_permutation
                     rotate16_right_row1
                     rotate16_right_row2
                     rotate16_right_row3
                 .ENDMACRO
                 
                 .MACRO keyxor
                 	ld  k0, Z+
                 	ld  k1, Z+
                 	ld  k2, Z+
                 	ld  k3, Z+
                 	ld  k4, Z+
                 	ld  k5, Z+
                 	ld  k6, Z+
                 	ld  k7, Z+
                 	eor s0, k0
                 	eor s1, k1
                 	eor s2, k2
                 	eor s3, k3
                 	eor s4, k4
                 	eor s5, k5
                 	eor s6, k6
                 	eor s7, k7
                 .ENDMACRO
                 
                 .MACRO ikeyxor
                 	ld  k7, -Z
                 	ld  k6, -Z
                 	ld  k5, -Z
                 	ld  k4, -Z
                 	ld  k3, -Z
                 	ld  k2, -Z
                 	ld  k1, -Z
                 	ld  k0, -Z
                 	eor s0, k0
                 	eor s1, k1
                 	eor s2, k2
                 	eor s3, k3
                 	eor s4, k4
                 	eor s5, k5
                 	eor s6, k6
                 	eor s7, k7
                 .ENDMACRO
                 
                 .MACRO forward_round
                     keyxor
                     forward_sbox
                     forward_permutation
                 .ENDMACRO
                 
                 .MACRO forward_last_round
                     keyxor
                 .ENDMACRO
                 
                 .MACRO invert_round
                     ikeyxor
                     invert_permutation
                     invert_sbox
                 .ENDMACRO
                 
                 .MACRO invert_last_round
                     ikeyxor
                 .ENDMACRO
                 
                 #if defined(KEYSCHEDULE)
                 keyschedule:
000008 e0d1          ldi YH, high(SRAM_KEY)
000009 e8c8          ldi YL, low(SRAM_KEY)
00000a 9009
00000b 9019
00000c 9029
00000d 9039
00000e 9049
00000f 9059
000010 9069
000011 9079
000012 9089
000013 9099
000014 90a9
000015 90b9
000016 90c9
000017 90d9
000018 90e9
000019 80f8          load_key
00001a e0d1      	ldi YH, high(SRAM_SUBKEY)
00001b e9c8          ldi YL, low(SRAM_SUBKEY)
00001c 9209
00001d 9219
00001e 9249
00001f 9259
000020 9289
000021 9299
000022 92c9
000023 92d9      	store_subkey
000024 e169      	ldi rcnt, 25
000025 2777      	clr rzero
000026 e0f2      	ldi ZH, high(RC<<1)
000027 eae8          ldi ZL, low(RC<<1)
                 keyschedule_start:
000028 2d08
000029 2484
00002a 9440
00002b 2d10
00002c 2004
00002d 284c
00002e 2641
00002f 26c0
000030 240c
000031 20c4
000032 24c8
000033 2880
000034 2484
000035 2640
000036 0186
000037 0197
000038 0160
000039 0171
00003a 0102
00003b 0113
00003c 0124
00003d 0135
00003e 0148
00003f 0159
000040 240f
000041 241c
000042 242d
000043 243e
000044 2486
000045 2497
000046 24a4
000047 24b5
000048 9105
000049 2600          forward_key_update
00004a 9209
00004b 9219
00004c 9249
00004d 9259
00004e 9289
00004f 9299
000050 92c9
000051 92d9      	store_subkey
000052 956a      	dec rcnt
000053 1367      	cpse rcnt, rzero
000054 cfd3      	rjmp keyschedule_start
                 keyschedule_last:
000055 9508      ret
                 #endif
                 
                 #ifdef ENCRYPT
                 encrypt:
000056 2777      	clr rzero
000057 e150      	ldi dcnt,16
000058 e0b1      	ldi XH, high(SRAM_PTEXT)
000059 e0a8      	ldi XL, low(SRAM_PTEXT)
00005a 01ed      	movw YL, XL
                 CBC16_encrypt_start:
00005b e0f1      	ldi ZH, high(SRAM_SUBKEY)
00005c e9e8      	ldi ZL, low(SRAM_SUBKEY)
00005d e169      	ldi rcnt,25
00005e 9728
00005f 9109
000060 908d
000061 2680
000062 9109
000063 909d
000064 2690
000065 9109
000066 90ad
000067 26a0
000068 9109
000069 90bd
00006a 26b0
00006b 9109
00006c 90cd
00006d 26c0
00006e 9109
00006f 90dd
000070 26d0
000071 9109
000072 90ed
000073 26e0
000074 9109
000075 90fd
000076 26f0          loadPlain
                 encrypt_start:
000077 9001
000078 9011
000079 9021
00007a 9031
00007b 9041
00007c 9051
00007d 9061
00007e 9071
00007f 2480
000080 2491
000081 24a2
000082 24b3
000083 24c4
000084 24d5
000085 24e6
000086 24f7
000087 0186
000088 24ca
000089 24db
00008a 94a0
00008b 94b0
00008c 0194
00008d 208a
00008e 209b
00008f 28ae
000090 28bf
000091 26e0
000092 26f1
000093 248e
000094 249f
000095 26a2
000096 26b3
000097 20ea
000098 20fb
000099 24ec
00009a 24fd
00009b 28c8
00009c 28d9
00009d 24ca
00009e 24db
00009f 26a0
0000a0 26b1
0000a1 0caa
0000a2 1cbb
0000a3 1ea7
0000a4 94c2
0000a5 94d2
0000a6 0186
0000a7 2710
0000a8 7f10
0000a9 26c1
0000aa 26d1
0000ab 94e2
0000ac 94f2
0000ad 0187
0000ae 2710
0000af 7f10
0000b0 26e1
0000b1 26f1
0000b2 0cee
0000b3 1cff
0000b4 1ee7          forward_round
0000b5 956a      	dec rcnt
0000b6 1367      	cpse rcnt, rzero
0000b7 cfbf      	rjmp encrypt_start
0000b8 9001
0000b9 9011
0000ba 9021
0000bb 9031
0000bc 9041
0000bd 9051
0000be 9061
0000bf 9071
0000c0 2480
0000c1 2491
0000c2 24a2
0000c3 24b3
0000c4 24c4
0000c5 24d5
0000c6 24e6
0000c7 24f7          forward_last_round
0000c8 9289
0000c9 9299
0000ca 92a9
0000cb 92b9
0000cc 92c9
0000cd 92d9
0000ce 92e9
0000cf 92f9          storeCipher
                 
0000d0 955a      	dec dcnt
0000d1 1357      	cpse dcnt, rzero
0000d2 cf88      	rjmp CBC16_encrypt_start
0000d3 9508      ret
                 #endif
                 
                 #ifdef DECRYPT
                 decrypt:
0000d4 2777          clr rzero
0000d5 e150      	ldi dcnt,16
0000d6 e0b1      	ldi XH, high(SRAM_INITV)
0000d7 e0a0      	ldi XL, low(SRAM_INITV)
0000d8 e0d1          ldi YH, high(SRAM_PTEXT)
0000d9 e0c8          ldi YL, low(SRAM_PTEXT)
                 CBC16_decrypt_start:
0000da e0f2      	ldi ZH, high(SRAM_SUBKEY + KEYEXTENT_NUM_BYTE)
0000db e6e8          ldi ZL, low(SRAM_SUBKEY + KEYEXTENT_NUM_BYTE)
0000dc e169      	ldi rcnt,25
0000dd 9089
0000de 9099
0000df 90a9
0000e0 90b9
0000e1 90c9
0000e2 90d9
0000e3 90e9
0000e4 90f9          loadCipher
                 decrypt_start:
0000e5 9072
0000e6 9062
0000e7 9052
0000e8 9042
0000e9 9032
0000ea 9022
0000eb 9012
0000ec 9002
0000ed 2480
0000ee 2491
0000ef 24a2
0000f0 24b3
0000f1 24c4
0000f2 24d5
0000f3 24e6
0000f4 24f7
0000f5 faa0
0000f6 94b7
0000f7 94a7
0000f8 f8b7
0000f9 94c2
0000fa 94d2
0000fb 0186
0000fc 2710
0000fd 701f
0000fe 26c1
0000ff 26d1
000100 0cee
000101 1cff
000102 1ee7
000103 0cee
000104 1cff
000105 1ee7
000106 0cee
000107 1cff
000108 1ee7
000109 0184
00010a 208c
00010b 209d
00010c 248e
00010d 249f
00010e 2ae0
00010f 2af1
000110 24ec
000111 24fd
000112 24ae
000113 24bf
000114 0165
000115 26a0
000116 26b1
000117 24a8
000118 24b9
000119 94e0
00011a 94f0
00011b 0187
00011c 28ea
00011d 28fb
00011e 24e8
00011f 24f9
000120 208a
000121 209b
000122 2680
000123 2691          invert_round
000124 956a      	dec rcnt
000125 1367      	cpse rcnt, rzero
000126 cfbe      	rjmp decrypt_start
000127 9072
000128 9062
000129 9052
00012a 9042
00012b 9032
00012c 9022
00012d 9012
00012e 9002
00012f 2480
000130 2491
000131 24a2
000132 24b3
000133 24c4
000134 24d5
000135 24e6
000136 24f7          invert_last_round
000137 9728
000138 910d
000139 2680
00013a 9289
00013b 910d
00013c 2690
00013d 9299
00013e 910d
00013f 26a0
000140 92a9
000141 910d
000142 26b0
000143 92b9
000144 910d
000145 26c0
000146 92c9
000147 910d
000148 26d0
000149 92d9
00014a 910d
00014b 26e0
00014c 92e9
00014d 910d
00014e 26f0
00014f 92f9          storePlain
                 
000150 955a      	dec dcnt
000151 1357      	cpse dcnt, rzero
000152 cf87      	rjmp CBC16_decrypt_start
000153 9508      ret
                 #endif
                 
                 RC:
000154 0201
000155 0904
000156 0512
000157 160b
000158 190c
000159 0713
00015a 1f0f
00015b 1c1e
00015c 1118
00015d 0603
00015e 1b0d
00015f 0e17
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm(581): warning: .cseg .db misalignment - padding zero byte
K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\interface.asm(18): 'K:\Seagate\AVRwriting\Programs\RECTANGLE_AVR\RectangleScenario1CBC\./Rectangle128SRAM.asm' included form here
000160 001d      .DB 0x01, 0x02, 0x04, 0x09, 0x12, 0x05, 0x0b, 0x16, 0x0c, 0x19, 0x13, 0x07, 0x0f, 0x1f, 0x1e, 0x1c, 0x18, 0x11, 0x03, 0x06, 0x0d, 0x1b, 0x17, 0x0e, 0x1d 
                 
                 .CSEG
                 ;******************** Q ELEC FUNCTIONS (START) *********************
                 ; wait : ret + 0xFF * (5*nop + 1*dec + 1*brbc)
                 wait:
000161 ef0f      	ldi		r16, 0xFF	;r16=FF
                 w_loop:
000162 0000      	nop
000163 0000      	nop
000164 0000      	nop
000165 0000      	nop
000166 0000      	nop
000167 950a      	dec		r16			; r16=r16-1
000168 f7c9      	brbc	1,w_loop	; branch sur loop si Z=0, cs si r16 != 0
000169 9508      	ret					; return from subroutine
                 
                 
                 
                 ; wait2 : r17 * wait (to be set inside) + some instructions
                 wait2:
00016a ef1f      	ldi		r17, 0xFF	;
                 w_loop2:
00016b dff5      	rcall	wait
00016c 951a      	dec		r17			; r17=r17-1
00016d f7e9      	brbc	1,w_loop2	; branch sur loop2 si Z=0, cs si r17 != 0
00016e 9508      	ret					; return from subroutine
                 ;******************** Q ELEC FUNCTIONS (END) *********************
                 
                 
                 ;******************** MAIN (START) *******************************
                 main:
00016f e0b1      	ldi XH, high(SRAM_INITV)
000170 e0a0      	ldi XL, low(SRAM_INITV)
000171 e028      	ldi r18, INITV_NUM_BYTE
                 INITV_LOOP:
000172 932d      	st X+, r18
000173 952a      	dec r18
000174 f7e9      	brbc 1, INITV_LOOP
                 
000175 e0b1      	ldi 	XH, high(SRAM_PTEXT)
000176 e0a8      	ldi 	XL, low(SRAM_PTEXT)
000177 e820      	ldi		r18, PTEXT_NUM_BYTE
                 PTEXT_LOOP:
000178 932d      	st X+, r18
000179 952a      	dec r18
00017a f7e9      	brbc 1, PTEXT_LOOP
                 
00017b e0b1      	ldi 	XH, high(SRAM_KEY)
00017c e8a8      	ldi 	XL, low(SRAM_KEY)
00017d e120      	ldi		r18, KEY_NUM_BYTE
                 KEY_LOOP:
00017e 932d      	st X+, r18
00017f 952a      	dec r18
000180 f7e9      	brbc 1, KEY_LOOP
                 
000181 9ac1      	sbi		PORTB,1		; portA,0 = high (trigger on port A0)
000182 0000      	nop
000183 0000      	nop
000184 0000      	nop
000185 0000      	nop
000186 98c1       	cbi		PORTB,1		; portA,0 = low
                 
000187 0000      	nop
000188 0000      	nop
000189 0000      	nop
00018a 0000      	nop
00018b 0000      	nop
00018c 0000      	nop
00018d 0000      	nop
00018e 0000      	nop
00018f 0000      	nop
000190 0000      	nop
                 
                 #ifdef KEYSCHEDULE
000191 de76      	rcall keyschedule 
                 #endif
000192 0000      	nop
000193 0000      	nop
000194 0000      	nop
000195 0000      	nop
000196 0000      	nop
000197 0000      	nop
000198 0000      	nop
000199 0000      	nop
00019a 0000      	nop
00019b 0000      	nop
                 #ifdef ENCRYPT	
00019c deb9      	rcall	encrypt		; encryption routine
                 #endif
                 	
00019d 0000      	nop
00019e 0000      	nop
00019f 0000      	nop
0001a0 0000      	nop
0001a1 0000      	nop
0001a2 0000      	nop
0001a3 0000      	nop
0001a4 0000      	nop
0001a5 0000      	nop
0001a6 0000      	nop
                 
                 #ifdef DECRYPT
0001a7 df2c      	rcall   decrypt      ; encryption routine
                 #endif
                 
0001a8 0000      	nop
0001a9 0000      	nop
0001aa 0000      	nop
0001ab 0000      	nop
0001ac 0000      	nop
0001ad 0000      	nop
0001ae 0000      	nop
0001af 0000      	nop
0001b0 0000      	nop
0001b1 0000      	nop
                 
0001b2 9ac0      	sbi		PORTB,0		; portA,0 = high (trigger on port A0)
0001b3 0000      	nop
0001b4 0000      	nop
0001b5 0000      	nop
0001b6 0000      	nop
0001b7 98c0       	cbi		PORTB,0		; portA,0 = low
                 
                 
                 	;make a pause
0001b8 dfb1      	rcall	wait2
0001b9 dfb0      	rcall	wait2
0001ba dfaf      	rcall	wait2
0001bb dfae      	rcall	wait2
0001bc dfad      	rcall	wait2
                 
                 
                 .DSEG
000100             SRAM_INITV: .BYTE INITV_NUM_BYTE
000108             SRAM_PTEXT: .BYTE PTEXT_NUM_BYTE
000188             SRAM_KEY: .BYTE KEY_NUM_BYTE
000198             SRAM_SUBKEY: .BYTE KEYEXTENT_NUM_BYTE
                 ;******************** MAIN (END) *********************************
                 
                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
r0 :  19 r1 :  12 r2 :  12 r3 :  10 r4 :  22 r5 :  12 r6 :  12 r7 :  10 
r8 :  32 r9 :  23 r10:  32 r11:  28 r12:  35 r13:  24 r14:  38 r15:  30 
r16:  57 r17:  21 r18:  13 r19:   1 r20:   0 r21:   6 r22:   9 r23:  13 
r24:   0 r25:   0 r26:   6 r27:   5 r28:   6 r29:   5 r30:   3 r31:   7 
x  :  19 y  :  64 z  :  33 
Registers used: 32 out of 35 (91.4%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   5 add   :   0 adiw  :   0 and   :  10 
andi  :   3 asr   :   0 bclr  :   0 bld   :   1 brbc  :   5 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   1 call  :   0 cbi   :   2 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   3 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   5 cp    :   0 cpc   :   0 
cpi   :   0 cpse  :   5 dec   :  10 elpm  :   0 eor   : 101 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 
jmp   :   0 ld    :  80 ldd   :   0 ldi   :  35 lds   :   0 lpm   :   1 
lsl   :   5 lsr   :   0 mov   :   2 movw  :  19 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :  53 or    :  10 ori   :   0 out   :   3 
pop   :   0 push  :   0 rcall :   9 ret   :   5 reti  :   0 rjmp  :   6 
rol   :   5 ror   :   2 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   0 
sbis  :   0 sbiw  :   2 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  35 std   :   0 
sts   :   0 sub   :   0 subi  :   0 swap  :   6 tst   :   0 wdr   :   0 

Instructions used: 31 out of 114 (27.2%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00037a    864     26    890  131072   0.7%
[.dseg] 0x000100 0x000268      0    360    360    4096   8.8%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 21 warnings
