Generic RAM implementation in VHDL
