Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Thu Mar 30 22:20:46 2023
| Host              : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file VU440_TOP_timing_summary_postroute_physopted.rpt -pb VU440_TOP_timing_summary_postroute_physopted.pb -rpx VU440_TOP_timing_summary_postroute_physopted.rpx
| Design            : VU440_TOP
| Device            : xcvu440-flga2892
| Speed File        : -2  PRODUCTION 1.26 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.238  -928410.125                 723661              1662923        0.029        0.000                      0              1662836        0.116        0.000                       0                793997  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
AXI_CLK                           {0.000 3.333}        6.666           150.015         
INIT_CLK                          {0.000 6.400}        12.800          78.125          
REF_CLK0                          {0.000 3.200}        6.400           156.250         
  rxoutclk_out[0]_1               {0.000 3.200}        6.400           156.250         
  txoutclk_out[0]_1               {0.000 3.200}        6.400           156.250         
    aurora_64b66b_1_user_clk_out  {0.000 6.400}        12.800          78.125          
REF_CLK1                          {0.000 3.200}        6.400           156.250         
  rxoutclk_out[0]                 {0.000 3.200}        6.400           156.250         
  txoutclk_out[0]                 {0.000 3.200}        6.400           156.250         
    aurora_64b66b_0_user_clk_out  {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_CLK                                -3.238  -806129.438                 638097              1135244        0.029        0.000                      0              1135244        2.479        0.000                       0                576272  
INIT_CLK                                3.479        0.000                      0                 1879        0.039        0.000                      0                 1879        4.600        0.000                       0                  1206  
  rxoutclk_out[0]_1                     0.098        0.000                      0                 8967        0.030        0.000                      0                 8967        0.486        0.000                       0                  4450  
  txoutclk_out[0]_1                                                                                                                                                                 0.116        0.000                       0                    10  
    aurora_64b66b_1_user_clk_out       -0.071       -0.161                      3               220523        0.030        0.000                      0               220523        0.183        0.000                       0                110890  
  rxoutclk_out[0]                       1.260        0.000                      0                 8972        0.030        0.000                      0                 8972        0.486        0.000                       0                  4455  
  txoutclk_out[0]                                                                                                                                                                   0.250        0.000                       0                    10  
    aurora_64b66b_0_user_clk_out        0.754        0.000                      0               192243        0.032        0.000                      0               192243        0.268        0.000                       0                 96704  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
aurora_64b66b_1_user_clk_out  AXI_CLK                            -1.820     -641.215                    847                 1056                                                                        
aurora_64b66b_0_user_clk_out  AXI_CLK                            -1.401       -2.950                     17                  577                                                                        
INIT_CLK                      rxoutclk_out[0]_1                   1.167        0.000                      0                    3                                                                        
AXI_CLK                       aurora_64b66b_1_user_clk_out       -1.422    -1240.535                   2181                 4269                                                                        
INIT_CLK                      rxoutclk_out[0]                     0.553        0.000                      0                    3                                                                        
AXI_CLK                       aurora_64b66b_0_user_clk_out       -0.556     -232.733                   1378                 4926                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             AXI_CLK                       AXI_CLK                            -3.010  -120216.391                  81311                94784        0.446        0.000                      0                94784  
**async_default**             aurora_64b66b_0_user_clk_out  aurora_64b66b_0_user_clk_out        9.392        0.000                      0                  104        0.189        0.000                      0                  104  
**async_default**             aurora_64b66b_1_user_clk_out  aurora_64b66b_1_user_clk_out       10.794        0.000                      0                  104        0.162        0.000                      0                  104  
**async_default**             rxoutclk_out[0]               rxoutclk_out[0]                     4.245        0.000                      0                    8        0.657        0.000                      0                    8  
**async_default**             rxoutclk_out[0]_1             rxoutclk_out[0]_1                   5.319        0.000                      0                    8        0.314        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_CLK
  To Clock:  AXI_CLK

Setup :       638097  Failing Endpoints,  Worst Slack       -3.238ns,  Total Violation  -806129.421ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.238ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[686]/CE
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.517ns (5.531%)  route 8.831ns (94.469%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 12.331 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.394ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.665ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.634ns (routing 2.004ns, distribution 2.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.241    14.131    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X81Y74         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    14.171 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3/O
                         net (fo=165, routed)         0.804    14.975    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0
    SLICE_X64Y61         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173    15.148 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1/O
                         net (fo=32, routed)          0.500    15.648    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0
    SLICE_X62Y59         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[686]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.634    12.331    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X62Y59         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[686]/C
                         clock pessimism              0.557    12.888    
                         inter-SLR compensation      -0.394    12.493    
                         clock uncertainty           -0.035    12.458    
    SLICE_X62Y59         FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048    12.410    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[686]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -15.648    
  -------------------------------------------------------------------
                         slack                                 -3.238    

Slack (VIOLATED) :        -3.234ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[822]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 0.476ns (5.031%)  route 8.985ns (94.969%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.672ns = ( 12.338 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.396ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.672ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.641ns (routing 2.004ns, distribution 2.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.255    14.145    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X86Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    14.185 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4/O
                         net (fo=167, routed)         0.959    15.144    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4_n_0
    SLICE_X68Y58         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    15.276 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[822]_i_1/O
                         net (fo=4, routed)           0.485    15.761    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[822]_i_1_n_0
    SLICE_X61Y53         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[822]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.641    12.338    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X61Y53         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[822]/C
                         clock pessimism              0.557    12.895    
                         inter-SLR compensation      -0.396    12.499    
                         clock uncertainty           -0.035    12.464    
    SLICE_X61Y53         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.527    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[822]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -15.761    
  -------------------------------------------------------------------
                         slack                                 -3.234    

Slack (VIOLATED) :        -3.234ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[697]/CE
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.344ns  (logic 0.517ns (5.533%)  route 8.827ns (94.467%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 12.330 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.394ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.664ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.633ns (routing 2.004ns, distribution 2.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.241    14.131    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X81Y74         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    14.171 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3/O
                         net (fo=165, routed)         0.804    14.975    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0
    SLICE_X64Y61         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173    15.148 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1/O
                         net (fo=32, routed)          0.496    15.644    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0
    SLICE_X59Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[697]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.633    12.330    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X59Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[697]/C
                         clock pessimism              0.557    12.887    
                         inter-SLR compensation      -0.394    12.492    
                         clock uncertainty           -0.035    12.457    
    SLICE_X59Y56         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    12.410    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[697]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                 -3.234    

Slack (VIOLATED) :        -3.233ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[696]/CE
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 0.517ns (5.529%)  route 8.833ns (94.471%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.672ns = ( 12.338 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.396ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.672ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.641ns (routing 2.004ns, distribution 2.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.241    14.131    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X81Y74         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    14.171 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3/O
                         net (fo=165, routed)         0.804    14.975    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0
    SLICE_X64Y61         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173    15.148 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1/O
                         net (fo=32, routed)          0.502    15.650    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0
    SLICE_X61Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[696]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.641    12.338    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X61Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[696]/C
                         clock pessimism              0.557    12.895    
                         inter-SLR compensation      -0.396    12.499    
                         clock uncertainty           -0.035    12.464    
    SLICE_X61Y56         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    12.417    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[696]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -15.650    
  -------------------------------------------------------------------
                         slack                                 -3.233    

Slack (VIOLATED) :        -3.233ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[700]/CE
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 0.517ns (5.529%)  route 8.833ns (94.471%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.672ns = ( 12.338 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.396ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.672ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.641ns (routing 2.004ns, distribution 2.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.241    14.131    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X81Y74         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    14.171 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3/O
                         net (fo=165, routed)         0.804    14.975    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0
    SLICE_X64Y61         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173    15.148 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1/O
                         net (fo=32, routed)          0.502    15.650    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0
    SLICE_X61Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[700]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.641    12.338    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X61Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[700]/C
                         clock pessimism              0.557    12.895    
                         inter-SLR compensation      -0.396    12.499    
                         clock uncertainty           -0.035    12.464    
    SLICE_X61Y56         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    12.417    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[700]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -15.650    
  -------------------------------------------------------------------
                         slack                                 -3.233    

Slack (VIOLATED) :        -3.232ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[681]/CE
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 0.517ns (5.528%)  route 8.835ns (94.472%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 12.342 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.396ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.676ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.645ns (routing 2.004ns, distribution 2.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.241    14.131    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X81Y74         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    14.171 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3/O
                         net (fo=165, routed)         0.804    14.975    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0
    SLICE_X64Y61         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173    15.148 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1/O
                         net (fo=32, routed)          0.504    15.652    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0
    SLICE_X62Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[681]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.645    12.342    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X62Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[681]/C
                         clock pessimism              0.557    12.899    
                         inter-SLR compensation      -0.396    12.503    
                         clock uncertainty           -0.035    12.467    
    SLICE_X62Y56         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    12.420    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[681]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 -3.232    

Slack (VIOLATED) :        -3.232ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[695]/CE
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 0.517ns (5.528%)  route 8.835ns (94.472%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 12.342 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.396ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.676ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.645ns (routing 2.004ns, distribution 2.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.241    14.131    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X81Y74         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    14.171 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3/O
                         net (fo=165, routed)         0.804    14.975    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0
    SLICE_X64Y61         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173    15.148 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1/O
                         net (fo=32, routed)          0.504    15.652    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0
    SLICE_X62Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[695]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.645    12.342    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X62Y56         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[695]/C
                         clock pessimism              0.557    12.899    
                         inter-SLR compensation      -0.396    12.503    
                         clock uncertainty           -0.035    12.467    
    SLICE_X62Y56         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    12.420    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[695]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 -3.232    

Slack (VIOLATED) :        -3.231ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[818]/CE
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.414ns (4.427%)  route 8.937ns (95.573%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 12.342 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.396ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.676ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.645ns (routing 2.004ns, distribution 2.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.255    14.145    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X86Y68         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    14.185 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4/O
                         net (fo=167, routed)         0.478    14.663    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4_n_0
    SLICE_X78Y68         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070    14.733 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[831]_i_1/O
                         net (fo=32, routed)          0.918    15.651    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[831]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[818]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.645    12.342    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X62Y53         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[818]/C
                         clock pessimism              0.557    12.899    
                         inter-SLR compensation      -0.396    12.503    
                         clock uncertainty           -0.035    12.467    
    SLICE_X62Y53         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    12.420    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[818]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -3.231    

Slack (VIOLATED) :        -3.229ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[360]/CE
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 0.415ns (4.437%)  route 8.939ns (95.563%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.681ns = ( 12.347 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.397ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.681ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.650ns (routing 2.004ns, distribution 2.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.407    14.297    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X75Y81         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.071    14.368 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[895]_i_5/O
                         net (fo=163, routed)         0.538    14.906    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[895]_i_5_n_0
    SLICE_X72Y74         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040    14.946 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[383]_i_1/O
                         net (fo=32, routed)          0.708    15.654    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[383]_i_1_n_0
    SLICE_X63Y67         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[360]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.650    12.347    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X63Y67         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[360]/C
                         clock pessimism              0.557    12.904    
                         inter-SLR compensation      -0.397    12.507    
                         clock uncertainty           -0.035    12.471    
    SLICE_X63Y67         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    12.424    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[360]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -15.654    
  -------------------------------------------------------------------
                         slack                                 -3.229    

Slack (VIOLATED) :        -3.228ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[383]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 0.550ns (5.821%)  route 8.899ns (94.179%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 12.334 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.395ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.668ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.637ns (routing 2.004ns, distribution 2.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.306     6.723    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X221Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     6.839 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61/O
                         net (fo=179, routed)         3.980    10.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2
    SLR Crossing[1->0]   
    SLICE_X211Y187       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.071    10.890 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41/O
                         net (fo=66, routed)          3.063    13.953    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn
    SLICE_X92Y87         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115    14.068 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___83_i_2/O
                         net (fo=140, routed)         1.009    15.077    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___83_i_2_n_0
    SLICE_X72Y65         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131    15.208 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[895]_i_2/O
                         net (fo=4, routed)           0.541    15.749    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[895]_i_2_n_0
    SLICE_X67Y66         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[383]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.637    12.334    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ACLK
    SLICE_X67Y66         FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[383]/C
                         clock pessimism              0.557    12.891    
                         inter-SLR compensation      -0.395    12.496    
                         clock uncertainty           -0.035    12.460    
    SLICE_X67Y66         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.520    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[383]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -3.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[41]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.063ns (40.645%)  route 0.092ns (59.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      2.210ns (routing 1.045ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.156ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.210     2.810    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ACLK
    SLICE_X131Y291       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y291       FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.858 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[41]/Q
                         net (fo=5, routed)           0.078     2.936    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg_n_0_[41]
    SLICE_X129Y291       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     2.951 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0[51]_i_1__23/O
                         net (fo=1, routed)           0.014     2.965    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/urand_return[51]
    SLICE_X129Y291       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.516     3.382    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ACLK
    SLICE_X129Y291       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[51]/C
                         clock pessimism             -0.502     2.879    
    SLICE_X129Y291       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.935    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[148]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[148]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.078ns (46.988%)  route 0.088ns (53.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Net Delay (Source):      2.096ns (routing 1.045ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.156ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.096     2.696    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/ACLK
    SLR Crossing[0->2]   
    SLICE_X187Y636       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y636       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.744 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[148]/Q
                         net (fo=2, routed)           0.072     2.816    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/Q[148]
    SLICE_X186Y636       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     2.846 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/i___127/O
                         net (fo=1, routed)           0.016     2.862    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/i___127_n_0
    SLICE_X186Y636       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.415     3.281    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X186Y636       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[148]/C
                         clock pessimism             -0.505     2.776    
    SLICE_X186Y636       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.832    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[148]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Net Delay (Source):      2.095ns (routing 1.045ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.156ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.095     2.695    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/ACLK
    SLR Crossing[0->2]   
    SLICE_X185Y624       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y624       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.744 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[74]/Q
                         net (fo=2, routed)           0.072     2.816    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/Q[74]
    SLICE_X184Y624       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     2.846 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[74]_i_1/O
                         net (fo=1, routed)           0.016     2.862    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[74]_i_1_n_0
    SLICE_X184Y624       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.415     3.281    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X184Y624       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[74]/C
                         clock pessimism             -0.505     2.776    
    SLICE_X184Y624       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.832    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[74]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/conf3_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[811]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      2.356ns (routing 1.045ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.686ns (routing 1.156ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.356     2.956    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/ACLK
    SLICE_X53Y108        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/conf3_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.004 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/conf3_reg[43]/Q
                         net (fo=2, routed)           0.080     3.084    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[1023]_1[43]
    SLICE_X51Y109        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031     3.115 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[811]_i_1/O
                         net (fo=1, routed)           0.016     3.131    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[811]_i_1_n_0
    SLICE_X51Y109        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[811]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.686     3.552    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/ACLK
    SLICE_X51Y109        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[811]/C
                         clock pessimism             -0.507     3.045    
    SLICE_X51Y109        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     3.101    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[811]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[1][334]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[0][334]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.064ns (40.252%)  route 0.095ns (59.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Net Delay (Source):      2.282ns (routing 1.045ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.609ns (routing 1.156ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.282     2.882    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/ACLK
    SLR Crossing[0->2]   
    SLICE_X81Y642        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[1][334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y642        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.931 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[1][334]/Q
                         net (fo=1, routed)           0.079     3.010    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[1]__0[334]
    SLICE_X82Y642        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     3.025 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[0][334]_i_1__9/O
                         net (fo=1, routed)           0.016     3.041    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[0][334]_i_1__9_n_0
    SLICE_X82Y642        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[0][334]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.609     3.475    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/ACLK
    SLR Crossing[0->2]   
    SLICE_X82Y642        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[0][334]/C
                         clock pessimism             -0.520     2.955    
    SLICE_X82Y642        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.011    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[0][334]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.063ns (39.873%)  route 0.095ns (60.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      2.493ns (routing 1.045ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.853ns (routing 1.156ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.493     3.093    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->1]   
    SLICE_X351Y531       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y531       FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.141 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[16]/Q
                         net (fo=7, routed)           0.079     3.220    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg_n_0_[16]
    SLICE_X349Y531       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     3.235 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0[45]_i_1__56/O
                         net (fo=1, routed)           0.016     3.251    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/urand_return[45]
    SLICE_X349Y531       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.853     3.719    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->1]   
    SLICE_X349Y531       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[45]/C
                         clock pessimism             -0.554     3.165    
    SLICE_X349Y531       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.221    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[45]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage3_inst/tx1_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/tx1_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.063ns (40.127%)  route 0.094ns (59.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Net Delay (Source):      2.034ns (routing 1.045ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.156ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.034     2.634    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage3_inst/ACLK
    SLR Crossing[0->1]   
    SLICE_X194Y456       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage3_inst/tx1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y456       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.682 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage3_inst/tx1_reg[60]/Q
                         net (fo=2, routed)           0.078     2.760    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/tx1_reg[63]_1[60]
    SLICE_X196Y456       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     2.775 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/tx1[60]_i_1__126/O
                         net (fo=1, routed)           0.016     2.791    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/tx1[60]_i_1__126_n_0
    SLICE_X196Y456       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/tx1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.347     3.213    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/ACLK
    SLR Crossing[0->1]   
    SLICE_X196Y456       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/tx1_reg[60]/C
                         clock pessimism             -0.508     2.705    
    SLICE_X196Y456       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.761    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/tx1_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5_reg[47]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      2.488ns (routing 1.045ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.156ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.488     3.088    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ACLK
    SLICE_X336Y121       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X336Y121       FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.136 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5_reg[47]/Q
                         net (fo=5, routed)           0.073     3.209    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5_reg_n_0_[47]
    SLICE_X337Y121       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     3.224 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5[20]_i_1__32/O
                         net (fo=1, routed)           0.016     3.240    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/p_14_in[20]
    SLICE_X337Y121       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.822     3.688    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ACLK
    SLICE_X337Y121       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5_reg[20]/C
                         clock pessimism             -0.534     3.154    
    SLICE_X337Y121       FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.210    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur5_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/conf2_reg[247]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/ex4o_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.471ns (routing 1.156ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.159     2.759    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/ACLK
    SLICE_X165Y160       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/conf2_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y160       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.808 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/conf2_reg[247]/Q
                         net (fo=2, routed)           0.072     2.880    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/ex4o_reg[63]_1[125]
    SLICE_X164Y160       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     2.910 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/ex4o[55]_i_1__25/O
                         net (fo=1, routed)           0.016     2.926    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/ex4o[55]_i_1__25_n_0
    SLICE_X164Y160       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/ex4o_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.471     3.337    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/ACLK
    SLICE_X164Y160       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/ex4o_reg[55]/C
                         clock pessimism             -0.497     2.840    
    SLICE_X164Y160       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.896    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/ex4o_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[46]/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Net Delay (Source):      2.100ns (routing 1.045ns, distribution 1.055ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.156ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.100     2.700    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ACLK
    SLICE_X187Y141       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y141       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.748 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[46]/Q
                         net (fo=5, routed)           0.072     2.820    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg_n_0_[46]
    SLICE_X186Y141       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     2.835 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0[19]_i_1__26/O
                         net (fo=1, routed)           0.014     2.849    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/p_39_in[19]
    SLICE_X186Y141       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.386     3.252    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ACLK
    SLICE_X186Y141       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[19]/C
                         clock pessimism             -0.489     2.763    
    SLICE_X186Y141       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.819    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_CLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { CLK_150M_CLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         6.666       4.957      RAMB18_X4Y157  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         6.666       4.957      RAMB18_X4Y157  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         6.666       4.957      RAMB18_X5Y159  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         6.666       4.957      RAMB18_X5Y159  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         6.666       4.957      RAMB18_X5Y154  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         6.666       4.957      RAMB18_X5Y154  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         6.666       4.957      RAMB18_X4Y152  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         6.666       4.957      RAMB18_X4Y152  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         6.666       4.957      RAMB18_X4Y153  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         6.666       4.957      RAMB18_X4Y153  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         3.333       2.479      RAMB18_X4Y157  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y274  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y280  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y272  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y279  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y271  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X6Y178  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X6Y180  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X7Y177  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         3.333       2.479      RAMB18_X2Y11   inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X4Y157  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y159  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y159  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y154  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y154  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X5Y154  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         3.333       2.479      RAMB18_X4Y152  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         3.333       2.479      RAMB18_X4Y152  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X4Y152  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         3.333       2.479      RAMB18_X4Y152  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  INIT_CLK
  To Clock:  INIT_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 0.290ns (3.434%)  route 8.156ns (96.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 18.217 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.417ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.365ns (routing 1.309ns, distribution 3.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.917    14.695    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.365    18.217    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]/C
                         clock pessimism              0.535    18.752    
                         inter-SLR compensation      -0.458    18.293    
                         clock uncertainty           -0.035    18.258    
    SLICE_X343Y604       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    18.174    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[16]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 0.290ns (3.434%)  route 8.156ns (96.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 18.217 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.417ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.365ns (routing 1.309ns, distribution 3.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.917    14.695    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.365    18.217    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[17]/C
                         clock pessimism              0.535    18.752    
                         inter-SLR compensation      -0.458    18.293    
                         clock uncertainty           -0.035    18.258    
    SLICE_X343Y604       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084    18.174    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[17]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 0.290ns (3.434%)  route 8.156ns (96.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 18.217 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.417ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.365ns (routing 1.309ns, distribution 3.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.917    14.695    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.365    18.217    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[18]/C
                         clock pessimism              0.535    18.752    
                         inter-SLR compensation      -0.458    18.293    
                         clock uncertainty           -0.035    18.258    
    SLICE_X343Y604       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    18.174    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[18]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 0.290ns (3.434%)  route 8.156ns (96.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 18.217 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.417ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.365ns (routing 1.309ns, distribution 3.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.917    14.695    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.365    18.217    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[19]/C
                         clock pessimism              0.535    18.752    
                         inter-SLR compensation      -0.458    18.293    
                         clock uncertainty           -0.035    18.258    
    SLICE_X343Y604       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    18.174    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.290ns (3.438%)  route 8.146ns (96.562%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 18.215 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.415ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.363ns (routing 1.309ns, distribution 3.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.907    14.685    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.363    18.215    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[20]/C
                         clock pessimism              0.535    18.750    
                         inter-SLR compensation      -0.458    18.292    
                         clock uncertainty           -0.035    18.256    
    SLICE_X343Y604       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    18.173    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[20]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.290ns (3.438%)  route 8.146ns (96.562%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 18.215 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.415ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.363ns (routing 1.309ns, distribution 3.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.907    14.685    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.363    18.215    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[21]/C
                         clock pessimism              0.535    18.750    
                         inter-SLR compensation      -0.458    18.292    
                         clock uncertainty           -0.035    18.256    
    SLICE_X343Y604       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    18.173    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[21]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.290ns (3.438%)  route 8.146ns (96.562%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 18.215 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.415ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.363ns (routing 1.309ns, distribution 3.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.907    14.685    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.363    18.215    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[22]/C
                         clock pessimism              0.535    18.750    
                         inter-SLR compensation      -0.458    18.292    
                         clock uncertainty           -0.035    18.256    
    SLICE_X343Y604       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083    18.173    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[22]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.290ns (3.438%)  route 8.146ns (96.562%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 18.215 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.415ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.363ns (routing 1.309ns, distribution 3.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.907    14.685    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.363    18.215    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y604       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]/C
                         clock pessimism              0.535    18.750    
                         inter-SLR compensation      -0.458    18.292    
                         clock uncertainty           -0.035    18.256    
    SLICE_X343Y604       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    18.173    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 0.290ns (3.459%)  route 8.093ns (96.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 18.217 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.417ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.365ns (routing 1.309ns, distribution 3.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.854    14.632    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y603       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.365    18.217    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y603       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[10]/C
                         clock pessimism              0.535    18.752    
                         inter-SLR compensation      -0.458    18.293    
                         clock uncertainty           -0.035    18.258    
    SLICE_X343Y603       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    18.174    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[10]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (INIT_CLK rise@12.800ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 0.290ns (3.459%)  route 8.093ns (96.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 18.217 - 12.800 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.458ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.417ns
    Common Clock Delay      (CCD):    2.361ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.773ns (routing 1.420ns, distribution 3.353ns)
  Clock Net Delay (Destination): 4.365ns (routing 1.309ns, distribution 3.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     0.553 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.643    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.643 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.393    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.476 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.773     6.249    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X345Y193       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y193       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.366 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=11, routed)          5.014    11.380    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_OUT_reg
    SLR Crossing[0->1]   
    SLICE_X348Y539       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041    11.421 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=11, routed)          2.225    13.646    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/out
    SLR Crossing[1->2]   
    SLICE_X347Y602       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132    13.778 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/count_for_reset_r[0]_i_1__2/O
                         net (fo=24, routed)          0.854    14.632    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[23]_0
    SLICE_X343Y603       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                     12.800    12.800 r  
    BB26                                              0.000    12.800 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000    12.800    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.355    13.155 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.206    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.206 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    13.777    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.852 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        4.365    18.217    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X343Y603       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[11]/C
                         clock pessimism              0.535    18.752    
                         inter-SLR compensation      -0.458    18.293    
                         clock uncertainty           -0.035    18.258    
    SLICE_X343Y603       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    18.174    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/count_for_reset_r_reg[11]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  3.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Net Delay (Source):      2.244ns (routing 0.680ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.564ns (routing 0.752ns, distribution 1.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.244     2.882    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X353Y602       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y602       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.931 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[1]/Q
                         net (fo=2, routed)           0.072     3.003    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[1]
    SLICE_X354Y602       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     3.033 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET[0]_i_1/O
                         net (fo=1, routed)           0.016     3.049    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/link_reset_0
    SLICE_X354Y602       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.564     3.541    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X354Y602       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]/C
                         clock pessimism             -0.587     2.954    
    SLICE_X354Y602       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.010    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/count_for_reset_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/LINK_RESET_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      2.277ns (routing 0.680ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.579ns (routing 0.752ns, distribution 1.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.277     2.915    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X356Y882       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/count_for_reset_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y882       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.964 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/count_for_reset_r_reg[1]/Q
                         net (fo=2, routed)           0.072     3.036    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/count_for_reset_r_reg[1]
    SLICE_X355Y882       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     3.066 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/LINK_RESET[0]_i_1__5/O
                         net (fo=1, routed)           0.016     3.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/link_reset_0
    SLICE_X355Y882       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/LINK_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.579     3.556    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X355Y882       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/LINK_RESET_reg[0]/C
                         clock pessimism             -0.569     2.987    
    SLICE_X355Y882       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.043    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/LINK_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/count_for_reset_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/LINK_RESET_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.912ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      2.274ns (routing 0.680ns, distribution 1.594ns)
  Clock Net Delay (Destination): 2.573ns (routing 0.752ns, distribution 1.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.274     2.912    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X349Y881       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/count_for_reset_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y881       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.961 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/count_for_reset_r_reg[1]/Q
                         net (fo=2, routed)           0.072     3.033    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/count_for_reset_r_reg[1]
    SLICE_X350Y881       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     3.063 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/LINK_RESET[0]_i_1__4/O
                         net (fo=1, routed)           0.016     3.079    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/link_reset_0
    SLICE_X350Y881       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/LINK_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.573     3.550    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X350Y881       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/LINK_RESET_reg[0]/C
                         clock pessimism             -0.569     2.981    
    SLICE_X350Y881       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/LINK_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.048ns (27.586%)  route 0.126ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      2.266ns (routing 0.680ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.569ns (routing 0.752ns, distribution 1.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.266     2.904    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/init_clk
    SLR Crossing[1->2]   
    SLICE_X355Y875       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y875       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.952 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=1, routed)           0.126     3.078    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]_0[0]
    SLICE_X356Y876       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.569     3.546    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/init_clk
    SLR Crossing[1->2]   
    SLICE_X356Y876       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
                         clock pessimism             -0.569     2.977    
    SLICE_X356Y876       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     3.033    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.063ns (58.333%)  route 0.045ns (41.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Net Delay (Source):      2.248ns (routing 0.680ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.752ns, distribution 1.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.248     2.886    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y645       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y645       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.934 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_rx_reg[7]/Q
                         net (fo=1, routed)           0.031     2.965    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/Q[3]
    SLICE_X357Y645       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     2.980 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_1/O
                         net (fo=1, routed)           0.014     2.994    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_3
    SLICE_X357Y645       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.583     3.560    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y645       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                         clock pessimism             -0.670     2.890    
    SLICE_X357Y645       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.946    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_all_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.094ns (63.087%)  route 0.055ns (36.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Net Delay (Source):      2.263ns (routing 0.680ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.752ns, distribution 1.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.263     2.901    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X355Y65        FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_all_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y65        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_all_reg[2]/Q
                         net (fo=4, routed)           0.039     2.989    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_onehot_sm_reset_all_reg_n_0_[2]
    SLICE_X355Y65        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     3.034 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.016     3.050    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    SLICE_X355Y65        FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.583     3.560    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X355Y65        FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.615     2.945    
    SLICE_X355Y65        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.001    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Net Delay (Source):      2.238ns (routing 0.680ns, distribution 1.558ns)
  Clock Net Delay (Destination): 2.568ns (routing 0.752ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.238     2.876    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X356Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y637       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.925 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/Q
                         net (fo=2, routed)           0.035     2.960    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[9]
    SLICE_X356Y637       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     2.975 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.012     2.987    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[9]
    SLICE_X356Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.568     3.545    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X356Y637       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.664     2.881    
    SLICE_X356Y637       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.937    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Net Delay (Source):      2.199ns (routing 0.680ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.514ns (routing 0.752ns, distribution 1.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.199     2.837    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X344Y202       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X344Y202       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.886 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r_reg[4]/Q
                         net (fo=6, routed)           0.035     2.921    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r[4]
    SLICE_X344Y202       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     2.936 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r[4]_i_1/O
                         net (fo=1, routed)           0.012     2.948    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r[4]_i_1_n_0
    SLICE_X344Y202       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.514     3.491    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/init_clk
    SLR Crossing[1->0]   
    SLICE_X344Y202       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r_reg[4]/C
                         clock pessimism             -0.649     2.842    
    SLICE_X344Y202       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.898    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cdr_reset_fsm_cntr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Net Delay (Source):      2.250ns (routing 0.680ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.556ns (routing 0.752ns, distribution 1.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.250     2.888    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X355Y74        FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y74        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.937 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/Q
                         net (fo=3, routed)           0.035     2.972    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[5]
    SLICE_X355Y74        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     2.987 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.012     2.999    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0__0[5]
    SLICE_X355Y74        FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.556     3.533    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->0]   
    SLICE_X355Y74        FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.640     2.893    
    SLICE_X355Y74        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.949    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             INIT_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK rise@0.000ns - INIT_CLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Net Delay (Source):      2.248ns (routing 0.680ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.752ns, distribution 1.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.248     2.886    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y645       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y645       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.935 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.035     2.970    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0
    SLICE_X357Y645       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.015     2.985 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_i_1/O
                         net (fo=1, routed)           0.012     2.997    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_i_1_n_0
    SLICE_X357Y645       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK rise edge)
                                                      0.000     0.000 r  
    BB26                                              0.000     0.000 r  CLK_78M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y156
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.537    inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BB26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.537 r  inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.946    inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.977 r  inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=1205, routed)        2.583     3.560    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLR Crossing[1->2]   
    SLICE_X357Y645       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/C
                         clock pessimism             -0.670     2.890    
    SLICE_X357Y645       FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.946    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         INIT_CLK
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { CLK_78M_CLK_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.114ns (2.030%)  route 5.501ns (97.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 9.910 - 6.400 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.317ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.510ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.534ns (routing 1.167ns, distribution 2.367ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.065ns, distribution 2.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.534     3.931    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X352Y204       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y204       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.045 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.501     9.546    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.181     9.910    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[0]/C
                         clock pessimism              0.170    10.080    
                         inter-SLR compensation      -0.317     9.763    
                         clock uncertainty           -0.035     9.727    
    SLICE_X352Y537       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     9.644    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.114ns (2.030%)  route 5.501ns (97.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 9.910 - 6.400 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.317ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.510ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.534ns (routing 1.167ns, distribution 2.367ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.065ns, distribution 2.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.534     3.931    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X352Y204       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y204       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.045 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.501     9.546    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.181     9.910    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[1]/C
                         clock pessimism              0.170    10.080    
                         inter-SLR compensation      -0.317     9.763    
                         clock uncertainty           -0.035     9.727    
    SLICE_X352Y537       FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083     9.644    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.114ns (2.030%)  route 5.501ns (97.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 9.910 - 6.400 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.317ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.510ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.534ns (routing 1.167ns, distribution 2.367ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.065ns, distribution 2.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.534     3.931    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X352Y204       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y204       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.045 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.501     9.546    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.181     9.910    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[2]/C
                         clock pessimism              0.170    10.080    
                         inter-SLR compensation      -0.317     9.763    
                         clock uncertainty           -0.035     9.727    
    SLICE_X352Y537       FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.083     9.644    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.114ns (2.030%)  route 5.501ns (97.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 9.910 - 6.400 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.317ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.510ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.534ns (routing 1.167ns, distribution 2.367ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.065ns, distribution 2.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.534     3.931    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X352Y204       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y204       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.045 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.501     9.546    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.181     9.910    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[3]/C
                         clock pessimism              0.170    10.080    
                         inter-SLR compensation      -0.317     9.763    
                         clock uncertainty           -0.035     9.727    
    SLICE_X352Y537       FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.083     9.644    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.114ns (2.030%)  route 5.501ns (97.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 9.910 - 6.400 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.317ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.510ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.534ns (routing 1.167ns, distribution 2.367ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.065ns, distribution 2.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.534     3.931    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X352Y204       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y204       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.045 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.501     9.546    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]_0[0]
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.181     9.910    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X352Y537       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]/C
                         clock pessimism              0.170    10.080    
                         inter-SLR compensation      -0.317     9.763    
                         clock uncertainty           -0.035     9.727    
    SLICE_X352Y537       FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.083     9.644    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_extend_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.443ns (8.243%)  route 4.931ns (91.757%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 9.800 - 6.400 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.301ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.400ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.560ns (routing 1.167ns, distribution 2.393ns)
  Clock Net Delay (Destination): 3.071ns (routing 1.065ns, distribution 2.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.560     3.957    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X347Y381       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X347Y381       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.071 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[28]/Q
                         net (fo=2, routed)           2.092     6.163    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X338Y473       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     6.234 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.208     6.442    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/i_2/O_n
    SLICE_X338Y472       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     6.629 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           2.604     9.233    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/CC_detect_dlyd1_i_2__3_n_0
    SLR Crossing[1->2]   
    SLICE_X333Y601       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     9.304 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/wdth_conv_1stage[38]_i_1__3/O
                         net (fo=1, routed)           0.027     9.331    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/D[0]
    SLICE_X333Y601       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.071     9.800    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X333Y601       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage_reg[38]/C
                         clock pessimism              0.170     9.970    
                         inter-SLR compensation      -0.301     9.669    
                         clock uncertainty           -0.035     9.634    
    SLICE_X333Y601       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.693    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage_reg[38]
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/CC_detect_dlyd1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 0.487ns (8.977%)  route 4.938ns (91.023%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 9.882 - 6.400 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.313ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.482ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.560ns (routing 1.167ns, distribution 2.393ns)
  Clock Net Delay (Destination): 3.153ns (routing 1.065ns, distribution 2.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.560     3.957    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X347Y381       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X347Y381       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.071 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[28]/Q
                         net (fo=2, routed)           2.092     6.163    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X338Y473       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     6.234 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.208     6.442    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/i_2/O_n
    SLICE_X338Y472       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     6.629 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           2.432     9.061    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/CC_detect_dlyd1_i_2__3_n_0
    SLR Crossing[1->2]   
    SLICE_X340Y601       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     9.176 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/CC_detect_dlyd1_i_1__3/O
                         net (fo=2, routed)           0.206     9.382    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/CC_detect
    SLICE_X340Y600       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/CC_detect_dlyd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.153     9.882    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X340Y600       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/CC_detect_dlyd1_reg/C
                         clock pessimism              0.170    10.052    
                         inter-SLR compensation      -0.313     9.739    
                         clock uncertainty           -0.035     9.703    
    SLICE_X340Y600       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     9.763    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/CC_detect_dlyd1_reg
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.114ns (2.153%)  route 5.181ns (97.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 9.899 - 6.400 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.316ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.499ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.534ns (routing 1.167ns, distribution 2.367ns)
  Clock Net Delay (Destination): 3.170ns (routing 1.065ns, distribution 2.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.534     3.931    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/rxusrclk_out
    SLICE_X352Y204       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y204       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.045 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/new_gtx_rx_pcsreset_comb_reg/Q
                         net (fo=54, routed)          5.181     9.226    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg1_design_1_aurora_64b66b_1_0_cdc_to_reg[0]
    SLR Crossing[0->1]   
    SLICE_X353Y497       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.170     9.899    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X353Y497       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
                         clock pessimism              0.170    10.069    
                         inter-SLR compensation      -0.316     9.753    
                         clock uncertainty           -0.035     9.718    
    SLICE_X353Y497       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     9.635    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.635    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/unscrambled_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/CB_detect_dlyd0p5_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.491ns (9.296%)  route 4.791ns (90.704%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 9.800 - 6.400 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.301ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.400ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.551ns (routing 1.167ns, distribution 2.384ns)
  Clock Net Delay (Destination): 3.071ns (routing 1.065ns, distribution 2.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.551     3.948    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X351Y391       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/unscrambled_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y391       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.062 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/unscrambled_data_i_reg[30]/Q
                         net (fo=2, routed)           1.176     5.238    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/UNSCRAMBLED_DATA_OUT[30]
    SLICE_X343Y420       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     5.353 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.381     5.734    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/i_1/O_n
    SLICE_X342Y421       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     5.925 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           3.208     9.133    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/CC_detect_dlyd1_i_2__4_n_0
    SLR Crossing[1->2]   
    SLICE_X332Y606       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     9.204 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/CB_detect_dlyd0p5_i_1__4/O
                         net (fo=1, routed)           0.026     9.230    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/CB_detect0
    SLICE_X332Y606       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/CB_detect_dlyd0p5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.071     9.800    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X332Y606       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/CB_detect_dlyd0p5_reg/C
                         clock pessimism              0.170     9.970    
                         inter-SLR compensation      -0.301     9.669    
                         clock uncertainty           -0.035     9.634    
    SLICE_X332Y606       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     9.694    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/CB_detect_dlyd0p5_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/unscrambled_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_1stage_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.608ns (11.520%)  route 4.670ns (88.480%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 9.800 - 6.400 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.301ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.400ns
    Common Clock Delay      (CCD):    1.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.551ns (routing 1.167ns, distribution 2.384ns)
  Clock Net Delay (Destination): 3.071ns (routing 1.065ns, distribution 2.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.551     3.948    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[0->1]   
    SLICE_X351Y391       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/unscrambled_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y391       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.062 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/unscrambled_data_i_reg[30]/Q
                         net (fo=2, routed)           1.176     5.238    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/UNSCRAMBLED_DATA_OUT[30]
    SLICE_X343Y420       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     5.353 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.381     5.734    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/i_1/O_n
    SLICE_X342Y421       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     5.925 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           3.086     9.011    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/CC_detect_dlyd1_i_2__4_n_0
    SLR Crossing[1->2]   
    SLICE_X332Y603       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     9.199 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/descrambler_64b66b_gtx0_lane5_i/wdth_conv_1stage[38]_i_1__4/O
                         net (fo=1, routed)           0.027     9.226    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/D[0]
    SLICE_X332Y603       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_1stage_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.071     9.800    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X332Y603       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_1stage_reg[38]/C
                         clock pessimism              0.170     9.970    
                         inter-SLR compensation      -0.301     9.669    
                         clock uncertainty           -0.035     9.634    
    SLICE_X332Y603       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     9.694    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_1stage_reg[38]
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[50]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.647ns (routing 0.595ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.667ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.647     1.765    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X341Y610       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y610       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.813 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[18]/Q
                         net (fo=2, routed)           0.106     1.919    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[50]
    RAMB36_X11Y122       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[50]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.948     2.113    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X11Y122       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.253     1.860    
    RAMB36_X11Y122       FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[50])
                                                      0.029     1.889    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[49]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.588ns (routing 0.595ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.667ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.588     1.706    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X332Y606       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y606       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.755 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[17]/Q
                         net (fo=2, routed)           0.165     1.920    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[49]
    RAMB36_X10Y121       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[49]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.904     2.069    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X10Y121       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.210     1.859    
    RAMB36_X10Y121       FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[49])
                                                      0.029     1.888    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[63]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.546ns (routing 0.595ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.667ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.546     1.664    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X302Y610       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y610       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.713 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[31]/Q
                         net (fo=2, routed)           0.127     1.840    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[63]
    RAMB36_X9Y122        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[63]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.856     2.021    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X9Y122        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.242     1.779    
    RAMB36_X9Y122        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[63])
                                                      0.029     1.808    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.572ns (routing 0.595ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.667ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.572     1.690    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X323Y605       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X323Y605       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.738 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag_reg[1]/Q
                         net (fo=7, routed)           0.078     1.816    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag_reg__0[1]
    SLICE_X322Y605       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     1.846 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag[4]_i_2__1/O
                         net (fo=1, routed)           0.016     1.862    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/p_0_in__0__0[4]
    SLICE_X322Y605       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.819     1.984    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X322Y605       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag_reg[4]/C
                         clock pessimism             -0.210     1.774    
    SLICE_X322Y605       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.830    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wr_monitor_flag_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[60]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.048ns (22.326%)  route 0.167ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.588ns (routing 0.595ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.667ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.588     1.706    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X332Y606       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y606       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.754 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[28]/Q
                         net (fo=2, routed)           0.167     1.921    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[60]
    RAMB36_X10Y121       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[60]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.904     2.069    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X10Y121       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.210     1.859    
    RAMB36_X10Y121       FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[60])
                                                      0.029     1.888    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_3stage_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[43]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.548ns (routing 0.595ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.667ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.548     1.666    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X302Y609       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_3stage_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y609       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.715 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_3stage_reg[11]/Q
                         net (fo=1, routed)           0.129     1.844    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[43]
    RAMB36_X9Y121        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[43]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.859     2.024    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X9Y121        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.242     1.782    
    RAMB36_X9Y121        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[43])
                                                      0.029     1.811    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[59]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.546ns (routing 0.595ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.667ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.546     1.664    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X302Y614       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y614       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.712 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[27]/Q
                         net (fo=2, routed)           0.129     1.841    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[59]
    RAMB36_X9Y122        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[59]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.856     2.021    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X9Y122        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.242     1.779    
    RAMB36_X9Y122        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[59])
                                                      0.029     1.808    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[62]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.542ns (routing 0.595ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.667ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.542     1.660    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X302Y611       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y611       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.708 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[30]/Q
                         net (fo=2, routed)           0.133     1.841    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[62]
    RAMB36_X9Y122        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[62]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.856     2.021    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X9Y122        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.242     1.779    
    RAMB36_X9Y122        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[62])
                                                      0.029     1.808    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[35]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.624ns (routing 0.595ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.667ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.624     1.742    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X340Y613       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y613       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.791 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[3]/Q
                         net (fo=1, routed)           0.163     1.954    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[35]
    RAMB36_X11Y122       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[35]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.948     2.113    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X11Y122       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.222     1.891    
    RAMB36_X11Y122       FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[35])
                                                      0.029     1.920    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[45]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.589ns (routing 0.595ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.667ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.589     1.707    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLR Crossing[0->2]   
    SLICE_X333Y609       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X333Y609       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.755 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[13]/Q
                         net (fo=1, routed)           0.131     1.886    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[45]
    RAMB36_X10Y121       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[45]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.904     2.069    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    SLR Crossing[0->2]   
    RAMB36_X10Y121       FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.246     1.823    
    RAMB36_X10Y121       FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[45])
                                                      0.029     1.852    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         6.400       5.021      BUFG_GT_X0Y62        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         6.400       5.021      BUFG_GT_X0Y68        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.400       0.116      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.400       0.116      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.399       0.117      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.399       0.117      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.396       0.120      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.396       0.120      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.395       0.121      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.395       0.121      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.270       0.250      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.269       0.251      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_1_user_clk_out
  To Clock:  aurora_64b66b_1_user_clk_out

Setup :            3  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation       -0.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][363]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        12.079ns  (logic 0.347ns (2.873%)  route 11.732ns (97.127%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 16.353 - 12.800 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.111ns (routing 0.395ns, distribution 3.716ns)
  Clock Net Delay (Destination): 3.224ns (routing 0.355ns, distribution 2.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.111     4.508    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y759       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y759       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.625 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=15972, routed)       2.664     7.289    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X304Y689       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     7.404 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3/O
                         net (fo=193, routed)         2.240     9.644    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3_n_0
    SLICE_X247Y731       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     9.759 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1/O
                         net (fo=578, routed)         6.828    16.587    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1_n_0
    SLICE_X354Y849       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][363]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.224    16.353    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X354Y849       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][363]/C
                         clock pessimism              0.245    16.598    
                         clock uncertainty           -0.035    16.563    
    SLICE_X354Y849       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    16.516    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][363]
  -------------------------------------------------------------------
                         required time                         16.516    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][365]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        12.048ns  (logic 0.347ns (2.880%)  route 11.701ns (97.120%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 16.323 - 12.800 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.111ns (routing 0.395ns, distribution 3.716ns)
  Clock Net Delay (Destination): 3.194ns (routing 0.355ns, distribution 2.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.111     4.508    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y759       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y759       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.625 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=15972, routed)       2.664     7.289    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X304Y689       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     7.404 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3/O
                         net (fo=193, routed)         2.240     9.644    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3_n_0
    SLICE_X247Y731       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     9.759 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1/O
                         net (fo=578, routed)         6.797    16.556    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1_n_0
    SLICE_X341Y873       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][365]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.194    16.323    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X341Y873       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][365]/C
                         clock pessimism              0.245    16.568    
                         clock uncertainty           -0.035    16.533    
    SLICE_X341Y873       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    16.486    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][365]
  -------------------------------------------------------------------
                         required time                         16.486    
                         arrival time                         -16.556    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][344]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 0.347ns (2.889%)  route 11.665ns (97.111%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 16.338 - 12.800 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.111ns (routing 0.395ns, distribution 3.716ns)
  Clock Net Delay (Destination): 3.209ns (routing 0.355ns, distribution 2.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.111     4.508    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y759       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y759       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.625 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=15972, routed)       2.664     7.289    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X304Y689       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     7.404 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3/O
                         net (fo=193, routed)         2.240     9.644    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3_n_0
    SLICE_X247Y731       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     9.759 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1/O
                         net (fo=578, routed)         6.761    16.520    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1_n_0
    SLICE_X335Y881       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][344]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.209    16.338    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X335Y881       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][344]/C
                         clock pessimism              0.245    16.583    
                         clock uncertainty           -0.035    16.548    
    SLICE_X335Y881       FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    16.501    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][344]
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                         -16.520    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[2][54]_bret/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 0.304ns (2.362%)  route 12.565ns (97.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 17.126 - 12.800 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.112ns (routing 0.395ns, distribution 3.717ns)
  Clock Net Delay (Destination): 3.997ns (routing 0.355ns, distribution 3.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.112     4.509    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y788       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y788       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.626 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[0]/Q
                         net (fo=10210, routed)       5.349     9.975    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[0]
    SLICE_X329Y669       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187    10.162 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[2][128]_bret_i_1/O
                         net (fo=193, routed)         7.216    17.378    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[2][128]_bret_i_1_n_0
    SLICE_X187Y698       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[2][54]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.997    17.126    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X187Y698       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[2][54]_bret/C
                         clock pessimism              0.230    17.356    
                         clock uncertainty           -0.035    17.321    
    SLICE_X187Y698       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    17.381    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[2][54]_bret
  -------------------------------------------------------------------
                         required time                         17.381    
                         arrival time                         -17.378    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][379]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.969ns  (logic 0.347ns (2.899%)  route 11.622ns (97.101%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.541ns = ( 16.341 - 12.800 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.111ns (routing 0.395ns, distribution 3.716ns)
  Clock Net Delay (Destination): 3.212ns (routing 0.355ns, distribution 2.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.111     4.508    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y759       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y759       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.625 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=15972, routed)       2.664     7.289    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X304Y689       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     7.404 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3/O
                         net (fo=193, routed)         2.240     9.644    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3_n_0
    SLICE_X247Y731       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     9.759 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1/O
                         net (fo=578, routed)         6.718    16.477    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1_n_0
    SLICE_X336Y874       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][379]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.212    16.341    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X336Y874       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][379]/C
                         clock pessimism              0.245    16.586    
                         clock uncertainty           -0.035    16.551    
    SLICE_X336Y874       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    16.504    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][379]
  -------------------------------------------------------------------
                         required time                         16.504    
                         arrival time                         -16.477    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][313]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        12.178ns  (logic 0.347ns (2.849%)  route 11.831ns (97.151%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 16.575 - 12.800 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.111ns (routing 0.395ns, distribution 3.716ns)
  Clock Net Delay (Destination): 3.446ns (routing 0.355ns, distribution 3.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.111     4.508    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y759       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y759       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.625 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=15972, routed)       2.664     7.289    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X304Y689       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     7.404 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3/O
                         net (fo=193, routed)         2.240     9.644    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3_n_0
    SLICE_X247Y731       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     9.759 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1/O
                         net (fo=578, routed)         6.927    16.686    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1_n_0
    SLICE_X299Y896       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][313]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.446    16.575    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X299Y896       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][313]/C
                         clock pessimism              0.245    16.820    
                         clock uncertainty           -0.035    16.785    
    SLICE_X299Y896       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    16.738    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][313]
  -------------------------------------------------------------------
                         required time                         16.738    
                         arrival time                         -16.686    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_rep/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[19][398]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.991ns  (logic 0.332ns (2.769%)  route 11.659ns (97.231%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 16.354 - 12.800 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.134ns (routing 0.395ns, distribution 3.739ns)
  Clock Net Delay (Destination): 3.225ns (routing 0.355ns, distribution 2.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.134     4.531    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X268Y754       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X268Y754       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.649 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_rep/Q
                         net (fo=152, routed)         5.398    10.047    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_rep_n_0
    SLICE_X328Y688       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173    10.220 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[19][577]_i_3/O
                         net (fo=193, routed)         6.234    16.454    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[19][577]_i_3_n_0
    SLICE_X347Y819       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041    16.495 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[19][398]_i_1/O
                         net (fo=1, routed)           0.027    16.522    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[19][398]_i_1_n_0
    SLICE_X347Y819       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[19][398]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.225    16.354    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X347Y819       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[19][398]/C
                         clock pessimism              0.245    16.599    
                         clock uncertainty           -0.035    16.564    
    SLICE_X347Y819       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    16.623    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2_reg[19][398]
  -------------------------------------------------------------------
                         required time                         16.623    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][311]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 0.347ns (2.867%)  route 11.757ns (97.133%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns = ( 16.559 - 12.800 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.111ns (routing 0.395ns, distribution 3.716ns)
  Clock Net Delay (Destination): 3.430ns (routing 0.355ns, distribution 3.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.111     4.508    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y759       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y759       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.625 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=15972, routed)       2.664     7.289    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X304Y689       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     7.404 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3/O
                         net (fo=193, routed)         2.240     9.644    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3_n_0
    SLICE_X247Y731       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     9.759 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1/O
                         net (fo=578, routed)         6.853    16.612    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1_n_0
    SLICE_X302Y895       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][311]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.430    16.559    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X302Y895       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][311]/C
                         clock pessimism              0.245    16.804    
                         clock uncertainty           -0.035    16.769    
    SLICE_X302Y895       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    16.722    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][311]
  -------------------------------------------------------------------
                         required time                         16.722    
                         arrival time                         -16.612    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][358]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 0.347ns (2.930%)  route 11.497ns (97.070%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 16.329 - 12.800 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.111ns (routing 0.395ns, distribution 3.716ns)
  Clock Net Delay (Destination): 3.200ns (routing 0.355ns, distribution 2.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.111     4.508    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y759       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y759       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.625 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=15972, routed)       2.664     7.289    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X304Y689       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     7.404 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3/O
                         net (fo=193, routed)         2.240     9.644    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3_n_0
    SLICE_X247Y731       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     9.759 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1/O
                         net (fo=578, routed)         6.593    16.352    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1_n_0
    SLICE_X341Y867       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][358]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.200    16.329    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X341Y867       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][358]/C
                         clock pessimism              0.245    16.574    
                         clock uncertainty           -0.035    16.539    
    SLICE_X341Y867       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    16.492    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][358]
  -------------------------------------------------------------------
                         required time                         16.492    
                         arrival time                         -16.352    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][346]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        12.029ns  (logic 0.347ns (2.885%)  route 11.682ns (97.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.719ns = ( 16.519 - 12.800 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.111ns (routing 0.395ns, distribution 3.716ns)
  Clock Net Delay (Destination): 3.390ns (routing 0.355ns, distribution 3.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      4.111     4.508    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X287Y759       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X287Y759       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.625 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[4]/Q
                         net (fo=15972, routed)       2.664     7.289    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[4]
    SLICE_X304Y689       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     7.404 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3/O
                         net (fo=193, routed)         2.240     9.644    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_3_n_0
    SLICE_X247Y731       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     9.759 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1/O
                         net (fo=578, routed)         6.778    16.537    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][577]_i_1_n_0
    SLICE_X326Y836       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][346]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.390    16.519    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X326Y836       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][346]/C
                         clock pessimism              0.245    16.764    
                         clock uncertainty           -0.035    16.729    
    SLICE_X326Y836       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    16.682    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][346]
  -------------------------------------------------------------------
                         required time                         16.682    
                         arrival time                         -16.537    
  -------------------------------------------------------------------
                         slack                                  0.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/txseq_counter_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXSEQUENCE[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.049ns (14.848%)  route 0.281ns (85.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      1.222ns (routing 0.206ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.238ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.222     1.340    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/stg5_reg
    SLICE_X358Y195       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/txseq_counter_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y195       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.389 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/txseq_counter_i_reg[0]/Q
                         net (fo=17, routed)          0.281     1.670    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txsequence_in[0]
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXSEQUENCE[0]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.364     1.529    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.079     1.450    
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXSEQUENCE[0])
                                                      0.190     1.640    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__581/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.064ns (34.783%)  route 0.120ns (65.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      1.466ns (routing 0.206ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.238ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.466     1.584    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X333Y329       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__581/C
  -------------------------------------------------------------------    -------------------
    SLICE_X333Y329       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.633 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__581/Q
                         net (fo=1, routed)           0.104     1.737    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__581_n_0
    SLICE_X332Y329       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.752 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[247]_INST_0/O
                         net (fo=1, routed)           0.016     1.768    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/s_axi_tx_tdata[264]
    SLICE_X332Y329       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.755     1.920    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V_reg[0]_0
    SLR Crossing[0->1]   
    SLICE_X332Y329       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[240]/C
                         clock pessimism             -0.238     1.682    
    SLICE_X332Y329       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.738    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[499]_bret__0/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.512ns (routing 0.206ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.238ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.512     1.630    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->1]   
    SLICE_X318Y335       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[499]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X318Y335       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.679 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[499]_bret__0/Q
                         net (fo=1, routed)           0.067     1.746    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[499]_bret__0_n_0
    SLICE_X318Y334       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     1.761 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[499]_INST_0/O
                         net (fo=1, routed)           0.016     1.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/s_axi_tx_tdata[12]
    SLICE_X318Y334       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.802     1.967    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V_reg[0]_0
    SLR Crossing[0->1]   
    SLICE_X318Y334       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[500]/C
                         clock pessimism             -0.276     1.691    
    SLICE_X318Y334       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.747    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_reg[500]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_DATA_REG_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.731ns (routing 0.206ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.238ns, distribution 1.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.731     1.849    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/remote_rdy_cntr_reg[0]_0
    SLR Crossing[0->2]   
    SLICE_X314Y618       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_DATA_REG_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X314Y618       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.897 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_DATA_REG_reg[46]/Q
                         net (fo=1, routed)           0.132     2.029    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/rxdata_s[22]
    SLICE_X316Y619       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      2.018     2.183    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/remote_rdy_cntr_reg[0]_0
    SLR Crossing[0->2]   
    SLICE_X316Y619       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[41]/C
                         clock pessimism             -0.241     1.942    
    SLICE_X316Y619       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.998    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_2_i/sym_dec_i/RX_PE_DATA_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[342].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.104ns (24.645%)  route 0.318ns (75.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      3.468ns (routing 0.355ns, distribution 3.113ns)
  Clock Net Delay (Destination): 3.892ns (routing 0.395ns, distribution 3.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.468     3.797    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_2_i/sym_dec_i/remote_rdy_cntr_reg[0]_0
    SLR Crossing[0->2]   
    SLICE_X312Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_2_i/sym_dec_i/RX_PE_DATA_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X312Y608       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.901 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_2_i/sym_dec_i/RX_PE_DATA_reg[49]/Q
                         net (fo=1, routed)           0.318     4.219    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[177]
    SLICE_X315Y610       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[342].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.892     4.289    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[0->2]   
    SLICE_X315Y610       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[342].SRLC32E_inst/CLK
                         clock pessimism             -0.346     3.943    
    SLICE_X315Y610       SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.244     4.187    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[342].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -4.187    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[224].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.103ns (24.582%)  route 0.316ns (75.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      3.448ns (routing 0.355ns, distribution 3.093ns)
  Clock Net Delay (Destination): 3.869ns (routing 0.395ns, distribution 3.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.448     3.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/remote_rdy_cntr_reg[0]_0
    SLR Crossing[0->2]   
    SLICE_X317Y618       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X317Y618       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.880 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[39]/Q
                         net (fo=1, routed)           0.316     4.196    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[295]
    SLICE_X321Y624       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[224].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.869     4.266    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[0->2]   
    SLICE_X321Y624       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[224].SRLC32E_inst/CLK
                         clock pessimism             -0.346     3.920    
    SLICE_X321Y624       SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.244     4.164    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[224].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      1.739ns (routing 0.206ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.238ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.739     1.857    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[0->2]   
    SLICE_X310Y614       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X310Y614       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.905 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[197]/Q
                         net (fo=1, routed)           0.097     2.002    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/RX_TDATA[194]
    SLICE_X310Y616       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      2.028     2.193    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X310Y616       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[194]/C
                         clock pessimism             -0.280     1.913    
    SLICE_X310Y616       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.969    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[271]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[264]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      1.737ns (routing 0.206ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.025ns (routing 0.238ns, distribution 1.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.737     1.855    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[0->2]   
    SLICE_X310Y617       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[271]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X310Y617       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.904 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[271]/Q
                         net (fo=1, routed)           0.095     1.999    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/RX_TDATA[264]
    SLICE_X310Y616       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[264]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      2.025     2.190    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLR Crossing[0->2]   
    SLICE_X310Y616       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[264]/C
                         clock pessimism             -0.280     1.910    
    SLICE_X310Y616       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.966    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[264]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_DATA_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.741ns (routing 0.206ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.027ns (routing 0.238ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.741     1.859    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLR Crossing[0->2]   
    SLICE_X304Y611       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_DATA_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X304Y611       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.907 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_DATA_REG_reg[6]/Q
                         net (fo=1, routed)           0.134     2.041    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/rxdata_s[62]
    SLICE_X306Y612       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      2.027     2.192    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLR Crossing[0->2]   
    SLICE_X306Y612       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[1]/C
                         clock pessimism             -0.241     1.951    
    SLICE_X306Y612       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.007    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[418].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.104ns (19.476%)  route 0.430ns (80.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      3.262ns (routing 0.355ns, distribution 2.907ns)
  Clock Net Delay (Destination): 3.790ns (routing 0.395ns, distribution 3.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.262     3.591    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_1_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLR Crossing[0->2]   
    SLICE_X335Y615       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X335Y615       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104     3.695 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/aurora_lane_1_i/sym_dec_i/RX_PE_DATA_reg[37]/Q
                         net (fo=1, routed)           0.430     4.125    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[101]
    SLICE_X334Y625       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[418].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.790     4.187    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLR Crossing[0->2]   
    SLICE_X334Y625       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[418].SRLC32E_inst/CLK
                         clock pessimism             -0.340     3.847    
    SLICE_X334Y625       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.244     4.091    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[418].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -4.091    
                         arrival time                           4.125    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_64b66b_1_user_clk_out
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X9Y121        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X9Y122        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X9Y123        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X10Y121       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X10Y124       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X10Y123       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X11Y122       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X10Y122       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     SRLC32E/CLK              n/a                     1.116         12.800      11.684     SLICE_X309Y606       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_0/CLK
Min Period        n/a     SRLC32E/CLK              n/a                     1.116         12.800      11.684     SLICE_X309Y609       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y123        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y121        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y122        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y122        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y121       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y121       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y124       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y123       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y122       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y121        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y122        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y123        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y124       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y123       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X11Y122       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y122       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y122        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X10Y121       inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y121        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X9Y121        inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.392       0.183      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.392       0.183      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.391       0.184      GTHE3_CHANNEL_X0Y14  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.391       0.184      GTHE3_CHANNEL_X0Y13  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.390       0.185      GTHE3_CHANNEL_X0Y11  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.390       0.185      GTHE3_CHANNEL_X0Y8   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.389       0.186      GTHE3_CHANNEL_X0Y10  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.389       0.186      GTHE3_CHANNEL_X0Y9   inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.271       0.643      GTHE3_CHANNEL_X0Y12  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.270       0.644      GTHE3_CHANNEL_X0Y15  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.577ns (12.955%)  route 3.877ns (87.045%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 9.290 - 6.400 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.378ns (routing 1.251ns, distribution 2.127ns)
  Clock Net Delay (Destination): 2.561ns (routing 1.144ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.378     3.775    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/rxusrclk_out
    SLICE_X340Y806       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y806       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.889 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/unscrambled_data_i_reg[31]/Q
                         net (fo=2, routed)           1.750     5.639    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/UNSCRAMBLED_DATA_OUT[31]
    SLICE_X287Y807       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     5.814 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.065     5.879    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/i_1/O_n
    SLICE_X287Y807       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     5.995 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           0.227     6.222    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/CC_detect_dlyd1_i_2__6_n_0
    SLICE_X286Y809       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     6.394 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane7_i/CC_detect_dlyd1_i_1__6/O
                         net (fo=2, routed)           1.835     8.229    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/CC_detect
    SLICE_X296Y870       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.561     9.290    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/rxusrclk_out
    SLICE_X296Y870       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_reg/C
                         clock pessimism              0.175     9.465    
                         clock uncertainty           -0.035     9.430    
    SLICE_X296Y870       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     9.489    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/valid_btf_detect_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.114ns (2.890%)  route 3.830ns (97.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 9.279 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.144ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.830     7.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[11]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.550     9.279    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[11]/C
                         clock pessimism              0.175     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X264Y748       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.335    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[11]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.114ns (2.890%)  route 3.830ns (97.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 9.279 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.144ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.830     7.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[28]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.550     9.279    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[28]/C
                         clock pessimism              0.175     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X264Y748       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     9.335    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.114ns (2.890%)  route 3.830ns (97.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 9.279 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.144ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.830     7.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[29]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.550     9.279    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[29]/C
                         clock pessimism              0.175     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X264Y748       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     9.335    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.114ns (2.890%)  route 3.830ns (97.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 9.279 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.144ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.830     7.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[30]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.550     9.279    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[30]/C
                         clock pessimism              0.175     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X264Y748       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     9.335    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/unscrambled_data_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.114ns (2.890%)  route 3.830ns (97.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 9.279 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.144ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.830     7.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[18]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.550     9.279    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[18]/C
                         clock pessimism              0.175     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X264Y748       FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.082     9.337    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[18]
  -------------------------------------------------------------------
                         required time                          9.337    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.114ns (2.890%)  route 3.830ns (97.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 9.279 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.144ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.830     7.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[24]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.550     9.279    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[24]/C
                         clock pessimism              0.175     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X264Y748       FDSE (Setup_BFF2_SLICEL_C_S)
                                                     -0.082     9.337    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[24]
  -------------------------------------------------------------------
                         required time                          9.337    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[50]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.114ns (2.890%)  route 3.830ns (97.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 9.279 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.144ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.830     7.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[50]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.550     9.279    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[50]/C
                         clock pessimism              0.175     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X264Y748       FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.082     9.337    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[50]
  -------------------------------------------------------------------
                         required time                          9.337    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[56]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.114ns (2.890%)  route 3.830ns (97.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 9.279 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.144ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.830     7.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[56]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.550     9.279    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[56]/C
                         clock pessimism              0.175     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X264Y748       FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.082     9.337    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[56]
  -------------------------------------------------------------------
                         required time                          9.337    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.114ns (2.898%)  route 3.820ns (97.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 9.277 - 6.400 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.251ns, distribution 2.185ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.144ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.436     3.833    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxusrclk_out
    SLICE_X352Y819       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.947 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_lane1_q_reg/Q
                         net (fo=91, routed)          3.820     7.767    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/in0
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[11]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        2.548     9.277    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/rxusrclk_out
    SLICE_X264Y748       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[11]/C
                         clock pessimism              0.175     9.452    
                         clock uncertainty           -0.035     9.417    
    SLICE_X264Y748       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     9.334    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane1_i/descrambler_reg[11]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  1.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.048ns (24.121%)  route 0.151ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.365ns (routing 0.655ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.733ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.365     1.483    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/rxusrclk_out
    SLICE_X240Y810       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.531 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3_reg/Q
                         net (fo=1, routed)           0.151     1.682    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg3
    SLICE_X240Y812       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.603     1.768    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/rxusrclk_out
    SLICE_X240Y812       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5/CLK
                         clock pessimism             -0.236     1.532    
    SLICE_X240Y812       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.652    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DINP[0]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.320ns (routing 0.655ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.733ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.320     1.438    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLICE_X260Y825       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y825       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.486 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[32]/Q
                         net (fo=1, routed)           0.144     1.630    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[64]
    RAMB36_X8Y165        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.603     1.768    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X8Y165        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.197     1.571    
    RAMB36_X8Y165        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[0])
                                                      0.029     1.600    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.079ns (47.879%)  route 0.086ns (52.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.542ns (routing 0.655ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.733ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.542     1.660    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLICE_X317Y818       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X317Y818       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.709 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[41]/Q
                         net (fo=1, routed)           0.070     1.779    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg_n_0_[41]
    SLICE_X316Y818       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.809 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i[15]_i_1__3/O
                         net (fo=1, routed)           0.016     1.825    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/tempData[16]
    SLICE_X316Y818       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.790     1.955    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLICE_X316Y818       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[15]/C
                         clock pessimism             -0.216     1.739    
    SLICE_X316Y818       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.795    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[32]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.063ns (39.873%)  route 0.095ns (60.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.542ns (routing 0.655ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.733ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.542     1.660    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLICE_X316Y817       FDSE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X316Y817       FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.708 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/descrambler_reg[32]/Q
                         net (fo=2, routed)           0.079     1.787    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/p_84_in
    SLICE_X314Y817       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.802 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i[25]_i_1__3/O
                         net (fo=1, routed)           0.016     1.818    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/tempData[6]
    SLICE_X314Y817       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.783     1.948    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/rxusrclk_out
    SLICE_X314Y817       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[25]/C
                         clock pessimism             -0.216     1.732    
    SLICE_X314Y817       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.788    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_lane4_i/unscrambled_data_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_3stage_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[38]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.314ns (routing 0.655ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.733ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.314     1.432    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/rxusrclk_out
    SLICE_X259Y820       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_3stage_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y820       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.480 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_3stage_reg[6]/Q
                         net (fo=1, routed)           0.133     1.613    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[38]
    RAMB36_X8Y164        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[38]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.616     1.781    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X8Y164        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.228     1.553    
    RAMB36_X8Y164        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[38])
                                                      0.029     1.582    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/wdth_conv_3stage_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[50]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.326ns (routing 0.655ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.733ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.326     1.444    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/rxusrclk_out
    SLICE_X260Y795       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/wdth_conv_3stage_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y795       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.493 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/wdth_conv_3stage_reg[18]/Q
                         net (fo=2, routed)           0.144     1.637    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[50]
    RAMB36_X8Y159        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[50]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.609     1.774    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X8Y159        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.197     1.577    
    RAMB36_X8Y159        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[50])
                                                      0.029     1.606    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[35]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.322ns (routing 0.655ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.733ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.322     1.440    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLICE_X260Y828       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X260Y828       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.489 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_3stage_reg[3]/Q
                         net (fo=1, routed)           0.142     1.631    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[35]
    RAMB36_X8Y165        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[35]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.603     1.768    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X8Y165        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.197     1.571    
    RAMB36_X8Y165        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[35])
                                                      0.029     1.600    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_2stage_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[21]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.320ns (routing 0.655ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.733ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.320     1.438    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/rxusrclk_out
    SLICE_X263Y826       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_2stage_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X263Y826       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.486 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/wdth_conv_2stage_reg[21]/Q
                         net (fo=2, routed)           0.145     1.631    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[21]
    RAMB36_X8Y165        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.603     1.768    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X8Y165        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.197     1.571    
    RAMB36_X8Y165        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[21])
                                                      0.029     1.600    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[36]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.049ns (32.026%)  route 0.104ns (67.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.329ns (routing 0.655ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.733ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.329     1.447    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/rxusrclk_out
    SLICE_X259Y800       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y800       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.496 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/wdth_conv_3stage_reg[4]/Q
                         net (fo=1, routed)           0.104     1.600    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[36]
    RAMB36_X8Y160        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[36]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.604     1.769    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X8Y160        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.229     1.540    
    RAMB36_X8Y160        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[36])
                                                      0.029     1.569    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_3stage_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[50]
                            (rising edge-triggered cell FIFO36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.049ns (31.410%)  route 0.107ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.335ns (routing 0.655ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.733ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.335     1.453    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/rxusrclk_out
    SLICE_X259Y790       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_3stage_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X259Y790       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.502 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/wdth_conv_3stage_reg[18]/Q
                         net (fo=2, routed)           0.107     1.609    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[50]
    RAMB36_X8Y158        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[50]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.612     1.777    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X8Y158        FIFO36E2                                     r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.229     1.548    
    RAMB36_X8Y158        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[50])
                                                      0.029     1.577    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         6.400       5.021      BUFG_GT_X0Y284       inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         6.400       5.021      BUFG_GT_X0Y276       inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.266       0.250      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.265       0.251      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.265       0.251      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.264       0.252      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.264       0.252      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.263       0.253      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.255       0.261      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.254       0.262      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.179       0.341      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.179       0.341      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_0_user_clk_out
  To Clock:  aurora_64b66b_0_user_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][132]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.469ns  (logic 0.305ns (2.659%)  route 11.164ns (97.341%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 15.373 - 12.800 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.773ns (routing 0.334ns, distribution 2.439ns)
  Clock Net Delay (Destination): 2.244ns (routing 0.299ns, distribution 1.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.773     3.170    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X190Y830       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y830       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.287 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/Q
                         net (fo=143, routed)         3.355     6.642    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_n_0
    SLICE_X244Y886       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     6.711 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6/O
                         net (fo=160, routed)         3.577    10.288    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6_n_0
    SLICE_X201Y790       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.119    10.407 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[1][577]_i_1/O
                         net (fo=514, routed)         4.232    14.639    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[1][577]_i_1_n_0
    SLICE_X249Y700       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][132]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.244    15.373    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X249Y700       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][132]/C
                         clock pessimism              0.103    15.476    
                         clock uncertainty           -0.035    15.441    
    SLICE_X249Y700       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    15.393    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][132]
  -------------------------------------------------------------------
                         required time                         15.393    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][85]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 0.305ns (2.662%)  route 11.152ns (97.338%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 15.370 - 12.800 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.773ns (routing 0.334ns, distribution 2.439ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.299ns, distribution 1.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.773     3.170    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X190Y830       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y830       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.287 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/Q
                         net (fo=143, routed)         3.355     6.642    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_n_0
    SLICE_X244Y886       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     6.711 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6/O
                         net (fo=160, routed)         3.577    10.288    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6_n_0
    SLICE_X201Y790       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.119    10.407 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[1][577]_i_1/O
                         net (fo=514, routed)         4.220    14.627    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[1][577]_i_1_n_0
    SLICE_X250Y695       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.241    15.370    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X250Y695       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][85]/C
                         clock pessimism              0.103    15.473    
                         clock uncertainty           -0.035    15.438    
    SLICE_X250Y695       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    15.390    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][85]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][104]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.299ns  (logic 0.305ns (2.699%)  route 10.994ns (97.301%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 15.291 - 12.800 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.773ns (routing 0.334ns, distribution 2.439ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.299ns, distribution 1.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.773     3.170    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X190Y830       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y830       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.287 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/Q
                         net (fo=143, routed)         3.355     6.642    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_n_0
    SLICE_X244Y886       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     6.711 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6/O
                         net (fo=160, routed)         3.577    10.288    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6_n_0
    SLICE_X201Y790       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.119    10.407 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[1][577]_i_1/O
                         net (fo=514, routed)         4.062    14.469    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[1][577]_i_1_n_0
    SLICE_X254Y695       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.162    15.291    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X254Y695       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][104]/C
                         clock pessimism              0.103    15.394    
                         clock uncertainty           -0.035    15.359    
    SLICE_X254Y695       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    15.311    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][104]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][496]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.937ns  (logic 0.302ns (2.530%)  route 11.635ns (97.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 15.701 - 12.800 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 0.334ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.572ns (routing 0.299ns, distribution 2.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.688     3.085    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X208Y819       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y819       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.202 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[0]/Q
                         net (fo=9101, routed)        4.539     7.741    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[0]
    SLICE_X243Y896       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     7.926 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][576]_bret__0_i_1/O
                         net (fo=188, routed)         7.096    15.022    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][576]_bret__0_i_1_n_0
    SLICE_X162Y785       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][496]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.572    15.701    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X162Y785       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][496]_bret__0/C
                         clock pessimism              0.237    15.938    
                         clock uncertainty           -0.035    15.903    
    SLICE_X162Y785       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    15.964    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[26][496]_bret__0
  -------------------------------------------------------------------
                         required time                         15.964    
                         arrival time                         -15.022    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[19][435]_bret__2/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 0.188ns (1.602%)  route 11.547ns (98.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 15.581 - 12.800 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 0.334ns, distribution 2.427ns)
  Clock Net Delay (Destination): 2.452ns (routing 0.299ns, distribution 2.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.761     3.158    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X193Y823       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y823       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.275 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/Q
                         net (fo=5486, routed)        4.849     8.124    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[2]
    SLICE_X258Y896       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     8.195 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[19][576]_bret__2_i_1/O
                         net (fo=188, routed)         6.698    14.893    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[19][576]_bret__2_i_1_n_0
    SLICE_X181Y808       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[19][435]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.452    15.581    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X181Y808       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[19][435]_bret__2/C
                         clock pessimism              0.238    15.819    
                         clock uncertainty           -0.035    15.783    
    SLICE_X181Y808       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    15.844    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[19][435]_bret__2
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[1][145]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.211ns  (logic 0.228ns (2.034%)  route 10.983ns (97.966%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 15.385 - 12.800 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.773ns (routing 0.334ns, distribution 2.439ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.299ns, distribution 1.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.773     3.170    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X190Y830       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y830       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.287 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/Q
                         net (fo=143, routed)         3.355     6.642    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_n_0
    SLICE_X244Y886       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     6.711 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6/O
                         net (fo=160, routed)         3.239     9.950    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6_n_0
    SLICE_X208Y805       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.042     9.992 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[1][577]_i_1/O
                         net (fo=514, routed)         4.389    14.381    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[1][577]_i_1_n_0
    SLICE_X244Y703       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[1][145]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.256    15.385    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X244Y703       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[1][145]/C
                         clock pessimism              0.103    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X244Y703       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    15.405    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[1][145]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[19][460]_bret__2/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 0.188ns (1.616%)  route 11.444ns (98.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 15.582 - 12.800 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 0.334ns, distribution 2.427ns)
  Clock Net Delay (Destination): 2.453ns (routing 0.299ns, distribution 2.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.761     3.158    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X193Y823       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y823       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.275 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/Q
                         net (fo=5486, routed)        4.849     8.124    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[2]
    SLICE_X258Y896       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     8.195 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[19][576]_bret__2_i_1/O
                         net (fo=188, routed)         6.595    14.790    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[19][576]_bret__2_i_1_n_0
    SLICE_X183Y808       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[19][460]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.453    15.582    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X183Y808       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[19][460]_bret__2/C
                         clock pessimism              0.238    15.820    
                         clock uncertainty           -0.035    15.784    
    SLICE_X183Y808       FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    15.845    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[19][460]_bret__2
  -------------------------------------------------------------------
                         required time                         15.845    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][146]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.123ns  (logic 0.305ns (2.742%)  route 10.818ns (97.258%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 15.385 - 12.800 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.773ns (routing 0.334ns, distribution 2.439ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.299ns, distribution 1.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.773     3.170    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X190Y830       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y830       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.287 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep/Q
                         net (fo=143, routed)         3.355     6.642    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[1]_rep_n_0
    SLICE_X244Y886       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     6.711 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6/O
                         net (fo=160, routed)         3.577    10.288    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[1][577]_i_6_n_0
    SLICE_X201Y790       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.119    10.407 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[1][577]_i_1/O
                         net (fo=514, routed)         3.886    14.293    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[1][577]_i_1_n_0
    SLICE_X248Y699       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][146]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.256    15.385    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X248Y699       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][146]/C
                         clock pessimism              0.103    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X248Y699       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    15.405    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3_reg[1][146]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][495]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.586ns  (logic 0.425ns (3.668%)  route 11.161ns (96.332%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 15.596 - 12.800 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 0.334ns, distribution 2.427ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.299ns, distribution 2.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.761     3.158    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X193Y823       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y823       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.275 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/Q
                         net (fo=5486, routed)        4.938     8.213    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[2]
    SLICE_X246Y878       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     8.389 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[17][577]_i_4/O
                         net (fo=160, routed)         6.196    14.585    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[17][577]_i_4_n_0
    SLICE_X173Y797       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132    14.717 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][495]_i_1/O
                         net (fo=1, routed)           0.027    14.744    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1__0[495]
    SLICE_X173Y797       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][495]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.467    15.596    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X173Y797       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][495]/C
                         clock pessimism              0.238    15.834    
                         clock uncertainty           -0.035    15.798    
    SLICE_X173Y797       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    15.858    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][495]
  -------------------------------------------------------------------
                         required time                         15.858    
                         arrival time                         -14.744    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][506]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 0.425ns (3.669%)  route 11.160ns (96.331%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 15.596 - 12.800 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 0.334ns, distribution 2.427ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.299ns, distribution 2.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.761     3.158    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X193Y823       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y823       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.275 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg[2]/Q
                         net (fo=5486, routed)        4.938     8.213    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[2]
    SLICE_X246Y878       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     8.389 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[17][577]_i_4/O
                         net (fo=160, routed)         6.196    14.585    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data2[17][577]_i_4_n_0
    SLICE_X173Y797       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132    14.717 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[17][506]_i_1/O
                         net (fo=1, routed)           0.026    14.743    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1__0[506]
    SLICE_X173Y797       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][506]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.467    15.596    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/AURORA_CLK
    SLICE_X173Y797       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][506]/C
                         clock pessimism              0.238    15.834    
                         clock uncertainty           -0.035    15.798    
    SLICE_X173Y797       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    15.858    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1_reg[17][506]
  -------------------------------------------------------------------
                         required time                         15.858    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  1.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[397]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.104ns (30.321%)  route 0.239ns (69.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.194ns (routing 0.299ns, distribution 1.895ns)
  Clock Net Delay (Destination): 2.545ns (routing 0.334ns, distribution 2.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.194     2.523    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLICE_X254Y815       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[394]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X254Y815       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     2.627 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[394]/Q
                         net (fo=1, routed)           0.239     2.866    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/RX_TDATA[397]
    SLICE_X250Y815       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[397]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.545     2.942    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLICE_X250Y815       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[397]/C
                         clock pessimism             -0.216     2.726    
    SLICE_X250Y815       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     2.834    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[397]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.104ns (27.882%)  route 0.269ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      2.206ns (routing 0.299ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.585ns (routing 0.334ns, distribution 2.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.206     2.535    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLICE_X254Y801       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X254Y801       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.639 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_D_reg[127]/Q
                         net (fo=1, routed)           0.269     2.908    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/RX_TDATA[120]
    SLICE_X249Y801       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.585     2.982    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/AURORA_CLK
    SLICE_X249Y801       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[120]/C
                         clock pessimism             -0.215     2.767    
    SLICE_X249Y801       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.109     2.876    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rx_tdata_reg[120]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_DATA_REG_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.078ns (46.988%)  route 0.088ns (53.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.146ns (routing 0.173ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.201ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       1.146     1.264    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLICE_X263Y802       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_DATA_REG_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X263Y802       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.312 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_DATA_REG_reg[58]/Q
                         net (fo=17, routed)          0.076     1.388    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/p_0_in[10]
    SLICE_X265Y802       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.030     1.418 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA[55]_i_1__2/O
                         net (fo=1, routed)           0.012     1.430    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA[55]_i_1__2_n_0
    SLICE_X265Y802       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       1.347     1.512    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLICE_X265Y802       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[55]/C
                         clock pessimism             -0.171     1.341    
    SLICE_X265Y802       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.397    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/tx_rem_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/GEN_SEP_reg[3]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.063ns (38.650%)  route 0.100ns (61.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.856ns (routing 0.173ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.201ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.856     0.974    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/SEP_NB_reg[0]_0
    SLICE_X354Y795       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/tx_rem_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y795       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.022 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/tx_rem_r_reg[1]/Q
                         net (fo=29, routed)          0.086     1.108    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/tx_rem_r[1]
    SLICE_X356Y795       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     1.123 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/GEN_SEP[3]_bret__2_i_1/O
                         net (fo=1, routed)           0.014     1.137    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/GEN_SEP[3]_bret__2_i_1_n_0
    SLICE_X356Y795       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/GEN_SEP_reg[3]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       1.030     1.195    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/SEP_NB_reg[0]_0
    SLICE_X356Y795       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/GEN_SEP_reg[3]_bret__2/C
                         clock pessimism             -0.147     1.048    
    SLICE_X356Y795       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.104    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/tx_ll_i/tx_ll_control_sm_i/GEN_SEP_reg[3]_bret__2
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.049ns (17.254%)  route 0.235ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      0.820ns (routing 0.173ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.201ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.820     0.938    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLICE_X357Y663       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y663       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.987 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[23]/Q
                         net (fo=1, routed)           0.235     1.222    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[23]
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.915     1.080    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.075     1.005    
    GTHE3_CHANNEL_X0Y43  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[23])
                                                      0.184     1.189    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[64].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.104ns (27.083%)  route 0.280ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      2.189ns (routing 0.299ns, distribution 1.890ns)
  Clock Net Delay (Destination): 2.445ns (routing 0.334ns, distribution 2.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.189     2.518    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLICE_X263Y810       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X263Y810       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     2.622 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_7_i/sym_dec_i/RX_PE_DATA_reg[7]/Q
                         net (fo=1, routed)           0.280     2.902    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[455]
    SLICE_X266Y811       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[64].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.445     2.842    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLICE_X266Y811       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[64].SRLC32E_inst/CLK
                         clock pessimism             -0.217     2.625    
    SLICE_X266Y811       SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.244     2.869    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[64].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wcnt_reg[1]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][403]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.063ns (34.054%)  route 0.122ns (65.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.204ns (routing 0.173ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.201ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       1.204     1.322    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/AURORA_CLK
    SLICE_X232Y784       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wcnt_reg[1]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X232Y784       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.370 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wcnt_reg[1]_rep__12/Q
                         net (fo=106, routed)         0.106     1.476    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wcnt_reg[1]_rep__12_n_0
    SLICE_X231Y783       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.491 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___1496/O
                         net (fo=1, routed)           0.016     1.507    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___1496_n_0
    SLICE_X231Y783       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][403]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       1.429     1.594    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/AURORA_CLK
    SLICE_X231Y783       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][403]/C
                         clock pessimism             -0.177     1.417    
    SLICE_X231Y783       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.473    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][403]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[260].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.104ns (25.935%)  route 0.297ns (74.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      2.176ns (routing 0.299ns, distribution 1.877ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.334ns, distribution 2.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.176     2.505    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_4_i/sym_dec_i/remote_rdy_cntr_reg[0]_0
    SLICE_X271Y820       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y820       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     2.609 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_4_i/sym_dec_i/RX_PE_DATA_reg[3]/Q
                         net (fo=1, routed)           0.297     2.906    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[259]
    SLICE_X272Y817       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[260].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.448     2.845    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLICE_X272Y817       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[260].SRLC32E_inst/CLK
                         clock pessimism             -0.217     2.628    
    SLICE_X272Y817       SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244     2.872    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[260].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[12]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.810ns (routing 0.173ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.201ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.810     0.928    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[63]_1
    SLICE_X354Y632       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y632       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           0.168     1.145    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[76]
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.902     1.067    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL                                r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.143     0.924    
    GTHE3_CHANNEL_X0Y42  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[12])
                                                      0.186     1.110    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[272].SRLC32E_inst/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.103ns (24.700%)  route 0.314ns (75.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      2.191ns (routing 0.299ns, distribution 1.892ns)
  Clock Net Delay (Destination): 2.478ns (routing 0.334ns, distribution 2.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.191     2.520    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/rx_na_idles_cntr_reg[4]_0
    SLICE_X265Y802       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X265Y802       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.623 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_3_i/sym_dec_i/RX_PE_DATA_reg[55]/Q
                         net (fo=1, routed)           0.314     2.937    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/rx_pe_data_i[247]
    SLICE_X266Y804       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[272].SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.478     2.875    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv_0
    SLICE_X266Y804       SRL16E                                       r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[272].SRLC32E_inst/CLK
                         clock pessimism             -0.217     2.658    
    SLICE_X266Y804       SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.244     2.902    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/rx_ll_i/rx_ll_datapath_i/srlc32e0[272].SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_64b66b_0_user_clk_out
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y161        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y159        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y158        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y160        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y164        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y165        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y163        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK           n/a                     1.709         12.800      11.091     RAMB36_X8Y162        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         12.800      11.684     SLICE_X284Y803       inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         12.800      11.684     SLICE_X284Y803       inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_1_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y160        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y165        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y163        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y162        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y161        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y161        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y159        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y163        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y162        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y159        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y160        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y164        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y164        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y165        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y161        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y161        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y159        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y158        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y159        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK           n/a                     0.854         6.400       5.546      RAMB36_X8Y158        inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.307       0.268      GTHE3_CHANNEL_X0Y45  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.307       0.268      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.306       0.269      GTHE3_CHANNEL_X0Y40  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.306       0.269      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.305       0.270      GTHE3_CHANNEL_X0Y41  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.305       0.270      GTHE3_CHANNEL_X0Y46  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.294       0.281      GTHE3_CHANNEL_X0Y43  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.293       0.282      GTHE3_CHANNEL_X0Y42  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.219       0.695      GTHE3_CHANNEL_X0Y47  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.219       0.695      GTHE3_CHANNEL_X0Y44  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_1_user_clk_out
  To Clock:  AXI_CLK

Setup :          847  Failing Endpoints,  Worst Slack       -1.820ns,  Total Violation     -641.215ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.820ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[353]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.880ns  (logic 0.591ns (15.232%)  route 3.289ns (84.768%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X321Y752                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
    SLICE_X321Y752       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/Q
                         net (fo=1, routed)           0.477     0.591    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3]__0[353]
    SLICE_X325Y743       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     0.780 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3/O
                         net (fo=1, routed)           0.458     1.238    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3_n_0
    SLICE_X315Y743       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     1.278 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_1/O
                         net (fo=5, routed)           2.099     3.377    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[321]
    SLICE_X275Y687       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.132     3.509 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[481]_i_2/O
                         net (fo=2, routed)           0.228     3.737    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[481]_i_2_n_0
    SLICE_X274Y686       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.853 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[353]_i_1/O
                         net (fo=1, routed)           0.027     3.880    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[511]_0[97]
    SLICE_X274Y686       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[353]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X274Y686       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[353]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 -1.820    

Slack (VIOLATED) :        -1.778ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[6][114]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_max_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.838ns  (logic 0.722ns (18.812%)  route 3.116ns (81.188%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y631                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[6][114]/C
    SLICE_X272Y631       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[6][114]/Q
                         net (fo=1, routed)           0.349     0.463    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[6]__0[114]
    SLICE_X272Y631       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     0.596 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[15]_i_15/O
                         net (fo=1, routed)           0.221     0.817    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[15]_i_15_n_0
    SLICE_X273Y631       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     1.002 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[15]_i_6/O
                         net (fo=33, routed)          1.912     2.914    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/s_radr_fifo_rdata[114]
    SLR Crossing[2->1]   
    SLICE_X285Y571       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     3.088 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[4]_i_2/O
                         net (fo=1, routed)           0.271     3.359    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[4]_i_2_n_0
    SLICE_X283Y571       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.475 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[4]_i_1/O
                         net (fo=2, routed)           0.363     3.838    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/D[4]
    SLICE_X285Y571       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X285Y571       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_max_reg[4]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 -1.778    

Slack (VIOLATED) :        -1.748ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[6][114]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_max_512_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.807ns  (logic 0.659ns (17.310%)  route 3.148ns (82.690%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y631                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[6][114]/C
    SLICE_X272Y631       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[6][114]/Q
                         net (fo=1, routed)           0.349     0.463    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[6]__0[114]
    SLICE_X272Y631       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     0.596 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[15]_i_15/O
                         net (fo=1, routed)           0.221     0.817    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[15]_i_15_n_0
    SLICE_X273Y631       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     1.002 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[15]_i_6/O
                         net (fo=33, routed)          1.887     2.889    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/s_radr_fifo_rdata[114]
    SLR Crossing[2->1]   
    SLICE_X285Y571       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     2.960 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[5]_i_2/O
                         net (fo=1, routed)           0.290     3.250    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[5]_i_2_n_0
    SLICE_X285Y571       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     3.291 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[5]_i_1/O
                         net (fo=2, routed)           0.374     3.665    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/D[5]
    SLICE_X292Y571       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.780 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_max_512[4]_i_1/O
                         net (fo=1, routed)           0.027     3.807    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_max_512[4]_i_1_n_0
    SLICE_X292Y571       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_max_512_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X292Y571       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_max_512_reg[4]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                 -1.748    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[1][363]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[395]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.798ns  (logic 0.657ns (17.299%)  route 3.141ns (82.701%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X314Y749                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[1][363]/C
    SLICE_X314Y749       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[1][363]/Q
                         net (fo=1, routed)           0.427     0.541    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[1]__0[363]
    SLICE_X311Y749       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     0.726 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[363]_i_3/O
                         net (fo=1, routed)           0.189     0.915    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[363]_i_3_n_0
    SLICE_X311Y748       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     0.956 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[363]_i_1/O
                         net (fo=5, routed)           2.304     3.260    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[331]
    SLICE_X267Y686       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     3.445 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[395]_i_3/O
                         net (fo=1, routed)           0.194     3.639    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[395]_i_3_n_0
    SLICE_X267Y685       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     3.771 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[395]_i_1/O
                         net (fo=1, routed)           0.027     3.798    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[511]_0[139]
    SLICE_X267Y685       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[395]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X267Y685       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[395]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[5][80]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_add_reg/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.779ns  (logic 0.514ns (13.601%)  route 3.265ns (86.399%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X247Y629                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[5][80]/C
    SLICE_X247Y629       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[5][80]/Q
                         net (fo=1, routed)           0.241     0.358    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_wdata0_reg[5]__0[80]
    SLICE_X247Y629       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     0.490 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[0]_i_7/O
                         net (fo=1, routed)           0.514     1.004    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[0]_i_7_n_0
    SLICE_X257Y629       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     1.045 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/sr_len_max[0]_i_3/O
                         net (fo=4, routed)           0.692     1.737    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/lopt
    SLICE_X279Y627       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     1.806 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.300     2.106    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/i_4/O_n
    SLICE_X279Y627       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     2.221 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           1.491     3.712    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/i_1/O_n_1
    SLR Crossing[2->1]   
    SLICE_X286Y570       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.752 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/i_0_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.027     3.779    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_add_i_1_n_0
    SLICE_X286Y570       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_add_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X286Y570       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_len_add_reg
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[385]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.768ns  (logic 0.690ns (18.312%)  route 3.078ns (81.688%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X321Y752                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
    SLICE_X321Y752       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/Q
                         net (fo=1, routed)           0.477     0.591    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3]__0[353]
    SLICE_X325Y743       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     0.780 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3/O
                         net (fo=1, routed)           0.458     1.238    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3_n_0
    SLICE_X315Y743       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     1.278 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_1/O
                         net (fo=5, routed)           1.969     3.247    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[321]
    SLICE_X274Y688       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     3.419 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[385]_i_3/O
                         net (fo=1, routed)           0.147     3.566    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[385]_i_3_n_0
    SLICE_X274Y687       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     3.741 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[385]_i_1/O
                         net (fo=1, routed)           0.027     3.768    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[511]_0[129]
    SLICE_X274Y687       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X274Y687       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[385]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[449]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.760ns  (logic 0.454ns (12.074%)  route 3.306ns (87.926%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X321Y752                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
    SLICE_X321Y752       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/Q
                         net (fo=1, routed)           0.477     0.591    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3]__0[353]
    SLICE_X325Y743       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     0.780 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3/O
                         net (fo=1, routed)           0.458     1.238    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3_n_0
    SLICE_X315Y743       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     1.278 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_1/O
                         net (fo=5, routed)           2.210     3.488    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[321]
    SLICE_X275Y686       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.528 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[449]_i_3/O
                         net (fo=1, routed)           0.135     3.663    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[449]_i_3_n_0
    SLICE_X274Y686       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     3.734 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[449]_i_1/O
                         net (fo=1, routed)           0.026     3.760    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[511]_0[193]
    SLICE_X274Y686       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[449]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X274Y686       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[449]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[481]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.740ns  (logic 0.607ns (16.230%)  route 3.133ns (83.770%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X321Y752                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
    SLICE_X321Y752       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/Q
                         net (fo=1, routed)           0.477     0.591    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3]__0[353]
    SLICE_X325Y743       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     0.780 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3/O
                         net (fo=1, routed)           0.458     1.238    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3_n_0
    SLICE_X315Y743       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     1.278 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_1/O
                         net (fo=5, routed)           2.099     3.377    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[321]
    SLICE_X275Y687       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.132     3.509 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[481]_i_2/O
                         net (fo=2, routed)           0.073     3.582    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[481]_i_2_n_0
    SLICE_X275Y687       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.714 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[481]_i_1/O
                         net (fo=1, routed)           0.026     3.740    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[511]_0[225]
    SLICE_X275Y687       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[481]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X275Y687       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[481]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.678ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][428]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[460]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.737ns  (logic 0.718ns (19.213%)  route 3.019ns (80.787%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X327Y715                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][428]/C
    SLICE_X327Y715       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][428]/Q
                         net (fo=1, routed)           0.318     0.432    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3]__0[428]
    SLICE_X327Y715       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     0.623 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[428]_i_3/O
                         net (fo=1, routed)           0.296     0.919    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[428]_i_3_n_0
    SLICE_X325Y712       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     0.959 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[428]_i_1/O
                         net (fo=4, routed)           2.146     3.105    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[396]
    SLICE_X271Y685       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     3.290 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[460]_i_3/O
                         net (fo=1, routed)           0.232     3.522    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[460]_i_3_n_0
    SLICE_X268Y685       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     3.710 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[460]_i_1/O
                         net (fo=1, routed)           0.027     3.737    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[511]_0[204]
    SLICE_X268Y685       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[460]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X268Y685       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[460]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                 -1.678    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[417]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.733ns  (logic 0.605ns (16.207%)  route 3.128ns (83.793%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X321Y752                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/C
    SLICE_X321Y752       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3][353]/Q
                         net (fo=1, routed)           0.477     0.591    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata0_reg[3]__0[353]
    SLICE_X325Y743       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     0.780 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3/O
                         net (fo=1, routed)           0.458     1.238    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_3_n_0
    SLICE_X315Y743       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     1.278 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change[353]_i_1/O
                         net (fo=5, routed)           2.097     3.375    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_rcnt_reg[2]_0[321]
    SLICE_X275Y687       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     3.505 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[417]_i_3/O
                         net (fo=1, routed)           0.069     3.574    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[417]_i_3_n_0
    SLICE_X275Y687       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     3.706 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/sr_wdata_change1_tmp[417]_i_1/O
                         net (fo=1, routed)           0.027     3.733    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[511]_0[161]
    SLICE_X275Y687       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[417]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X275Y687       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_out/sr_wdata_change1_tmp_reg[417]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 -1.673    





---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_0_user_clk_out
  To Clock:  AXI_CLK

Setup :           17  Failing Endpoints,  Worst Slack       -1.401ns,  Total Violation       -2.950ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.401ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_aurora_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/next_linkup_r_reg/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        3.460ns  (logic 0.114ns (3.295%)  route 3.346ns (96.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X274Y805                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_aurora_ok_reg/C
    SLICE_X274Y805       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_aurora_ok_reg/Q
                         net (fo=5, routed)           3.346     3.460    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/next_linkup
    SLR Crossing[2->1]   
    SLICE_X266Y569       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/next_linkup_r_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X266Y569       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/next_linkup_r_reg
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -1.401    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[2][230]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.303ns  (logic 0.432ns (18.758%)  route 1.871ns (81.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y799                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[2][230]/C
    SLICE_X196Y799       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[2][230]/Q
                         net (fo=1, routed)           0.491     0.605    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[2]__0__0[230]
    SLICE_X195Y798       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     0.782 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[230]_i_4/O
                         net (fo=1, routed)           0.470     1.252    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[230]_i_4_n_0
    SLICE_X196Y796       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     1.323 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[230]_i_2/O
                         net (fo=1, routed)           0.883     2.206    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[230]
    SLICE_X212Y781       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.276 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[230]_i_1/O
                         net (fo=1, routed)           0.027     2.303    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[230]
    SLICE_X212Y781       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X212Y781       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[230]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -2.303    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][50]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.246ns  (logic 0.650ns (28.940%)  route 1.596ns (71.060%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y751                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][50]/C
    SLICE_X183Y751       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][50]/Q
                         net (fo=1, routed)           0.216     0.333    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4]__0__0[50]
    SLICE_X183Y751       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.176     0.509 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[50]_i_3/O
                         net (fo=1, routed)           0.464     0.973    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[50]_i_3_n_0
    SLICE_X184Y753       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     1.158 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[50]_i_2/O
                         net (fo=1, routed)           0.889     2.047    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[50]
    SLICE_X210Y755       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     2.219 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[50]_i_1/O
                         net (fo=1, routed)           0.027     2.246    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[50]
    SLICE_X210Y755       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X210Y755       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[50]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][21]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.241ns  (logic 0.335ns (14.949%)  route 1.906ns (85.051%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y750                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][21]/C
    SLICE_X184Y750       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4][21]/Q
                         net (fo=1, routed)           0.299     0.416    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[4]__0__0[21]
    SLICE_X183Y750       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.137     0.553 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[21]_i_3/O
                         net (fo=1, routed)           0.194     0.747    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[21]_i_3_n_0
    SLICE_X184Y750       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     0.787 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[21]_i_2/O
                         net (fo=1, routed)           1.387     2.174    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[21]
    SLICE_X241Y727       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     2.215 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[21]_i_1/O
                         net (fo=1, routed)           0.026     2.241    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[21]
    SLICE_X241Y727       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X241Y727       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     2.058    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          2.058    
                         arrival time                          -2.241    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][26]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.227ns  (logic 0.549ns (24.652%)  route 1.678ns (75.348%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y752                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][26]/C
    SLICE_X188Y752       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][26]/Q
                         net (fo=1, routed)           0.579     0.693    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3]__0__0[26]
    SLICE_X187Y752       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     0.866 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[26]_i_4/O
                         net (fo=1, routed)           0.115     0.981    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[26]_i_4_n_0
    SLICE_X187Y752       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     1.052 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[26]_i_2/O
                         net (fo=1, routed)           0.957     2.009    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[26]
    SLICE_X211Y747       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     2.200 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.027     2.227    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[26]
    SLICE_X211Y747       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X211Y747       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[0][41]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.184ns  (logic 0.673ns (30.815%)  route 1.511ns (69.185%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y772                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[0][41]/C
    SLICE_X181Y772       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[0][41]/Q
                         net (fo=1, routed)           0.375     0.493    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/data0[41]
    SLICE_X184Y769       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     0.678 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[41]_i_4/O
                         net (fo=1, routed)           0.286     0.964    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[41]_i_4_n_0
    SLICE_X185Y770       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     1.149 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[41]_i_2/O
                         net (fo=1, routed)           0.828     1.977    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[41]
    SLICE_X212Y772       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     2.162 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[41]_i_1/O
                         net (fo=1, routed)           0.022     2.184    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[41]
    SLICE_X212Y772       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X212Y772       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[41]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][53]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.156ns  (logic 0.475ns (22.032%)  route 1.681ns (77.968%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y754                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][53]/C
    SLICE_X182Y754       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][53]/Q
                         net (fo=1, routed)           0.224     0.338    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3]__0__0[53]
    SLICE_X182Y754       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     0.527 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[53]_i_4/O
                         net (fo=1, routed)           0.559     1.086    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[53]_i_4_n_0
    SLICE_X183Y752       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.126 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[53]_i_2/O
                         net (fo=1, routed)           0.871     1.997    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[53]
    SLICE_X217Y752       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.129 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[53]_i_1/O
                         net (fo=1, routed)           0.027     2.156    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[53]
    SLICE_X217Y752       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X217Y752       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     2.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[53]
  -------------------------------------------------------------------
                         required time                          2.059    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][228]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[228]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.149ns  (logic 0.518ns (24.104%)  route 1.631ns (75.896%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y807                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][228]/C
    SLICE_X193Y807       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][228]/Q
                         net (fo=1, routed)           0.390     0.504    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3]__0__0[228]
    SLICE_X194Y806       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.619 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[228]_i_4/O
                         net (fo=1, routed)           0.170     0.789    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[228]_i_4_n_0
    SLICE_X196Y806       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.173     0.962 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[228]_i_2/O
                         net (fo=1, routed)           1.045     2.007    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[228]
    SLICE_X218Y775       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     2.123 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[228]_i_1/O
                         net (fo=1, routed)           0.026     2.149    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[228]
    SLICE_X218Y775       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X218Y775       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060     2.060    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[228]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[5][227]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[227]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.143ns  (logic 0.607ns (28.325%)  route 1.536ns (71.675%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y806                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[5][227]/C
    SLICE_X195Y806       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[5][227]/Q
                         net (fo=1, routed)           0.244     0.358    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[5]__0__0[227]
    SLICE_X196Y806       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.187     0.545 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[227]_i_3/O
                         net (fo=1, routed)           0.197     0.742    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[227]_i_3_n_0
    SLICE_X197Y806       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     0.857 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[227]_i_2/O
                         net (fo=1, routed)           1.069     1.926    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[227]
    SLICE_X216Y774       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     2.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[227]_i_1/O
                         net (fo=1, routed)           0.026     2.143    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[227]
    SLICE_X216Y774       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X216Y774       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058     2.058    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[227]
  -------------------------------------------------------------------
                         required time                          2.058    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][240]/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[240]/D
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             AXI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.135ns  (logic 0.591ns (27.681%)  route 1.544ns (72.318%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y808                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][240]/C
    SLICE_X191Y808       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3][240]/Q
                         net (fo=1, routed)           0.300     0.414    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_wdata0_reg[3]__0__0[240]
    SLICE_X192Y804       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     0.587 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[240]_i_4/O
                         net (fo=1, routed)           0.273     0.860    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[240]_i_4_n_0
    SLICE_X194Y803       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     0.991 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/sr_rdata[240]_i_2/O
                         net (fo=1, routed)           0.945     1.936    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/s_rdat_fifo_rdata[240]
    SLICE_X214Y781       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     2.109 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata[240]_i_1/O
                         net (fo=1, routed)           0.026     2.135    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata__0[240]
    SLICE_X214Y781       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X214Y781       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     2.058    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rdata_reg[240]
  -------------------------------------------------------------------
                         required time                          2.058    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 -0.077    





---------------------------------------------------------------------------------------------------
From Clock:  INIT_CLK
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_1_0_cdc_to_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.751ns  (logic 0.114ns (15.180%)  route 0.637ns (84.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y192       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           0.637     0.751    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X358Y174       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_1_0_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X358Y174       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_1_0_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.751ns  (logic 0.114ns (15.180%)  route 0.637ns (84.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y192       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           0.637     0.751    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X358Y174       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X358Y174       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.742ns  (logic 0.114ns (15.364%)  route 0.628ns (84.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y192                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y192       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           0.628     0.742    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X358Y174       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X358Y174       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  1.176    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_CLK
  To Clock:  aurora_64b66b_1_user_clk_out

Setup :         2181  Failing Endpoints,  Worst Slack       -1.422ns,  Total Violation    -1240.535ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.422ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__3/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.482ns  (logic 0.267ns (4.870%)  route 5.215ns (95.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X263Y541                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/C
    SLICE_X263Y541       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/Q
                         net (fo=1, routed)           0.561     0.677    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64]
    SLICE_X258Y546       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     0.717 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__3_i_4/O
                         net (fo=1, routed)           0.217     0.934    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__3_i_4_n_0
    SLICE_X256Y549       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.040     0.974 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__3_i_2/O
                         net (fo=6, routed)           3.667     4.641    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/s_m_rdat_fifo_rdata[64]
    SLICE_X328Y357       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     4.712 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__3_i_1/O
                         net (fo=1, routed)           0.770     5.482    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__3_i_1_n_0
    SLICE_X343Y347       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X343Y347       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__3
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                 -1.422    

Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][352]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[224]_bret__3/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.480ns  (logic 0.453ns (8.266%)  route 5.027ns (91.734%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y544                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][352]/C
    SLICE_X257Y544       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][352]/Q
                         net (fo=1, routed)           0.432     0.550    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/data0[352]
    SLICE_X259Y537       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     0.681 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[288]_bret__2_i_3/O
                         net (fo=1, routed)           0.192     0.873    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[288]_bret__2_i_3_n_0
    SLICE_X259Y538       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     0.945 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[288]_bret__2_i_1/O
                         net (fo=6, routed)           4.376     5.321    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[272]
    SLICE_X349Y360       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     5.453 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[224]_bret__3_i_1/O
                         net (fo=1, routed)           0.027     5.480    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[224]_bret__3_0
    SLICE_X349Y360       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[224]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X349Y360       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[224]_bret__3
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.420ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[288]_bret__0/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.481ns  (logic 0.442ns (8.064%)  route 5.039ns (91.936%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X258Y557                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/C
    SLICE_X258Y557       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/Q
                         net (fo=1, routed)           0.213     0.327    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[416]
    SLICE_X257Y556       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     0.500 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[416]_bret__3_i_3/O
                         net (fo=1, routed)           0.145     0.645    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[416]_bret__3_i_3_n_0
    SLICE_X257Y554       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     0.760 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[416]_bret__3_i_1/O
                         net (fo=5, routed)           3.660     4.420    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_7
    SLICE_X343Y377       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.460 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[288]_bret__0_i_1/O
                         net (fo=3, routed)           1.021     5.481    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[288]_bret__0_0
    SLICE_X351Y355       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[288]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X351Y355       FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     4.061    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[288]_bret__0
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                 -1.420    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][224]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__483/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.477ns  (logic 0.361ns (6.591%)  route 5.116ns (93.409%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X257Y542                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][224]/C
    SLICE_X257Y542       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][224]/Q
                         net (fo=1, routed)           0.333     0.447    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[224]
    SLICE_X257Y542       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     0.579 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret__1_bret__483_i_3/O
                         net (fo=1, routed)           0.194     0.773    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret__1_bret__483_i_3_n_0
    SLICE_X258Y542       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     0.888 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret__1_bret__483_i_1/O
                         net (fo=7, routed)           4.589     5.477    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/s_m_rdat_fifo_rdata[212]
    SLICE_X348Y356       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__483/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X348Y356       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__483
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][103]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[487]_bret/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.478ns  (logic 0.754ns (13.764%)  route 4.724ns (86.236%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y501                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][103]/C
    SLICE_X277Y501       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][103]/Q
                         net (fo=1, routed)           0.325     0.439    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[103]
    SLICE_X281Y497       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     0.611 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__136_i_4/O
                         net (fo=1, routed)           0.226     0.837    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__136_i_4_n_0
    SLICE_X281Y493       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     1.009 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__136_i_2/O
                         net (fo=2, routed)           2.945     3.954    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/s_m_rdat_fifo_rdata[93]
    SLICE_X337Y363       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     3.995 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__136_i_1/O
                         net (fo=4, routed)           0.946     4.941    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__136_i_1_n_0
    SLICE_X340Y323       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.126 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__511_i_2/O
                         net (fo=2, routed)           0.255     5.381    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__511_i_2_n_0
    SLICE_X341Y324       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     5.451 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[487]_bret_i_1/O
                         net (fo=1, routed)           0.027     5.478    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[487]_bret_i_1_n_0
    SLICE_X341Y324       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[487]_bret/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X341Y324       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[487]_bret
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.417ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][32]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__163/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.477ns  (logic 0.391ns (7.139%)  route 5.086ns (92.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X256Y544                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][32]/C
    SLICE_X256Y544       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][32]/Q
                         net (fo=1, routed)           0.407     0.525    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[32]
    SLICE_X260Y539       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     0.642 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret__1_bret__163_i_3/O
                         net (fo=1, routed)           0.240     0.882    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret__1_bret__163_i_3_n_0
    SLICE_X262Y535       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     0.998 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret__1_bret__163_i_2/O
                         net (fo=5, routed)           3.481     4.479    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/s_m_rdat_fifo_rdata[32]
    SLICE_X326Y363       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.040     4.519 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__163_i_1/O
                         net (fo=3, routed)           0.958     5.477    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__163_i_1_n_0
    SLICE_X348Y360       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__163/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X348Y360       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__163
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 -1.417    

Slack (VIOLATED) :        -1.417ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][96]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__481/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.476ns  (logic 0.668ns (12.199%)  route 4.808ns (87.801%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X258Y547                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][96]/C
    SLICE_X258Y547       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][96]/Q
                         net (fo=1, routed)           0.541     0.656    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[96]
    SLICE_X262Y539       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.115     0.771 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__101_i_3/O
                         net (fo=1, routed)           1.133     1.904    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__101_i_3_n_0
    SLICE_X292Y487       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     1.973 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__101_i_2/O
                         net (fo=5, routed)           2.163     4.136    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/s_m_rdat_fifo_rdata[86]
    SLICE_X331Y396       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.205 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__101_i_1/O
                         net (fo=3, routed)           0.695     4.900    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__101_i_1_n_0
    SLICE_X340Y380       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     5.085 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__481_i_2/O
                         net (fo=1, routed)           0.249     5.334    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__481_i_2_n_0
    SLICE_X341Y379       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     5.449 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__481_i_1/O
                         net (fo=1, routed)           0.027     5.476    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__481_i_1_n_0
    SLICE_X341Y379       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__481/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X341Y379       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__481
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 -1.417    

Slack (VIOLATED) :        -1.413ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][376]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[312]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.471ns  (logic 0.834ns (15.244%)  route 4.637ns (84.756%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X275Y505                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][376]/C
    SLICE_X275Y505       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][376]/Q
                         net (fo=1, routed)           0.241     0.358    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/data0[376]
    SLICE_X275Y505       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     0.543 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__925_i_4/O
                         net (fo=1, routed)           0.206     0.749    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__925_i_4_n_0
    SLICE_X275Y505       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     0.934 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__925_i_2/O
                         net (fo=5, routed)           3.856     4.790    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/s_m_rdat_fifo_rdata[376]
    SLICE_X344Y328       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     4.964 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__925_i_1/O
                         net (fo=2, routed)           0.308     5.272    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__925_0
    SLICE_X344Y328       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     5.445 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[312]_i_1/O
                         net (fo=1, routed)           0.026     5.471    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[312]_i_1_n_0
    SLICE_X344Y328       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X344Y328       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.058    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[312]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                 -1.413    

Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[416]_bret__3/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.472ns  (logic 0.402ns (7.346%)  route 5.070ns (92.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X258Y557                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/C
    SLICE_X258Y557       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/Q
                         net (fo=1, routed)           0.213     0.327    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[416]
    SLICE_X257Y556       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     0.500 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[416]_bret__3_i_3/O
                         net (fo=1, routed)           0.145     0.645    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[416]_bret__3_i_3_n_0
    SLICE_X257Y554       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     0.760 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[416]_bret__3_i_1/O
                         net (fo=5, routed)           4.712     5.472    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/s_m_rdat_fifo_rdata[340]
    SLICE_X351Y352       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[416]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X351Y352       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[416]_bret__3
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 -1.412    

Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][267]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[139]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_1_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        5.470ns  (logic 0.575ns (10.512%)  route 4.895ns (89.488%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X268Y493                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][267]/C
    SLICE_X268Y493       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][267]/Q
                         net (fo=1, routed)           0.409     0.523    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[267]
    SLICE_X268Y493       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     0.697 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__620_i_4/O
                         net (fo=1, routed)           0.234     0.931    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__620_i_4_n_0
    SLICE_X268Y493       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.115     1.046 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__620_i_2/O
                         net (fo=7, routed)           4.156     5.202    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/s_m_rdat_fifo_rdata[267]
    SLICE_X343Y307       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     5.242 f  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[139]_i_4/O
                         net (fo=1, routed)           0.069     5.311    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[139]_2
    SLICE_X343Y307       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     5.443 r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[139]_i_1/O
                         net (fo=1, routed)           0.027     5.470    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[139]_i_1_n_0
    SLICE_X343Y307       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X343Y307       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.060    inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[139]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 -1.410    





---------------------------------------------------------------------------------------------------
From Clock:  INIT_CLK
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_0_0_cdc_to_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.365ns  (logic 0.114ns (8.352%)  route 1.251ns (91.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y650                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y650       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           1.251     1.365    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X352Y706       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_0_0_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X352Y706       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_design_1_aurora_64b66b_0_0_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.365ns  (logic 0.114ns (8.352%)  route 1.251ns (91.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y650                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y650       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           1.251     1.365    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X352Y706       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X352Y706       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.rx_active_stg2_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/CLR
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.356ns  (logic 0.114ns (8.407%)  route 1.242ns (91.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y650                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/C
    SLICE_X358Y650       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r_reg/Q
                         net (fo=4, routed)           1.242     1.356    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_reset_in_r
    SLICE_X352Y706       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X352Y706       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     1.918    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                  0.562    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_CLK
  To Clock:  aurora_64b66b_0_user_clk_out

Setup :         1378  Failing Endpoints,  Worst Slack       -0.556ns,  Total Violation     -232.733ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.474ns  (logic 0.185ns (4.135%)  route 4.289ns (95.865%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y680                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/C
    SLICE_X134Y680       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/Q
                         net (fo=16, routed)          3.948     4.062    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_peri_reset_repN_11_alias
    SLICE_X320Y718       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     4.133 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___17/O
                         net (fo=1, routed)           0.341     4.474    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___17_n_0
    SLICE_X320Y718       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X320Y718       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[7].sr_clr_flg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.550ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[262]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.503ns  (logic 0.952ns (21.141%)  route 3.551ns (78.859%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y807                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
    SLICE_X341Y807       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/Q
                         net (fo=2, routed)           0.153     0.270    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123]
    SLICE_X341Y806       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     0.455 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51/O
                         net (fo=1, routed)           0.342     0.797    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51_n_0
    SLICE_X340Y804       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     0.970 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30/O
                         net (fo=1, routed)           0.385     1.355    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30_n_0
    SLICE_X342Y803       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     1.492 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22/O
                         net (fo=9, routed)           0.155     1.647    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22_n_0
    SLICE_X342Y802       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     1.687 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_5/O
                         net (fo=3, routed)           0.314     2.001    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_wadr_fifo_empty
    SLICE_X343Y795       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     2.116 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_comp/O
                         net (fo=22, routed)          0.982     3.098    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_16
    SLICE_X348Y776       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.167 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica/O
                         net (fo=2, routed)           0.151     3.318    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN
    SLICE_X348Y774       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.434 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1/O
                         net (fo=621, routed)         1.069     4.503    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0
    SLICE_X339Y763       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[262]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X339Y763       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[262]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                 -0.550    

Slack (VIOLATED) :        -0.544ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.462ns  (logic 0.229ns (5.132%)  route 4.233ns (94.868%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y680                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/C
    SLICE_X134Y680       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11/Q
                         net (fo=16, routed)          3.898     4.012    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_peri_reset_repN_11_alias
    SLICE_X322Y715       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     4.127 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___21/O
                         net (fo=1, routed)           0.335     4.462    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___21_n_0
    SLICE_X322Y715       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X322Y715       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[3].sr_clr_flg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 -0.544    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[409]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.601ns  (logic 1.133ns (24.625%)  route 3.468ns (75.375%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y807                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
    SLICE_X341Y807       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/Q
                         net (fo=2, routed)           0.153     0.270    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123]
    SLICE_X341Y806       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     0.455 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51/O
                         net (fo=1, routed)           0.342     0.797    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51_n_0
    SLICE_X340Y804       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     0.970 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30/O
                         net (fo=1, routed)           0.385     1.355    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30_n_0
    SLICE_X342Y803       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     1.492 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22/O
                         net (fo=9, routed)           0.297     1.789    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22_n_0
    SLICE_X343Y797       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.072     1.861 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=6, routed)           0.720     2.581    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X349Y791       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     2.696 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_replica_1/O
                         net (fo=1, routed)           0.064     2.760    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rd_sel_reg[2]_rep_repN_1_alias
    SLICE_X349Y791       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.071     2.831 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2/O
                         net (fo=93, routed)          1.007     3.838    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2_n_0
    SLICE_X340Y783       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     3.970 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[409]_i_2/O
                         net (fo=1, routed)           0.477     4.447    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[409]_i_2_n_0
    SLICE_X343Y774       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     4.578 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[409]_i_1/O
                         net (fo=1, routed)           0.023     4.601    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[409]_i_1_n_0
    SLICE_X343Y774       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X343Y774       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[409]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[198]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.493ns  (logic 0.952ns (21.189%)  route 3.541ns (78.811%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y807                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
    SLICE_X341Y807       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/Q
                         net (fo=2, routed)           0.153     0.270    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123]
    SLICE_X341Y806       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     0.455 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51/O
                         net (fo=1, routed)           0.342     0.797    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51_n_0
    SLICE_X340Y804       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     0.970 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30/O
                         net (fo=1, routed)           0.385     1.355    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30_n_0
    SLICE_X342Y803       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     1.492 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22/O
                         net (fo=9, routed)           0.155     1.647    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22_n_0
    SLICE_X342Y802       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     1.687 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_5/O
                         net (fo=3, routed)           0.314     2.001    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_wadr_fifo_empty
    SLICE_X343Y795       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     2.116 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_comp/O
                         net (fo=22, routed)          0.982     3.098    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_16
    SLICE_X348Y776       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.167 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica/O
                         net (fo=2, routed)           0.151     3.318    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN
    SLICE_X348Y774       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.434 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1/O
                         net (fo=621, routed)         1.059     4.493    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0
    SLICE_X341Y764       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[198]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X341Y764       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[198]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[266]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.493ns  (logic 0.952ns (21.189%)  route 3.541ns (78.811%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y807                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
    SLICE_X341Y807       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/Q
                         net (fo=2, routed)           0.153     0.270    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123]
    SLICE_X341Y806       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     0.455 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51/O
                         net (fo=1, routed)           0.342     0.797    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51_n_0
    SLICE_X340Y804       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     0.970 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30/O
                         net (fo=1, routed)           0.385     1.355    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30_n_0
    SLICE_X342Y803       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     1.492 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22/O
                         net (fo=9, routed)           0.155     1.647    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22_n_0
    SLICE_X342Y802       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     1.687 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_5/O
                         net (fo=3, routed)           0.314     2.001    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_wadr_fifo_empty
    SLICE_X343Y795       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     2.116 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_comp/O
                         net (fo=22, routed)          0.982     3.098    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_16
    SLICE_X348Y776       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.167 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica/O
                         net (fo=2, routed)           0.151     3.318    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN
    SLICE_X348Y774       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.434 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1/O
                         net (fo=621, routed)         1.059     4.493    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0
    SLICE_X341Y764       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[266]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X341Y764       FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[266]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.536ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[454]/CE
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.489ns  (logic 0.952ns (21.207%)  route 3.537ns (78.793%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y807                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
    SLICE_X341Y807       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/Q
                         net (fo=2, routed)           0.153     0.270    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123]
    SLICE_X341Y806       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     0.455 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51/O
                         net (fo=1, routed)           0.342     0.797    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51_n_0
    SLICE_X340Y804       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     0.970 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30/O
                         net (fo=1, routed)           0.385     1.355    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30_n_0
    SLICE_X342Y803       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     1.492 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22/O
                         net (fo=9, routed)           0.155     1.647    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22_n_0
    SLICE_X342Y802       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     1.687 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_5/O
                         net (fo=3, routed)           0.314     2.001    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_wadr_fifo_empty
    SLICE_X343Y795       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     2.116 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_comp/O
                         net (fo=22, routed)          0.982     3.098    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff_n_16
    SLICE_X348Y776       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.167 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica/O
                         net (fo=2, routed)           0.151     3.318    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN
    SLICE_X348Y774       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.434 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1/O
                         net (fo=621, routed)         1.055     4.489    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_1_n_0
    SLICE_X340Y763       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[454]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X340Y763       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     3.953    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[454]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 -0.536    

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][104]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[296]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.594ns  (logic 0.994ns (21.637%)  route 3.600ns (78.363%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X292Y815                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][104]/C
    SLICE_X292Y815       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][104]/Q
                         net (fo=1, routed)           0.270     0.384    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[104]
    SLICE_X292Y815       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     0.572 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_tx_tdata[104]_i_12/O
                         net (fo=1, routed)           0.248     0.820    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_tx_tdata[104]_i_12_n_0
    SLICE_X287Y816       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     0.951 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_tx_tdata[104]_i_6/O
                         net (fo=1, routed)           0.128     1.079    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/s_s_wadr_fifo_rdata[30]
    SLICE_X287Y816       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     1.211 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_tx_tdata[104]_i_3/O
                         net (fo=2, routed)           2.024     3.235    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[104]_0
    SLICE_X339Y772       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     3.305 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[168]_i_5/O
                         net (fo=4, routed)           0.348     3.653    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[168]_i_5_n_0
    SLICE_X339Y767       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     3.825 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[168]_i_2/O
                         net (fo=3, routed)           0.208     4.033    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[168]_i_2_n_0
    SLICE_X340Y766       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     4.149 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[296]_i_2/O
                         net (fo=1, routed)           0.348     4.497    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[296]_i_2_n_0
    SLICE_X344Y766       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     4.568 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[296]_i_1/O
                         net (fo=1, routed)           0.026     4.594    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[296]_i_1_n_0
    SLICE_X344Y766       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[296]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X344Y766       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.060    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[296]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.446ns  (logic 0.299ns (6.725%)  route 4.147ns (93.275%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y709                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_4/C
    SLICE_X207Y709       FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_4/Q
                         net (fo=32, routed)          3.733     3.847    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_peri_reset_repN_4_alias
    SLICE_X339Y785       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     4.032 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg[5]_i_2/O
                         net (fo=1, routed)           0.414     4.446    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg[5]_i_2_n_0
    SLICE_X340Y783       FDCE                                         f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X340Y783       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082     3.918    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[399]/D
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             aurora_64b66b_0_user_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        4.586ns  (logic 1.113ns (24.270%)  route 3.473ns (75.730%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y807                                    0.000     0.000 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/C
    SLICE_X341Y807       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]/Q
                         net (fo=2, routed)           0.153     0.270    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123]
    SLICE_X341Y806       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     0.455 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51/O
                         net (fo=1, routed)           0.342     0.797    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_51_n_0
    SLICE_X340Y804       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     0.970 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30/O
                         net (fo=1, routed)           0.385     1.355    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30_n_0
    SLICE_X342Y803       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     1.492 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22/O
                         net (fo=9, routed)           0.297     1.789    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_22_n_0
    SLICE_X343Y797       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.072     1.861 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
                         net (fo=6, routed)           0.720     2.581    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/s_s_radr_fifo_empty
    SLICE_X349Y791       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     2.696 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_replica_1/O
                         net (fo=1, routed)           0.064     2.760    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rd_sel_reg[2]_rep_repN_1_alias
    SLICE_X349Y791       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.071     2.831 f  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2/O
                         net (fo=93, routed)          1.081     3.912    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[329]_i_2_n_0
    SLICE_X340Y771       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173     4.085 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[399]_i_2/O
                         net (fo=1, routed)           0.402     4.487    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[399]_i_2_n_0
    SLICE_X344Y772       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.070     4.557 r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[399]_i_1/O
                         net (fo=1, routed)           0.029     4.586    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[399]_i_1_n_0
    SLICE_X344Y772       FDCE                                         r  inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X344Y772       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.059    inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[399]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                 -0.527    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AXI_CLK
  To Clock:  AXI_CLK

Setup :        81311  Failing Endpoints,  Worst Slack       -3.010ns,  Total Violation  -120216.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[15]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 0.422ns (4.574%)  route 8.804ns (95.426%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 12.495 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.829ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.798ns (routing 2.004ns, distribution 2.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.935    15.526    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X13Y141        FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.798    12.495    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X13Y141        FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[15]/C
                         clock pessimism              0.557    13.052    
                         inter-SLR compensation      -0.419    12.633    
                         clock uncertainty           -0.035    12.597    
    SLICE_X13Y141        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    12.515    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[16]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 0.422ns (4.574%)  route 8.804ns (95.426%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 12.495 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.829ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.798ns (routing 2.004ns, distribution 2.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.935    15.526    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X13Y141        FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.798    12.495    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X13Y141        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[16]/C
                         clock pessimism              0.557    13.052    
                         inter-SLR compensation      -0.419    12.633    
                         clock uncertainty           -0.035    12.597    
    SLICE_X13Y141        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.515    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[16]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[26]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 0.422ns (4.574%)  route 8.804ns (95.426%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 12.495 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.829ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.798ns (routing 2.004ns, distribution 2.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.935    15.526    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X13Y141        FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.798    12.495    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X13Y141        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[26]/C
                         clock pessimism              0.557    13.052    
                         inter-SLR compensation      -0.419    12.633    
                         clock uncertainty           -0.035    12.597    
    SLICE_X13Y141        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.515    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[63]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 0.422ns (4.574%)  route 8.804ns (95.426%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 12.495 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.829ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.798ns (routing 2.004ns, distribution 2.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.935    15.526    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X13Y141        FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.798    12.495    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X13Y141        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[63]/C
                         clock pessimism              0.557    13.052    
                         inter-SLR compensation      -0.419    12.633    
                         clock uncertainty           -0.035    12.597    
    SLICE_X13Y141        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.515    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[63]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[29]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 0.422ns (4.575%)  route 8.803ns (95.425%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 12.494 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.828ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.797ns (routing 2.004ns, distribution 2.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.934    15.525    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X10Y141        FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.797    12.494    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X10Y141        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[29]/C
                         clock pessimism              0.557    13.051    
                         inter-SLR compensation      -0.419    12.632    
                         clock uncertainty           -0.035    12.596    
    SLICE_X10Y141        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    12.514    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[33]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 0.422ns (4.575%)  route 8.803ns (95.425%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 12.494 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.828ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.797ns (routing 2.004ns, distribution 2.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.934    15.525    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X12Y141        FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.797    12.494    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X12Y141        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[33]/C
                         clock pessimism              0.557    13.051    
                         inter-SLR compensation      -0.419    12.632    
                         clock uncertainty           -0.035    12.596    
    SLICE_X12Y141        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    12.514    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[33]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[34]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 0.422ns (4.575%)  route 8.803ns (95.425%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 12.494 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.828ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.797ns (routing 2.004ns, distribution 2.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.934    15.525    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X12Y141        FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.797    12.494    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X12Y141        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[34]/C
                         clock pessimism              0.557    13.051    
                         inter-SLR compensation      -0.419    12.632    
                         clock uncertainty           -0.035    12.596    
    SLICE_X12Y141        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082    12.514    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[34]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[38]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 0.422ns (4.575%)  route 8.803ns (95.425%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 12.494 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.828ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.797ns (routing 2.004ns, distribution 2.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.934    15.525    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X10Y141        FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[38]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.797    12.494    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X10Y141        FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[38]/C
                         clock pessimism              0.557    13.051    
                         inter-SLR compensation      -0.419    12.632    
                         clock uncertainty           -0.035    12.596    
    SLICE_X10Y141        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    12.514    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[38]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[39]/CLR
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 0.422ns (4.575%)  route 8.803ns (95.425%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 12.494 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.828ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.797ns (routing 2.004ns, distribution 2.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.934    15.525    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X10Y141        FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.797    12.494    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X10Y141        FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[39]/C
                         clock pessimism              0.557    13.051    
                         inter-SLR compensation      -0.419    12.632    
                         clock uncertainty           -0.035    12.596    
    SLICE_X10Y141        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    12.514    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[39]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[60]/PRE
                            (recovery check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (AXI_CLK rise@6.666ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 0.422ns (4.575%)  route 8.803ns (95.425%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 12.494 - 6.666 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.419ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.828ns
    Common Clock Delay      (CCD):    3.035ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.886ns (routing 2.178ns, distribution 2.708ns)
  Clock Net Delay (Destination): 4.797ns (routing 2.004ns, distribution 2.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.581    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.581 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.331    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.414 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.886     6.300    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X219Y488       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.417 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
                         net (fo=5, routed)           0.148     6.565    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN
    SLICE_X219Y489       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.697 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2/O
                         net (fo=177, routed)         6.567    13.264    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0
    SLR Crossing[1->0]   
    SLICE_X73Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041    13.305 r  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88/O
                         net (fo=129, routed)         1.154    14.459    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367
    SLICE_X35Y143        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.591 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43/O
                         net (fo=128, routed)         0.934    15.525    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X12Y141        FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[60]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    6.666     6.666 r  
    AT49                                              0.000     6.666 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     6.666    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     7.000 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.051    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.051 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     7.622    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      4.797    12.494    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ACLK
    SLICE_X12Y141        FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[60]/C
                         clock pessimism              0.557    13.051    
                         inter-SLR compensation      -0.419    12.632    
                         clock uncertainty           -0.035    12.596    
    SLICE_X12Y141        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.082    12.514    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[60]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -3.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur6_reg[23]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.064ns (11.679%)  route 0.484ns (88.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.394ns (routing 1.156ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.350     3.055    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X184Y591       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.015     3.070 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__12/O
                         net (fo=128, routed)         0.134     3.204    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X184Y591       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur6_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.394     3.260    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->1]   
    SLICE_X184Y591       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur6_reg[23]/C
                         clock pessimism             -0.507     2.753    
    SLICE_X184Y591       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     2.758    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur6_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur5_reg[11]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.120ns (12.060%)  route 0.875ns (87.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.192ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.391ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.525ns (routing 1.156ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.748     3.453    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X225Y659       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     3.524 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__0/O
                         net (fo=128, routed)         0.127     3.651    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur5_reg[57]_0
    SLICE_X225Y659       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur5_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.525     3.391    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X225Y659       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur5_reg[11]/C
                         clock pessimism             -0.385     3.006    
                         inter-SLR compensation       0.192     3.198    
    SLICE_X225Y659       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     3.203    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur5_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[32]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.102ns (10.129%)  route 0.905ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.193ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.398ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.156ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.662     3.367    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X217Y658       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053     3.420 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0/O
                         net (fo=128, routed)         0.243     3.663    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X221Y653       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.532     3.398    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X221Y653       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[32]/C
                         clock pessimism             -0.385     3.013    
                         inter-SLR compensation       0.193     3.206    
    SLICE_X221Y653       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     3.211    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[40]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.102ns (10.129%)  route 0.905ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.193ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.398ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.156ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.662     3.367    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X217Y658       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053     3.420 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0/O
                         net (fo=128, routed)         0.243     3.663    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X221Y653       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.532     3.398    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X221Y653       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[40]/C
                         clock pessimism             -0.385     3.013    
                         inter-SLR compensation       0.193     3.206    
    SLICE_X221Y653       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     3.211    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[20]/PRE
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.102ns (10.139%)  route 0.904ns (89.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.193ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.396ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.530ns (routing 1.156ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.662     3.367    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X217Y658       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053     3.420 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0/O
                         net (fo=128, routed)         0.242     3.662    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X220Y653       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.530     3.396    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X220Y653       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[20]/C
                         clock pessimism             -0.385     3.011    
                         inter-SLR compensation       0.193     3.204    
    SLICE_X220Y653       FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     3.209    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[47]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.102ns (10.139%)  route 0.904ns (89.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.193ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.396ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.530ns (routing 1.156ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.662     3.367    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X217Y658       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053     3.420 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0/O
                         net (fo=128, routed)         0.242     3.662    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X220Y653       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.530     3.396    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X220Y653       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[47]/C
                         clock pessimism             -0.385     3.011    
                         inter-SLR compensation       0.193     3.204    
    SLICE_X220Y653       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     3.209    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[47]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[57]/PRE
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.102ns (10.139%)  route 0.904ns (89.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.193ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.396ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.530ns (routing 1.156ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.662     3.367    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X217Y658       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053     3.420 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0/O
                         net (fo=128, routed)         0.242     3.662    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X220Y653       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[57]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.530     3.396    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X220Y653       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[57]/C
                         clock pessimism             -0.385     3.011    
                         inter-SLR compensation       0.193     3.204    
    SLICE_X220Y653       FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     3.209    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[57]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[59]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.102ns (10.139%)  route 0.904ns (89.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.193ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.396ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.530ns (routing 1.156ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.662     3.367    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X217Y658       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053     3.420 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0/O
                         net (fo=128, routed)         0.242     3.662    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X220Y653       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.530     3.396    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X220Y653       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[59]/C
                         clock pessimism             -0.385     3.011    
                         inter-SLR compensation       0.193     3.204    
    SLICE_X220Y653       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.209    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[13]/CLR
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.102ns (10.069%)  route 0.911ns (89.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.194ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.401ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.535ns (routing 1.156ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.662     3.367    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X217Y658       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053     3.420 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0/O
                         net (fo=128, routed)         0.249     3.669    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X221Y653       FDCE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.535     3.401    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X221Y653       FDCE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[13]/C
                         clock pessimism             -0.385     3.016    
                         inter-SLR compensation       0.194     3.209    
    SLICE_X221Y653       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     3.214    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[14]/PRE
                            (removal check against rising-edge clock AXI_CLK  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_CLK rise@0.000ns - AXI_CLK rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.102ns (10.069%)  route 0.911ns (89.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.385ns
  Inter-SLR Compensation: 0.194ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.401ns
    Common Clock Delay      (CCD):    2.110ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      2.056ns (routing 1.045ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.535ns (routing 1.156ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.195     0.195 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.223    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.573    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.600 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.056     2.656    inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/MAIN_CLK
    SLR Crossing[0->1]   
    SLICE_X202Y579       FDPE                                         r  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y579       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.705 f  inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg/Q
                         net (fo=508, routed)         0.662     3.367    inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/lopt
    SLR Crossing[1->2]   
    SLICE_X217Y658       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.053     3.420 f  inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0/O
                         net (fo=128, routed)         0.249     3.669    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur3_reg[41]_0
    SLICE_X221Y653       FDPE                                         f  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_CLK rise edge)    0.000     0.000 r  
    AT49                                              0.000     0.000 r  CLK_150M_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.378     0.378 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.426    inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    AT49                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.835    inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_I[0]
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.866 r  inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y7 (CLOCK_ROOT)    net (fo=576271, routed)      2.535     3.401    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->2]   
    SLICE_X221Y653       FDPE                                         r  inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[14]/C
                         clock pessimism             -0.385     3.016    
                         inter-SLR compensation       0.194     3.209    
    SLICE_X221Y653       FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     3.214    inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aurora_64b66b_0_user_clk_out
  To Clock:  aurora_64b66b_0_user_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        9.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.114ns (3.565%)  route 3.084ns (96.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.084     6.034    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X265Y798       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X265Y798       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X265Y798       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/rxchanisaligned_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.114ns (3.565%)  route 3.084ns (96.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.084     6.034    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X265Y798       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/rxchanisaligned_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X265Y798       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/rxchanisaligned_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X265Y798       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/rxchanisaligned_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.114ns (3.565%)  route 3.084ns (96.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.084     6.034    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X265Y798       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X265Y798       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X265Y798       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.400ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.114ns (3.574%)  route 3.076ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.076     6.026    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X265Y795       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X265Y795       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X265Y795       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.400ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_stop_prev_cb_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.114ns (3.574%)  route 3.076ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.076     6.026    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X265Y795       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_stop_prev_cb_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X265Y795       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_stop_prev_cb_r_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X265Y795       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_stop_prev_cb_r_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.400ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/slave_stop_cb_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.114ns (3.574%)  route 3.076ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.076     6.026    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X265Y795       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/slave_stop_cb_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X265Y795       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/slave_stop_cb_r_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X265Y795       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/slave_stop_cb_r_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/CB_av_s_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.114ns (3.576%)  route 3.074ns (96.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.074     6.024    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X264Y795       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/CB_av_s_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X264Y795       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/CB_av_s_r_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X264Y795       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/CB_av_s_r_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_stop_next_cb_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.114ns (3.576%)  route 3.074ns (96.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.074     6.024    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X264Y795       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_stop_next_cb_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X264Y795       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_stop_next_cb_r_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X264Y795       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/master_stop_next_cb_r_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/rxchanisaligned_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.114ns (3.576%)  route 3.074ns (96.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 15.326 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.299ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.074     6.024    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X264Y795       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/rxchanisaligned_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.197    15.326    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X264Y795       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/rxchanisaligned_reg/C
                         clock pessimism              0.217    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X264Y795       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    15.426    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave.slave/rxchanisaligned_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_0_user_clk_out rise@12.800ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.114ns (3.636%)  route 3.021ns (96.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 15.339 - 12.800 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.334ns, distribution 2.105ns)
  Clock Net Delay (Destination): 2.210ns (routing 0.299ns, distribution 1.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.439     2.836    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.950 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         3.021     5.971    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X261Y794       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       2.210    15.339    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/hold_rd_ptr_reg_0
    SLICE_X261Y794       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/cb_rxdatavalid_cnt_reg[0]/C
                         clock pessimism              0.217    15.556    
                         clock uncertainty           -0.035    15.520    
    SLICE_X261Y794       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    15.438    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/cb_rxdatavalid_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.438    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  9.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.201ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.211     1.200    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y641       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.983     1.148    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[6]/C
                         clock pessimism             -0.142     1.006    
    SLICE_X356Y641       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.011    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[7]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.201ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.211     1.200    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y641       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.983     1.148    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[7]/C
                         clock pessimism             -0.142     1.006    
    SLICE_X356Y641       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.011    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.201ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.211     1.200    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y641       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.983     1.148    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]/C
                         clock pessimism             -0.142     1.006    
    SLICE_X356Y641       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.011    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[9]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.201ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.211     1.200    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y641       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.983     1.148    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[9]/C
                         clock pessimism             -0.142     1.006    
    SLICE_X356Y641       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.011    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/fabric_pcs_rst_extend_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/rxchanisaligned_reg/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.125ns (routing 0.173ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.201ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       1.125     1.243    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLICE_X273Y816       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.292 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.204     1.496    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cbcc_reset_cbstg2_rd_clk
    SLICE_X272Y819       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/rxchanisaligned_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       1.325     1.490    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg_0
    SLICE_X272Y819       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/rxchanisaligned_reg/C
                         clock pessimism             -0.205     1.285    
    SLICE_X272Y819       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.290    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/rxchanisaligned_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.409%)  route 0.269ns (84.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.201ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.269     1.258    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y642       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.982     1.147    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y642       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/C
                         clock pessimism             -0.142     1.005    
    SLICE_X356Y642       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.010    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.409%)  route 0.269ns (84.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.201ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.269     1.258    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y642       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.982     1.147    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y642       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/C
                         clock pessimism             -0.142     1.005    
    SLICE_X356Y642       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.010    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.409%)  route 0.269ns (84.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.201ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.269     1.258    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y642       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.982     1.147    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y642       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/C
                         clock pessimism             -0.142     1.005    
    SLICE_X356Y642       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.010    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.409%)  route 0.269ns (84.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.201ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.269     1.258    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y642       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.982     1.147    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y642       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/C
                         clock pessimism             -0.142     1.005    
    SLICE_X356Y642       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.010    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock aurora_64b66b_0_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_0_user_clk_out rise@0.000ns - aurora_64b66b_0_user_clk_out rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.049ns (15.170%)  route 0.274ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.822ns (routing 0.173ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.201ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.822     0.940    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]
    SLICE_X353Y641       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y641       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.989 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.274     1.263    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y642       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_0_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y11 (CLOCK_ROOT)   net (fo=96704, routed)       0.984     1.149    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y642       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.142     1.007    
    SLICE_X356Y642       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.012    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aurora_64b66b_1_user_clk_out
  To Clock:  aurora_64b66b_1_user_clk_out

Setup :            0  Failing Endpoints,  Worst Slack       10.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.794ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.114ns (5.691%)  route 1.889ns (94.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 16.612 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.483ns (routing 0.355ns, distribution 3.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.889     6.040    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X308Y611       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.483    16.612    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->2]   
    SLICE_X308Y611       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r_reg/C
                         clock pessimism              0.339    16.951    
                         clock uncertainty           -0.035    16.916    
    SLICE_X308Y611       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    16.834    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r_reg
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                 10.794    

Slack (MET) :             10.794ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.114ns (5.691%)  route 1.889ns (94.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 16.612 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.483ns (routing 0.355ns, distribution 3.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.889     6.040    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X308Y611       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.483    16.612    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->2]   
    SLICE_X308Y611       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[2]/C
                         clock pessimism              0.339    16.951    
                         clock uncertainty           -0.035    16.916    
    SLICE_X308Y611       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    16.834    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cb_rxdatavalid_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                 10.794    

Slack (MET) :             10.937ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.114ns (6.152%)  route 1.739ns (93.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 16.605 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.476ns (routing 0.355ns, distribution 3.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.739     5.890    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X310Y609       FDPE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.476    16.605    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->2]   
    SLICE_X310Y609       FDPE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[0]/C
                         clock pessimism              0.339    16.944    
                         clock uncertainty           -0.035    16.909    
    SLICE_X310Y609       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    16.827    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.827    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 10.937    

Slack (MET) :             10.937ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[1]/PRE
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.114ns (6.152%)  route 1.739ns (93.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 16.605 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.476ns (routing 0.355ns, distribution 3.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.739     5.890    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X310Y609       FDPE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.476    16.605    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->2]   
    SLICE_X310Y609       FDPE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[1]/C
                         clock pessimism              0.339    16.944    
                         clock uncertainty           -0.035    16.909    
    SLICE_X310Y609       FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082    16.827    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave.slave/master_ack_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.827    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 10.937    

Slack (MET) :             11.101ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.114ns (6.754%)  route 1.574ns (93.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 16.604 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.475ns (routing 0.355ns, distribution 3.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.574     5.725    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cbcc_reset_cbstg2_rd_clk
    SLICE_X307Y617       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.475    16.604    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg_0
    SLR Crossing[0->2]   
    SLICE_X307Y617       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[0]/C
                         clock pessimism              0.340    16.944    
                         clock uncertainty           -0.035    16.908    
    SLICE_X307Y617       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    16.826    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                 11.101    

Slack (MET) :             11.101ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.114ns (6.754%)  route 1.574ns (93.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 16.604 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.475ns (routing 0.355ns, distribution 3.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.574     5.725    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cbcc_reset_cbstg2_rd_clk
    SLICE_X307Y617       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.475    16.604    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg_0
    SLR Crossing[0->2]   
    SLICE_X307Y617       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[1]/C
                         clock pessimism              0.340    16.944    
                         clock uncertainty           -0.035    16.908    
    SLICE_X307Y617       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    16.826    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                 11.101    

Slack (MET) :             11.101ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.114ns (6.754%)  route 1.574ns (93.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 16.604 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.475ns (routing 0.355ns, distribution 3.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.574     5.725    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cbcc_reset_cbstg2_rd_clk
    SLICE_X307Y617       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.475    16.604    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg_0
    SLR Crossing[0->2]   
    SLICE_X307Y617       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[2]/C
                         clock pessimism              0.340    16.944    
                         clock uncertainty           -0.035    16.908    
    SLICE_X307Y617       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    16.826    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cb_rxdatavalid_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                 11.101    

Slack (MET) :             11.103ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.114ns (6.746%)  route 1.576ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 16.608 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.479ns (routing 0.355ns, distribution 3.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.576     5.727    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cbcc_reset_cbstg2_rd_clk
    SLICE_X308Y617       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.479    16.608    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg_0
    SLR Crossing[0->2]   
    SLICE_X308Y617       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg/C
                         clock pessimism              0.339    16.947    
                         clock uncertainty           -0.035    16.912    
    SLICE_X308Y617       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    16.830    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                 11.103    

Slack (MET) :             11.103ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/count_maxskew_load_reg[0]/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.114ns (6.746%)  route 1.576ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 16.608 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.479ns (routing 0.355ns, distribution 3.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.576     5.727    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/cbcc_reset_cbstg2_rd_clk
    SLICE_X308Y617       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/count_maxskew_load_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.479    16.608    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/alignment_done_r_reg_0
    SLR Crossing[0->2]   
    SLICE_X308Y617       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/count_maxskew_load_reg[0]/C
                         clock pessimism              0.339    16.947    
                         clock uncertainty           -0.035    16.912    
    SLICE_X308Y617       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    16.830    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master.master/count_maxskew_load_reg[0]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                 11.103    

Slack (MET) :             11.139ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r_reg/CLR
                            (recovery check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (aurora_64b66b_1_user_clk_out rise@12.800ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.114ns (7.161%)  route 1.478ns (92.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 16.545 - 12.800 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.640ns (routing 0.395ns, distribution 3.245ns)
  Clock Net Delay (Destination): 3.416ns (routing 0.355ns, distribution 3.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.640     4.037    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.151 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         1.478     5.629    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X333Y608       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                     12.800    12.800 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000    12.800 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    12.846    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    13.129 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      3.416    16.545    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->2]   
    SLICE_X333Y608       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r_reg/C
                         clock pessimism              0.340    16.885    
                         clock uncertainty           -0.035    16.850    
    SLICE_X333Y608       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    16.768    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r_reg
  -------------------------------------------------------------------
                         required time                         16.768    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 11.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.367ns (routing 0.206ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.238ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.367     1.485    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X357Y54        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y54        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.534 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.169     1.703    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X357Y53        FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.625     1.790    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X357Y53        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.254     1.536    
    SLICE_X357Y53        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.541    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.367ns (routing 0.206ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.238ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.367     1.485    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X357Y54        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y54        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.534 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.169     1.703    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X357Y53        FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.625     1.790    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X357Y53        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.254     1.536    
    SLICE_X357Y53        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.541    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.367ns (routing 0.206ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.238ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.367     1.485    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X357Y54        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y54        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.534 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.175     1.709    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X357Y53        FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.628     1.793    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X357Y53        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.254     1.539    
    SLICE_X357Y53        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.544    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.367ns (routing 0.206ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.238ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.367     1.485    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X357Y54        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y54        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.534 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.175     1.709    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X357Y53        FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.628     1.793    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X357Y53        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]/C
                         clock pessimism             -0.254     1.539    
    SLICE_X357Y53        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.544    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.367ns (routing 0.206ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.238ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.367     1.485    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X357Y54        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y54        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.534 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.175     1.709    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X357Y53        FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.628     1.793    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X357Y53        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]/C
                         clock pessimism             -0.254     1.539    
    SLICE_X357Y53        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.544    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[5]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.367ns (routing 0.206ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.238ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.367     1.485    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X357Y54        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y54        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.534 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.175     1.709    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X357Y53        FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.628     1.793    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X357Y53        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[5]/C
                         clock pessimism             -0.254     1.539    
    SLICE_X357Y53        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.544    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.367ns (routing 0.206ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.238ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.367     1.485    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X357Y54        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y54        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.534 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.173     1.707    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y53        FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.625     1.790    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y53        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]/C
                         clock pessimism             -0.254     1.536    
    SLICE_X356Y53        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.541    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.367ns (routing 0.206ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.238ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.367     1.485    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]
    SLICE_X357Y54        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X357Y54        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.534 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/Q
                         net (fo=18, routed)          0.173     1.707    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/mmcm_not_locked_out2
    SLICE_X356Y53        FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.625     1.790    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rst_in_out_reg_0
    SLICE_X356Y53        FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]/C
                         clock pessimism             -0.254     1.536    
    SLICE_X356Y53        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.541    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_tx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/cb_rxdatavalid_cnt_reg[1]/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.049ns (14.080%)  route 0.299ns (85.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      1.609ns (routing 0.206ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.238ns, distribution 1.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.609     1.727    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.776 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.299     2.075    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X331Y608       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/cb_rxdatavalid_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.972     2.137    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->2]   
    SLICE_X331Y608       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/cb_rxdatavalid_cnt_reg[1]/C
                         clock pessimism             -0.238     1.899    
    SLICE_X331Y608       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.904    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/cb_rxdatavalid_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/hold_rd_ptr_reg/CLR
                            (removal check against rising-edge clock aurora_64b66b_1_user_clk_out  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_1_user_clk_out rise@0.000ns - aurora_64b66b_1_user_clk_out rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.049ns (14.080%)  route 0.299ns (85.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      1.609ns (routing 0.206ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.238ns, distribution 1.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.609     1.727    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/stg5_reg
    SLR Crossing[0->2]   
    SLICE_X340Y608       FDRE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y608       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.776 f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=110, routed)         0.299     2.075    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/cbcc_reset_cbstg2_rd_clk
    SLICE_X331Y608       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/hold_rd_ptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_1_user_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/tx_out_clk
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X8Y2 (CLOCK_ROOT)    net (fo=110890, routed)      1.972     2.137    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/hold_rd_ptr_reg_0
    SLR Crossing[0->2]   
    SLICE_X331Y608       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/hold_rd_ptr_reg/C
                         clock pessimism             -0.238     1.899    
    SLICE_X331Y608       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.904    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave.slave/hold_rd_ptr_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.114ns (6.319%)  route 1.690ns (93.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 9.798 - 6.400 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.410ns (routing 1.251ns, distribution 2.159ns)
  Clock Net Delay (Destination): 3.069ns (routing 1.144ns, distribution 1.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.410     3.807    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.921 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           1.690     5.611    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X354Y809       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.069     9.798    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X354Y809       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism              0.175     9.973    
                         clock uncertainty           -0.035     9.938    
    SLICE_X354Y809       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     9.856    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.114ns (6.319%)  route 1.690ns (93.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 9.798 - 6.400 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.410ns (routing 1.251ns, distribution 2.159ns)
  Clock Net Delay (Destination): 3.069ns (routing 1.144ns, distribution 1.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.410     3.807    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.921 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           1.690     5.611    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X354Y809       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.069     9.798    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X354Y809       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/C
                         clock pessimism              0.175     9.973    
                         clock uncertainty           -0.035     9.938    
    SLICE_X354Y809       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     9.856    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.114ns (6.884%)  route 1.542ns (93.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 9.808 - 6.400 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.410ns (routing 1.251ns, distribution 2.159ns)
  Clock Net Delay (Destination): 3.079ns (routing 1.144ns, distribution 1.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.410     3.807    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.921 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           1.542     5.463    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.079     9.808    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism              0.175     9.983    
                         clock uncertainty           -0.035     9.948    
    SLICE_X353Y810       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     9.866    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.114ns (6.884%)  route 1.542ns (93.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 9.808 - 6.400 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.410ns (routing 1.251ns, distribution 2.159ns)
  Clock Net Delay (Destination): 3.079ns (routing 1.144ns, distribution 1.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.410     3.807    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.921 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           1.542     5.463    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.079     9.808    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/C
                         clock pessimism              0.175     9.983    
                         clock uncertainty           -0.035     9.948    
    SLICE_X353Y810       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     9.866    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.114ns (6.884%)  route 1.542ns (93.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 9.808 - 6.400 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.410ns (routing 1.251ns, distribution 2.159ns)
  Clock Net Delay (Destination): 3.079ns (routing 1.144ns, distribution 1.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.410     3.807    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.921 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           1.542     5.463    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.079     9.808    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/C
                         clock pessimism              0.175     9.983    
                         clock uncertainty           -0.035     9.948    
    SLICE_X353Y810       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     9.866    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.114ns (6.926%)  route 1.532ns (93.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 9.806 - 6.400 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.410ns (routing 1.251ns, distribution 2.159ns)
  Clock Net Delay (Destination): 3.077ns (routing 1.144ns, distribution 1.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.410     3.807    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.921 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           1.532     5.453    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.077     9.806    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.175     9.981    
                         clock uncertainty           -0.035     9.946    
    SLICE_X353Y810       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     9.864    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.114ns (6.926%)  route 1.532ns (93.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 9.806 - 6.400 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.410ns (routing 1.251ns, distribution 2.159ns)
  Clock Net Delay (Destination): 3.077ns (routing 1.144ns, distribution 1.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.410     3.807    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.921 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           1.532     5.453    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.077     9.806    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.175     9.981    
                         clock uncertainty           -0.035     9.946    
    SLICE_X353Y810       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082     9.864    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.114ns (6.926%)  route 1.532ns (93.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 9.806 - 6.400 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.410ns (routing 1.251ns, distribution 2.159ns)
  Clock Net Delay (Destination): 3.077ns (routing 1.144ns, distribution 1.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.410     3.807    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.921 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           1.532     5.453    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        3.077     9.806    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.175     9.981    
                         clock uncertainty           -0.035     9.946    
    SLICE_X353Y810       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082     9.864    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  4.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.049ns (5.861%)  route 0.787ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.641ns (routing 0.655ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.733ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.641     1.759    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.808 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.787     2.595    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.893     2.058    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.125     1.933    
    SLICE_X353Y810       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.938    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.049ns (5.861%)  route 0.787ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.641ns (routing 0.655ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.733ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.641     1.759    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.808 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.787     2.595    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.893     2.058    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.125     1.933    
    SLICE_X353Y810       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.938    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.049ns (5.861%)  route 0.787ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.641ns (routing 0.655ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.733ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.641     1.759    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.808 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.787     2.595    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.893     2.058    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.125     1.933    
    SLICE_X353Y810       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.938    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.049ns (5.819%)  route 0.793ns (94.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.641ns (routing 0.655ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.733ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.641     1.759    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.808 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.793     2.601    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.896     2.061    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism             -0.125     1.936    
    SLICE_X353Y810       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.941    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.049ns (5.819%)  route 0.793ns (94.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.641ns (routing 0.655ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.733ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.641     1.759    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.808 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.793     2.601    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.896     2.061    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/C
                         clock pessimism             -0.125     1.936    
    SLICE_X353Y810       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.941    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.049ns (5.819%)  route 0.793ns (94.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.641ns (routing 0.655ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.733ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.641     1.759    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.808 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.793     2.601    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X353Y810       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.896     2.061    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X353Y810       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/C
                         clock pessimism             -0.125     1.936    
    SLICE_X353Y810       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.941    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.049ns (5.344%)  route 0.868ns (94.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.641ns (routing 0.655ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.733ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.641     1.759    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.808 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.868     2.676    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X354Y809       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.882     2.047    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X354Y809       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism             -0.125     1.922    
    SLICE_X354Y809       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.927    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.049ns (5.344%)  route 0.868ns (94.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.641ns (routing 0.655ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.733ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.641     1.759    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X352Y706       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y706       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.808 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.868     2.676    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X354Y809       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y47  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y264       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=4454, routed)        1.882     2.047    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/rxusrclk_out
    SLICE_X354Y809       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/C
                         clock pessimism             -0.125     1.922    
    SLICE_X354Y809       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.927    inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.749    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.114ns (13.702%)  route 0.718ns (86.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 9.900 - 6.400 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.542ns (routing 1.167ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.065ns, distribution 2.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.542     3.939    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.053 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.718     4.771    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.171     9.900    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.307    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X347Y173       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    10.090    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.114ns (13.702%)  route 0.718ns (86.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 9.900 - 6.400 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.542ns (routing 1.167ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.065ns, distribution 2.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.542     3.939    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.053 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.718     4.771    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.171     9.900    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism              0.307    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X347Y173       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    10.090    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.114ns (13.702%)  route 0.718ns (86.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 9.900 - 6.400 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.542ns (routing 1.167ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.065ns, distribution 2.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.542     3.939    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.053 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.718     4.771    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.171     9.900    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/C
                         clock pessimism              0.307    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X347Y173       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    10.090    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.114ns (13.702%)  route 0.718ns (86.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 9.900 - 6.400 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.542ns (routing 1.167ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.065ns, distribution 2.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.542     3.939    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.053 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.718     4.771    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.171     9.900    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/C
                         clock pessimism              0.307    10.207    
                         clock uncertainty           -0.035    10.172    
    SLICE_X347Y173       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    10.090    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.114ns (13.669%)  route 0.720ns (86.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 9.904 - 6.400 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.542ns (routing 1.167ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.175ns (routing 1.065ns, distribution 2.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.542     3.939    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.053 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.720     4.773    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X348Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.175     9.904    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X348Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism              0.307    10.211    
                         clock uncertainty           -0.035    10.176    
    SLICE_X348Y173       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    10.094    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.094    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.114ns (13.669%)  route 0.720ns (86.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 9.904 - 6.400 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.542ns (routing 1.167ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.175ns (routing 1.065ns, distribution 2.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.542     3.939    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.053 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.720     4.773    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X348Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.175     9.904    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X348Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/C
                         clock pessimism              0.307    10.211    
                         clock uncertainty           -0.035    10.176    
    SLICE_X348Y173       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    10.094    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.094    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.114ns (13.869%)  route 0.708ns (86.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 9.898 - 6.400 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.542ns (routing 1.167ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.169ns (routing 1.065ns, distribution 2.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.542     3.939    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.053 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.708     4.761    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.169     9.898    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.307    10.205    
                         clock uncertainty           -0.035    10.170    
    SLICE_X347Y173       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    10.088    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.114ns (13.869%)  route 0.708ns (86.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 9.898 - 6.400 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.542ns (routing 1.167ns, distribution 2.375ns)
  Clock Net Delay (Destination): 3.169ns (routing 1.065ns, distribution 2.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.542     3.939    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.053 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.708     4.761    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     6.400 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     6.446    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        3.169     9.898    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.307    10.205    
                         clock uncertainty           -0.035    10.170    
    SLICE_X347Y173       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    10.088    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  5.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.049ns (12.219%)  route 0.352ns (87.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.638ns (routing 0.595ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.667ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.638     1.756    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.805 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.352     2.157    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.896     2.061    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.223     1.838    
    SLICE_X347Y173       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.843    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.049ns (12.219%)  route 0.352ns (87.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.638ns (routing 0.595ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.667ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.638     1.756    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.805 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.352     2.157    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.896     2.061    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.223     1.838    
    SLICE_X347Y173       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.843    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.049ns (12.010%)  route 0.359ns (87.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.638ns (routing 0.595ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.667ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.638     1.756    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.805 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.359     2.164    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X348Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.901     2.066    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X348Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]/C
                         clock pessimism             -0.223     1.843    
    SLICE_X348Y173       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.848    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.049ns (12.010%)  route 0.359ns (87.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.638ns (routing 0.595ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.667ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.638     1.756    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.805 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.359     2.164    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X348Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.901     2.066    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X348Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]/C
                         clock pessimism             -0.223     1.843    
    SLICE_X348Y173       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.848    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.049ns (12.069%)  route 0.357ns (87.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.638ns (routing 0.595ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.667ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.638     1.756    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.805 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.357     2.162    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.898     2.063    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.223     1.840    
    SLICE_X347Y173       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.845    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.049ns (12.069%)  route 0.357ns (87.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.638ns (routing 0.595ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.667ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.638     1.756    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.805 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.357     2.162    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.898     2.063    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism             -0.223     1.840    
    SLICE_X347Y173       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.845    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.049ns (12.069%)  route 0.357ns (87.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.638ns (routing 0.595ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.667ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.638     1.756    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.805 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.357     2.162    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.898     2.063    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]/C
                         clock pessimism             -0.223     1.840    
    SLICE_X347Y173       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.845    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.049ns (12.069%)  route 0.357ns (87.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.638ns (routing 0.595ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.667ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.638     1.756    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0]
    SLICE_X358Y174       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y174       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.805 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.357     2.162    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X347Y173       FDCE                                         f  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxoutclk_out[0]
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y5 (CLOCK_ROOT)    net (fo=4449, routed)        1.898     2.063    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/rxusrclk_out
    SLICE_X347Y173       FDCE                                         r  inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]/C
                         clock pessimism             -0.223     1.840    
    SLICE_X347Y173       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.845    inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.317    





