// Seed: 2098878771
module module_0 (
    output wire id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input uwire id_11
);
  wire id_13;
  always $display(1 & id_1, 1);
  always_comb id_0 = id_5;
  wire id_14;
  assign id_2 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output wor   id_5,
    output logic id_6,
    input  wire  id_7
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_0,
      id_1,
      id_4,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0,
      id_7
  );
  wire id_9, id_10;
  always id_6 <= id_4 - id_2;
  wire id_11;
  assign id_1 = id_3;
  wire id_12, id_13;
  wire id_14;
endmodule
