Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Sep  4 23:34:52 2025
| Host         : kc-ThinkPad-T14-Gen-5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file lab3_timing_summary_routed.rpt -pb lab3_timing_summary_routed.pb -rpx lab3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.651        0.000                      0                  253        0.110        0.000                      0                  253        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.651        0.000                      0                  253        0.110        0.000                      0                  253        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 CE/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.211ns (19.140%)  route 5.116ns (80.860%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.547     5.068    CE/CLK
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  CE/counter_reg[27]/Q
                         net (fo=2, routed)           1.059     6.547    CE/counter[27]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.296     6.843 f  CE/counter[31]_i_16/O
                         net (fo=5, routed)           0.975     7.818    CE/counter[31]_i_16_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.942 f  CE/counter[31]_i_6/O
                         net (fo=1, routed)           0.808     8.750    CE/counter[31]_i_6_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.874 r  CE/counter[31]_i_2/O
                         net (fo=40, routed)          1.491    10.366    CE/counter[31]_i_2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  CE/enable_i_4/O
                         net (fo=1, routed)           0.782    11.271    CE/enable_i_4_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  CE/enable_i_1/O
                         net (fo=1, routed)           0.000    11.395    CE/enable_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  CE/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.434    14.775    CE/CLK
    SLICE_X32Y19         FDRE                                         r  CE/enable_reg/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.031    15.046    CE/enable_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 CE/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.087ns (21.282%)  route 4.021ns (78.718%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.547     5.068    CE/CLK
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 f  CE/counter_reg[27]/Q
                         net (fo=2, routed)           1.059     6.547    CE/counter[27]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.296     6.843 r  CE/counter[31]_i_16/O
                         net (fo=5, routed)           0.975     7.818    CE/counter[31]_i_16_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  CE/counter[31]_i_6/O
                         net (fo=1, routed)           0.808     8.750    CE/counter[31]_i_6_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.874 f  CE/counter[31]_i_2/O
                         net (fo=40, routed)          1.177    10.052    CE/counter[31]_i_2_n_0
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.124    10.176 r  CE/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    10.176    CE/sel0[24]
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.430    14.771    CE/CLK
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[24]/C
                         clock pessimism              0.297    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.029    15.062    CE/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 CE/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.113ns (21.681%)  route 4.021ns (78.319%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.547     5.068    CE/CLK
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 f  CE/counter_reg[27]/Q
                         net (fo=2, routed)           1.059     6.547    CE/counter[27]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.296     6.843 r  CE/counter[31]_i_16/O
                         net (fo=5, routed)           0.975     7.818    CE/counter[31]_i_16_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  CE/counter[31]_i_6/O
                         net (fo=1, routed)           0.808     8.750    CE/counter[31]_i_6_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.874 f  CE/counter[31]_i_2/O
                         net (fo=40, routed)          1.177    10.052    CE/counter[31]_i_2_n_0
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.150    10.202 r  CE/counter[29]_i_1/O
                         net (fo=1, routed)           0.000    10.202    CE/sel0[29]
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.430    14.771    CE/CLK
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[29]/C
                         clock pessimism              0.297    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.075    15.108    CE/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 CE/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.087ns (21.510%)  route 3.967ns (78.490%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.547     5.068    CE/CLK
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 f  CE/counter_reg[27]/Q
                         net (fo=2, routed)           1.059     6.547    CE/counter[27]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.296     6.843 r  CE/counter[31]_i_16/O
                         net (fo=5, routed)           0.975     7.818    CE/counter[31]_i_16_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  CE/counter[31]_i_6/O
                         net (fo=1, routed)           0.808     8.750    CE/counter[31]_i_6_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.874 f  CE/counter[31]_i_2/O
                         net (fo=40, routed)          1.123     9.998    CE/counter[31]_i_2_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.122 r  CE/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.122    CE/sel0[23]
    SLICE_X31Y22         FDRE                                         r  CE/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.431    14.772    CE/CLK
    SLICE_X31Y22         FDRE                                         r  CE/counter_reg[23]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.031    15.043    CE/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 CE/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.116ns (21.958%)  route 3.967ns (78.042%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.547     5.068    CE/CLK
    SLICE_X31Y23         FDRE                                         r  CE/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 f  CE/counter_reg[27]/Q
                         net (fo=2, routed)           1.059     6.547    CE/counter[27]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.296     6.843 r  CE/counter[31]_i_16/O
                         net (fo=5, routed)           0.975     7.818    CE/counter[31]_i_16_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  CE/counter[31]_i_6/O
                         net (fo=1, routed)           0.808     8.750    CE/counter[31]_i_6_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.874 f  CE/counter[31]_i_2/O
                         net (fo=40, routed)          1.123     9.998    CE/counter[31]_i_2_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.153    10.151 r  CE/counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.151    CE/sel0[30]
    SLICE_X31Y22         FDRE                                         r  CE/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.431    14.772    CE/CLK
    SLICE_X31Y22         FDRE                                         r  CE/counter_reg[30]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.075    15.087    CE/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 startup_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.952ns (21.347%)  route 3.508ns (78.653%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  startup_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  startup_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.386    startup_counter_reg[10]
    SLICE_X29Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.510 r  startup_counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.912    startup_counter[0]_i_6_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.036 f  startup_counter[0]_i_4/O
                         net (fo=1, routed)           0.462     7.498    startup_counter[0]_i_4_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.622 f  startup_counter[0]_i_1/O
                         net (fo=37, routed)          0.908     8.530    sel
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  led[15]_i_1/O
                         net (fo=20, routed)          0.876     9.530    led[15]_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  an_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  an_reg[3]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y20         FDRE (Setup_fdre_C_R)       -0.429    14.499    an_reg[3]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 startup_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.952ns (21.347%)  route 3.508ns (78.653%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  startup_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  startup_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.386    startup_counter_reg[10]
    SLICE_X29Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.510 r  startup_counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.912    startup_counter[0]_i_6_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.036 f  startup_counter[0]_i_4/O
                         net (fo=1, routed)           0.462     7.498    startup_counter[0]_i_4_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.622 f  startup_counter[0]_i_1/O
                         net (fo=37, routed)          0.908     8.530    sel
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  led[15]_i_1/O
                         net (fo=20, routed)          0.876     9.530    led[15]_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  seg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  seg_reg[2]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y20         FDRE (Setup_fdre_C_R)       -0.429    14.499    seg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 startup_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.952ns (21.347%)  route 3.508ns (78.653%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  startup_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  startup_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.386    startup_counter_reg[10]
    SLICE_X29Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.510 r  startup_counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.912    startup_counter[0]_i_6_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.036 f  startup_counter[0]_i_4/O
                         net (fo=1, routed)           0.462     7.498    startup_counter[0]_i_4_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.622 f  startup_counter[0]_i_1/O
                         net (fo=37, routed)          0.908     8.530    sel
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  led[15]_i_1/O
                         net (fo=20, routed)          0.876     9.530    led[15]_i_1_n_0
    SLICE_X36Y20         FDSE                                         r  seg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y20         FDSE                                         r  seg_reg[3]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y20         FDSE (Setup_fdse_C_S)       -0.429    14.499    seg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 startup_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.952ns (21.347%)  route 3.508ns (78.653%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  startup_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  startup_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.386    startup_counter_reg[10]
    SLICE_X29Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.510 r  startup_counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.912    startup_counter[0]_i_6_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.036 f  startup_counter[0]_i_4/O
                         net (fo=1, routed)           0.462     7.498    startup_counter[0]_i_4_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.622 f  startup_counter[0]_i_1/O
                         net (fo=37, routed)          0.908     8.530    sel
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  led[15]_i_1/O
                         net (fo=20, routed)          0.876     9.530    led[15]_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  seg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  seg_reg[4]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y20         FDRE (Setup_fdre_C_R)       -0.429    14.499    seg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 startup_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.952ns (21.368%)  route 3.503ns (78.632%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  startup_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  startup_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.386    startup_counter_reg[10]
    SLICE_X29Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.510 r  startup_counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.912    startup_counter[0]_i_6_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.036 f  startup_counter[0]_i_4/O
                         net (fo=1, routed)           0.462     7.498    startup_counter[0]_i_4_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.622 f  startup_counter[0]_i_1/O
                         net (fo=37, routed)          0.908     8.530    sel
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.124     8.654 r  led[15]_i_1/O
                         net (fo=20, routed)          0.871     9.525    led[15]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  an_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  an_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.429    14.499    an_reg[1]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 FSM_onehot_display_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.198%)  route 0.277ns (59.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  FSM_onehot_display_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  FSM_onehot_display_state_reg[3]/Q
                         net (fo=8, routed)           0.277     1.856    FSM_onehot_display_state_reg_n_0_[3]
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.901 r  seg[5]_i_1/O
                         net (fo=2, routed)           0.000     1.901    seg1_in[5]
    SLICE_X37Y20         FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  seg_reg[5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.092     1.791    seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FSM_onehot_display_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.087%)  route 0.276ns (56.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  FSM_onehot_display_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  FSM_onehot_display_state_reg[1]/Q
                         net (fo=8, routed)           0.276     1.877    FSM_onehot_display_state_reg_n_0_[1]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.922 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     1.922    an[3]_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  an_reg[3]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.091     1.790    an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FSM_onehot_display_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.483%)  route 0.320ns (60.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  FSM_onehot_display_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  FSM_onehot_display_state_reg[0]/Q
                         net (fo=9, routed)           0.320     1.921    FSM_onehot_display_state_reg_n_0_[0]
    SLICE_X37Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.966 r  seg[7]_i_2/O
                         net (fo=3, routed)           0.000     1.966    seg1_in[7]
    SLICE_X37Y20         FDRE                                         r  seg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  seg_reg[1]_lopt_replica/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.092     1.791    seg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 led_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  led_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  led_enable_reg/Q
                         net (fo=4, routed)           0.108     1.687    led_enable
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.048     1.735 r  led[2]_i_2/O
                         net (fo=1, routed)           0.000     1.735    p_2_in[2]
    SLICE_X29Y19         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.107     1.558    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  led_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  led_enable_reg/Q
                         net (fo=4, routed)           0.109     1.688    led_enable
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.733 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.733    p_2_in[0]
    SLICE_X29Y19         FDSE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X29Y19         FDSE                                         r  led_reg[0]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X29Y19         FDSE (Hold_fdse_C_D)         0.092     1.543    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  led_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  led_enable_reg/Q
                         net (fo=4, routed)           0.108     1.687    led_enable
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.732 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.732    p_2_in[1]
    SLICE_X29Y19         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.091     1.542    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FSM_onehot_display_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unlocked_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.823%)  route 0.180ns (49.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  FSM_onehot_display_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  FSM_onehot_display_state_reg[4]/Q
                         net (fo=4, routed)           0.180     1.759    FSM_onehot_display_state_reg_n_0_[4]
    SLICE_X34Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.804 r  unlocked_i_1/O
                         net (fo=1, routed)           0.000     1.804    unlocked_i_1_n_0
    SLICE_X34Y20         FDRE                                         r  unlocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  unlocked_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.120     1.589    unlocked_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FSM_onehot_display_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.951%)  route 0.372ns (64.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  FSM_onehot_display_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  FSM_onehot_display_state_reg[0]/Q
                         net (fo=9, routed)           0.372     1.973    FSM_onehot_display_state_reg_n_0_[0]
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.045     2.018 r  an[1]_i_1/O
                         net (fo=1, routed)           0.000     2.018    an[1]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  an_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.091     1.790    an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM_onehot_display_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_display_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.731%)  route 0.212ns (53.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  FSM_onehot_display_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  FSM_onehot_display_state_reg[2]/Q
                         net (fo=10, routed)          0.212     1.791    CE/out[2]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  CE/FSM_onehot_display_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    CE_n_2
    SLICE_X34Y19         FDRE                                         r  FSM_onehot_display_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  FSM_onehot_display_state_reg[0]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.121     1.591    FSM_onehot_display_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 unlocked_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_display_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  unlocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  unlocked_reg/Q
                         net (fo=6, routed)           0.174     1.774    CE/unlocked
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  CE/FSM_onehot_display_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    CE_n_1
    SLICE_X34Y19         FDRE                                         r  FSM_onehot_display_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  FSM_onehot_display_state_reg[1]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.120     1.571    FSM_onehot_display_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y20   CE/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y20   CE/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   CE/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   CE/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y20   CE/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   CE/counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y22   CE/counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y22   CE/counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y23   CE/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   ld15_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   ld15_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   ld15_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   ld15_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   ld15_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   ld15_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   ld15_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   ld15_counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   CE/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   CE/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   CE/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   CE/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   CE/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   CE/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   CE/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   CE/counter_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   CE/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   CE/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   CE/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   CE/counter_reg[5]/C



