// Seed: 1522072600
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wor id_11,
    input wor id_12
    , id_14
);
  assign id_14[1] = id_2;
  assign id_4 = (id_6);
  supply0  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  =  id_2  ;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input  wire id_2,
    input  tri1 id_3
);
  assign id_1 = id_2;
  wire id_5;
  module_0(
      id_0, id_3, id_2, id_3, id_0, id_3, id_2, id_2, id_3, id_2, id_2, id_2, id_3
  );
  assign id_1 = id_3;
endmodule
