

================================================================
== Vitis HLS Report for 'srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop'
================================================================
* Date:           Thu May 16 18:06:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.525 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.268 us|  0.268 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ElementLoop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc50"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln222 = icmp_eq  i7 %i_2, i7 64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 14 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln222 = add i7 %i_2, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 16 'add' 'add_ln222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.inc50.split, void %SampleSumLoop.preheader.exitStub" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 17 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i7 %i_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 18 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_0_addr = getelementptr i32 %state_0, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 19 'getelementptr' 'state_0_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.19ns)   --->   "%temp1_V = load i6 %state_0_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 20 'load' 'temp1_V' <Predicate = (!icmp_ln222)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%state_1_addr = getelementptr i32 %state_1, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 21 'getelementptr' 'state_1_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.19ns)   --->   "%temp1_V_1 = load i6 %state_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 22 'load' 'temp1_V_1' <Predicate = (!icmp_ln222)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_2_addr = getelementptr i32 %state_2, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 23 'getelementptr' 'state_2_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.19ns)   --->   "%temp1_V_2 = load i6 %state_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 24 'load' 'temp1_V_2' <Predicate = (!icmp_ln222)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%state_3_addr = getelementptr i32 %state_3, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 25 'getelementptr' 'state_3_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.19ns)   --->   "%temp1_V_3 = load i6 %state_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 26 'load' 'temp1_V_3' <Predicate = (!icmp_ln222)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln222 = store i7 %add_ln222, i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 27 'store' 'store_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 28 [1/2] (1.19ns)   --->   "%temp1_V = load i6 %state_0_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 28 'load' 'temp1_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%r_V = shl i32 %temp1_V, i32 13"   --->   Operation 29 'shl' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V = xor i32 %temp1_V, i32 %r_V"   --->   Operation 30 'xor' 'ret_V' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V, i32 17, i32 31"   --->   Operation 31 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i15 %r_V_2"   --->   Operation 32 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.21ns)   --->   "%ret_V_1 = xor i32 %zext_ln1669, i32 %ret_V"   --->   Operation 33 'xor' 'ret_V_1' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%r_V_3 = shl i32 %ret_V_1, i32 5"   --->   Operation 34 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_2 = xor i32 %r_V_3, i32 %ret_V_1"   --->   Operation 35 'xor' 'ret_V_2' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rnd_array_V_addr = getelementptr i32 %rnd_array_V, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 36 'getelementptr' 'rnd_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%store_ln231 = store i32 %ret_V_2, i6 %rnd_array_V_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 37 'store' 'store_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/2] (1.19ns)   --->   "%temp1_V_1 = load i6 %state_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 38 'load' 'temp1_V_1' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%r_V_4 = shl i32 %temp1_V_1, i32 13"   --->   Operation 39 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_3 = xor i32 %temp1_V_1, i32 %r_V_4"   --->   Operation 40 'xor' 'ret_V_3' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V_3, i32 17, i32 31"   --->   Operation 41 'partselect' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i15 %r_V_5"   --->   Operation 42 'zext' 'zext_ln1669_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.21ns)   --->   "%ret_V_4 = xor i32 %zext_ln1669_1, i32 %ret_V_3"   --->   Operation 43 'xor' 'ret_V_4' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%r_V_6 = shl i32 %ret_V_4, i32 5"   --->   Operation 44 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_5 = xor i32 %r_V_6, i32 %ret_V_4"   --->   Operation 45 'xor' 'ret_V_5' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%rnd_array_V_1_addr = getelementptr i32 %rnd_array_V_1, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 46 'getelementptr' 'rnd_array_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln231 = store i32 %ret_V_5, i6 %rnd_array_V_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 47 'store' 'store_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/2] (1.19ns)   --->   "%temp1_V_2 = load i6 %state_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 48 'load' 'temp1_V_2' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%r_V_7 = shl i32 %temp1_V_2, i32 13"   --->   Operation 49 'shl' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_6 = xor i32 %temp1_V_2, i32 %r_V_7"   --->   Operation 50 'xor' 'ret_V_6' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_V_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V_6, i32 17, i32 31"   --->   Operation 51 'partselect' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1669_2 = zext i15 %r_V_8"   --->   Operation 52 'zext' 'zext_ln1669_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.21ns)   --->   "%ret_V_7 = xor i32 %zext_ln1669_2, i32 %ret_V_6"   --->   Operation 53 'xor' 'ret_V_7' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%r_V_9 = shl i32 %ret_V_7, i32 5"   --->   Operation 54 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_8 = xor i32 %r_V_9, i32 %ret_V_7"   --->   Operation 55 'xor' 'ret_V_8' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%rnd_array_V_2_addr = getelementptr i32 %rnd_array_V_2, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 56 'getelementptr' 'rnd_array_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.69ns)   --->   "%store_ln231 = store i32 %ret_V_8, i6 %rnd_array_V_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 57 'store' 'store_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 58 [1/2] (1.19ns)   --->   "%temp1_V_3 = load i6 %state_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 58 'load' 'temp1_V_3' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%r_V_10 = shl i32 %temp1_V_3, i32 13"   --->   Operation 59 'shl' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_9 = xor i32 %temp1_V_3, i32 %r_V_10"   --->   Operation 60 'xor' 'ret_V_9' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V_9, i32 17, i32 31"   --->   Operation 61 'partselect' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1669_3 = zext i15 %r_V_11"   --->   Operation 62 'zext' 'zext_ln1669_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.21ns)   --->   "%ret_V_10 = xor i32 %zext_ln1669_3, i32 %ret_V_9"   --->   Operation 63 'xor' 'ret_V_10' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%r_V_12 = shl i32 %ret_V_10, i32 5"   --->   Operation 64 'shl' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_11 = xor i32 %r_V_12, i32 %ret_V_10"   --->   Operation 65 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%rnd_array_V_3_addr = getelementptr i32 %rnd_array_V_3, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 66 'getelementptr' 'rnd_array_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln231 = store i32 %ret_V_11, i6 %rnd_array_V_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 67 'store' 'store_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln223 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:223]   --->   Operation 68 'specpipeline' 'specpipeline_ln223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 69 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.19ns)   --->   "%store_ln230 = store i32 %ret_V_2, i6 %state_0_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230]   --->   Operation 70 'store' 'store_ln230' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/1] (1.19ns)   --->   "%store_ln230 = store i32 %ret_V_5, i6 %state_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230]   --->   Operation 71 'store' 'store_ln230' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 72 [1/1] (1.19ns)   --->   "%store_ln230 = store i32 %ret_V_8, i6 %state_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230]   --->   Operation 72 'store' 'store_ln230' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 73 [1/1] (1.19ns)   --->   "%store_ln230 = store i32 %ret_V_11, i6 %state_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230]   --->   Operation 73 'store' 'store_ln230' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln222 = br void %for.inc50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 74 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222) on local variable 'i' [17]  (0 ns)
	'getelementptr' operation ('state_0_addr', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226) [26]  (0 ns)
	'load' operation ('temp1.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226) on array 'state_0' [27]  (1.2 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'load' operation ('temp1.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226) on array 'state_0' [27]  (1.2 ns)
	'xor' operation ('ret.V') [29]  (0.21 ns)
	'xor' operation ('ret.V') [32]  (0.21 ns)
	'xor' operation ('ret.V') [34]  (0.21 ns)
	'store' operation ('store_ln231', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231) of variable 'ret.V' on array 'rnd_array_V' [37]  (0.699 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln230', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230) of variable 'ret.V' on array 'state_0' [35]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
