INFO: [VRFC 10-163] Analyzing VHDL file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.sim/sim_1/impl/func/xsim/Top_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-3107] analyzing entity 'IO_logic'
INFO: [VRFC 10-3107] analyzing entity 'Kontroler'
INFO: [VRFC 10-3107] analyzing entity 'Register_c'
INFO: [VRFC 10-3107] analyzing entity 'Register_c_4'
INFO: [VRFC 10-3107] analyzing entity '\Register_c__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\Register_c__parameterized1_0\'
INFO: [VRFC 10-3107] analyzing entity '\Register_c__parameterized1_1\'
INFO: [VRFC 10-3107] analyzing entity '\Register_c__parameterized1_2\'
INFO: [VRFC 10-3107] analyzing entity '\Register_c__parameterized1_5\'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_10MHz_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'divider_custom'
INFO: [VRFC 10-3107] analyzing entity '\divider_custom__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\divider_custom__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\divider_custom__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity 'input_logic'
INFO: [VRFC 10-3107] analyzing entity 'number_to_digits'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_ROM_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_10MHz'
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-3107] analyzing entity 'counter_3'
INFO: [VRFC 10-3107] analyzing entity '\counter__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_ROM_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'seg7_sys'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_ROM_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_ROM_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_ROM_blk_mem_gen_v8_4_6_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_v8_4_6_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_ROM_blk_mem_gen_v8_4_6'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_v8_4_6'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_RAM'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_ROM'
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [VRFC 10-3107] analyzing entity 'Top_wrap'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_tb'
