
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003582                       # Number of seconds simulated
sim_ticks                                  3582314394                       # Number of ticks simulated
final_tick                               533191833330                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174886                       # Simulator instruction rate (inst/s)
host_op_rate                                   221484                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 309378                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887832                       # Number of bytes of host memory used
host_seconds                                 11579.08                       # Real time elapsed on the host
sim_insts                                  2025022656                       # Number of instructions simulated
sim_ops                                    2564583415                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       304128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       323456                       # Number of bytes read from this memory
system.physmem.bytes_read::total               638976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11392                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       149120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            149120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2376                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2527                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4992                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1165                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1165                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1715092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84897071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1464975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     90292466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               178369604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1715092                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1464975                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3180067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41626720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41626720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41626720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1715092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84897071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1464975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     90292466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              219996325                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8590683                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085921                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533830                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206758                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1286660                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194722                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300079                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8926                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3323650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16805644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085921                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494801                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595946                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039841                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        713256                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634814                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8462629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.435616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4866683     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355011      4.20%     61.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334040      3.95%     65.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315983      3.73%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259321      3.06%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187931      2.22%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137487      1.62%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210568      2.49%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795605     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8462629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359217                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.956264                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479553                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       679883                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436184                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41185                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825817                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496183                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3964                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19965561                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10822                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825817                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661462                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         320416                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        78631                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288661                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287636                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19371054                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        152926                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83696                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26850753                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90231532                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90231532                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788544                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10062199                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3683                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705695                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1902123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1019904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23184                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       443521                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18052785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3582                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14616106                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22792                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5720524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17467264                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          261                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8462629                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727135                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839895                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2978109     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1704692     20.14%     55.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1368760     16.17%     71.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819984      9.69%     81.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       829541      9.80%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379955      4.49%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244783      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67135      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69670      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8462629                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63872     58.24%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21357     19.47%     77.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24445     22.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12010955     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200259      1.37%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1553170     10.63%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850131      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14616106                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.701390                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109674                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007504                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37827307                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23777147                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14242834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14725780                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46476                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666919                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          437                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          262                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236197                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825817                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         232047                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13986                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056369                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1902123                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1019904                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1456                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          262                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238266                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14374644                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1473190                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241462                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309940                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020015                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836750                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.673283                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14253867                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14242834                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200305                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24872107                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.657940                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369905                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5817224                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205943                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7636812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.602770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3047577     39.91%     39.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047845     26.82%     66.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849910     11.13%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431053      5.64%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449926      5.89%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227900      2.98%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155687      2.04%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89407      1.17%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337507      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7636812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018911                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235204                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758291                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009304                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337507                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25356259                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36940934                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 128054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859068                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859068                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164052                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164052                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64986655                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19480537                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18751310                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles                 8590683                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3143384                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2550138                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213902                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1308010                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1233786                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334559                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9267                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3287918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17310184                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3143384                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1568345                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3653363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1124808                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        583712                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1618140                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8430867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.530931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4777504     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228256      2.71%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260968      3.10%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          472727      5.61%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          216596      2.57%     70.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328271      3.89%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          179965      2.13%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          150603      1.79%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1815977     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8430867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365906                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.014995                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3470322                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       535396                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3485784                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35608                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903753                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533954                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3472                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20596154                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4842                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903753                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3660227                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144704                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131464                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3327131                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       263584                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19784308                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4020                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141829                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76817                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          572                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27693612                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92164297                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92164297                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17036629                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10656891                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4267                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2615                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           677623                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1849435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14563                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       280246                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18589694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4296                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14967535                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29738                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6276829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18803513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          856                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8430867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775326                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924620                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2954355     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1794468     21.28%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1204958     14.29%     70.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842983     10.00%     80.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       712615      8.45%     89.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381702      4.53%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       377765      4.48%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87526      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74495      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8430867                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108507     76.37%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15269     10.75%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18304     12.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12471651     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211708      1.41%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1646      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1495607      9.99%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       786923      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14967535                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742299                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             142083                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009493                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38537754                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24870984                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14530897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15109618                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29904                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722382                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237767                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903753                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57968                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9603                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18593993                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66028                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1849435                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943912                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2591                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           44                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          174                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122723                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249164                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14681490                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1393920                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       286041                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2149267                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2079020                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            755347                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709001                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14542396                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14530897                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9508350                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26678620                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.691472                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356403                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9989781                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12270266                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6323760                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216709                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7527114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164007                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2975150     39.53%     39.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2047430     27.20%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841578     11.18%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418547      5.56%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       427351      5.68%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167157      2.22%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182840      2.43%     93.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94678      1.26%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       372383      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7527114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9989781                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12270266                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1833191                       # Number of memory references committed
system.switch_cpus1.commit.loads              1127049                       # Number of loads committed
system.switch_cpus1.commit.membars               1698                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1764730                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11053547                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249502                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       372383                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25748419                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38092663                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 159816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9989781                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12270266                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9989781                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859947                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859947                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162862                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162862                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66010349                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20078662                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19068761                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3432                       # number of misc regfile writes
system.l2.replacements                           4991                       # number of replacements
system.l2.tagsinuse                       8187.724471                       # Cycle average of tags in use
system.l2.total_refs                           780825                       # Total number of references to valid blocks.
system.l2.sampled_refs                          13178                       # Sample count of references to valid blocks.
system.l2.avg_refs                          59.252163                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            28.216475                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     41.142584                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1165.428253                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.887624                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1126.078538                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3254.926024                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2536.044972                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003444                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.005022                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.142264                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004381                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.137461                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.397330                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.309576                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999478                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5193                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13551                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3245                       # number of Writeback hits
system.l2.Writeback_hits::total                  3245                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   214                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5307                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13765                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8453                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5307                       # number of overall hits
system.l2.overall_hits::total                   13765                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2376                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2527                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4992                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2376                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2527                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4992                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2376                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2527                       # number of overall misses
system.l2.overall_misses::total                  4992                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2204530                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    114825600                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1943833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    113593383                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       232567346                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2204530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    114825600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1943833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    113593383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        232567346                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2204530                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    114825600                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1943833                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    113593383                       # number of overall miss cycles
system.l2.overall_miss_latency::total       232567346                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18543                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3245                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3245                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               214                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10829                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7834                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18757                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10829                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7834                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18757                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.221456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.327332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.269212                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219411                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.322568                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266141                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219411                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.322568                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266141                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45927.708333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48327.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47410.560976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44951.872972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46588.010016                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45927.708333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48327.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47410.560976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44951.872972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46588.010016                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45927.708333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48327.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47410.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44951.872972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46588.010016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1165                       # number of writebacks
system.l2.writebacks::total                      1165                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2376                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4992                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4992                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1929761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    101222124                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1706870                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     98995566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    203854321                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1929761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    101222124                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1706870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     98995566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    203854321                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1929761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    101222124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1706870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     98995566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    203854321                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.221456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.327332                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.269212                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.219411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.322568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.219411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.322568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266141                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40203.354167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42601.904040                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41630.975610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39175.134943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40836.202123                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40203.354167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42601.904040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41630.975610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39175.134943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40836.202123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40203.354167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42601.904040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41630.975610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39175.134943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40836.202123                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               582.614748                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644429                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   590                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1697702.422034                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    46.096360                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.518387                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.073872                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.859805                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.933677                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634752                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634752                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634752                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634752                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634752                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3675233                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3675233                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3675233                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3675233                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3675233                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3675233                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634814                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634814                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634814                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634814                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634814                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634814                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59277.951613                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59277.951613                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59277.951613                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59277.951613                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59277.951613                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59277.951613                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2855640                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2855640                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2855640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2855640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2855640                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2855640                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58278.367347                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58278.367347                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58278.367347                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58278.367347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58278.367347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58278.367347                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10829                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174238435                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11085                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15718.397384                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.702249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.297751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905087                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094913                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1136136                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1136136                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779912                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779912                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1916048                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1916048                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1916048                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1916048                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37069                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          338                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          338                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37407                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37407                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37407                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37407                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1144291059                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1144291059                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9932671                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9932671                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1154223730                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1154223730                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1154223730                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1154223730                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1173205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1173205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1953455                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1953455                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1953455                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1953455                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031596                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031596                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019149                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019149                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019149                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019149                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30869.218457                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30869.218457                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29386.600592                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29386.600592                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30855.821905                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30855.821905                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30855.821905                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30855.821905                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1767                       # number of writebacks
system.cpu0.dcache.writebacks::total             1767                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26340                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26340                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          238                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26578                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26578                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10729                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10829                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10829                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    200689786                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    200689786                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2022656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2022656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    202712442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    202712442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    202712442                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    202712442                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009145                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009145                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005544                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005544                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005544                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005544                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18705.358002                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18705.358002                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20226.560000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20226.560000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18719.405485                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18719.405485                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18719.405485                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18719.405485                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.692758                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006660788                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947119.512573                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.692758                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068418                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824828                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1618081                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1618081                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1618081                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1618081                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1618081                       # number of overall hits
system.cpu1.icache.overall_hits::total        1618081                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2926186                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2926186                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2926186                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2926186                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2926186                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2926186                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1618140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1618140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1618140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1618140                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1618140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1618140                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49596.372881                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49596.372881                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49596.372881                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49596.372881                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49596.372881                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49596.372881                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2315425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2315425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2315425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2315425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2315425                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2315425                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51453.888889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51453.888889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51453.888889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51453.888889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51453.888889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51453.888889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7834                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165202232                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8090                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20420.547837                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.144964                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.855036                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887285                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112715                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1086447                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1086447                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       702152                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        702152                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2498                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2498                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1716                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1788599                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1788599                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1788599                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1788599                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15033                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15033                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          420                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          420                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15453                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15453                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15453                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15453                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    481284737                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    481284737                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     17323405                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     17323405                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    498608142                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    498608142                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    498608142                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    498608142                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1101480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1101480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       702572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       702572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1804052                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1804052                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1804052                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1804052                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013648                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013648                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000598                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000598                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008566                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008566                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008566                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008566                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32015.215659                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32015.215659                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41246.202381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41246.202381                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32266.106387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32266.106387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32266.106387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32266.106387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1478                       # number of writebacks
system.cpu1.dcache.writebacks::total             1478                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7312                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7312                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          307                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          307                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7619                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7619                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7619                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7619                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7721                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7721                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          113                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7834                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7834                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7834                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7834                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    167945453                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    167945453                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3188721                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3188721                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    171134174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    171134174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    171134174                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    171134174                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000161                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004342                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004342                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004342                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004342                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21751.774770                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21751.774770                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28218.769912                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28218.769912                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21845.056676                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21845.056676                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21845.056676                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21845.056676                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
