// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/24/2023 15:59:40"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lsu (
	clk_i,
	rst_ni,
	st_en,
	addr,
	st_data,
	io_sw,
	ld_data,
	io_lcd,
	io_ledg,
	io_ledr,
	io_hex0,
	io_hex1,
	io_hex2,
	io_hex3,
	io_hex4,
	io_hex5,
	io_hex6,
	io_hex7);
input 	clk_i;
input 	rst_ni;
input 	st_en;
input 	[11:0] addr;
input 	[31:0] st_data;
input 	[31:0] io_sw;
output 	[31:0] ld_data;
output 	[31:0] io_lcd;
output 	[31:0] io_ledg;
output 	[31:0] io_ledr;
output 	[31:0] io_hex0;
output 	[31:0] io_hex1;
output 	[31:0] io_hex2;
output 	[31:0] io_hex3;
output 	[31:0] io_hex4;
output 	[31:0] io_hex5;
output 	[31:0] io_hex6;
output 	[31:0] io_hex7;

// Design Ports Information
// ld_data[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[2]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[3]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[5]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[6]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[8]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[9]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[10]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[11]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[12]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[13]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[14]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[15]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[16]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[17]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[18]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[19]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[20]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[21]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[22]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[23]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[24]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[25]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[26]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[27]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[28]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[29]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[30]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_data[31]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[2]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[4]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[5]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[6]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[7]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[8]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[9]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[10]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[11]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[12]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[13]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[14]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[15]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[16]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[17]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[18]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[19]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[20]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[21]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[22]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[23]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[24]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[25]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[26]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[27]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[28]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[29]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[30]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_lcd[31]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[0]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[2]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[4]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[5]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[6]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[7]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[8]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[9]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[10]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[11]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[12]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[13]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[14]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[15]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[16]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[17]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[18]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[19]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[20]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[21]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[22]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[23]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[24]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[25]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[26]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[27]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[28]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[29]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[30]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledg[31]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[0]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[1]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[2]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[3]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[4]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[5]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[7]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[8]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[9]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[10]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[11]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[12]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[13]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[14]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[15]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[16]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[17]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[18]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[19]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[20]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[21]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[22]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[23]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[24]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[25]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[26]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[27]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[28]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[29]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[30]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_ledr[31]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[0]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[1]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[2]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[3]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[4]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[5]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[6]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[7]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[8]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[9]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[10]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[11]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[12]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[13]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[14]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[15]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[16]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[17]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[18]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[19]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[20]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[21]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[22]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[23]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[24]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[25]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[26]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[27]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[28]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[29]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[30]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex0[31]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[0]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[1]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[2]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[3]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[4]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[5]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[6]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[8]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[9]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[10]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[11]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[12]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[13]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[14]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[15]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[16]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[17]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[18]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[19]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[20]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[21]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[22]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[23]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[24]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[25]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[26]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[27]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[28]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[29]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[30]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex1[31]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[1]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[2]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[3]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[5]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[6]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[7]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[8]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[9]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[10]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[11]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[12]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[13]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[14]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[15]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[16]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[17]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[18]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[19]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[20]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[21]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[22]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[23]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[24]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[26]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[27]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[28]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[29]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[30]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex2[31]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[2]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[3]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[4]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[5]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[6]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[7]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[8]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[9]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[10]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[11]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[12]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[13]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[14]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[15]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[16]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[17]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[18]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[19]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[20]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[21]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[22]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[23]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[24]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[25]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[26]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[27]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[28]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[29]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[30]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex3[31]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[2]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[4]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[5]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[6]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[7]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[8]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[9]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[10]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[11]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[12]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[13]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[14]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[15]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[16]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[17]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[18]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[19]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[20]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[21]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[22]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[23]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[24]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[25]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[26]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[27]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[28]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[29]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[30]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex4[31]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[0]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[2]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[4]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[7]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[8]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[9]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[10]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[11]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[12]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[13]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[14]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[15]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[16]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[17]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[18]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[19]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[20]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[21]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[22]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[23]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[24]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[25]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[26]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[27]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[28]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[29]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[30]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex5[31]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[0]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[1]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[3]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[4]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[5]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[6]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[7]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[8]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[9]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[10]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[11]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[12]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[13]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[14]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[15]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[16]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[17]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[18]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[19]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[20]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[21]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[22]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[23]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[24]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[25]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[26]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[27]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[28]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[29]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[30]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex6[31]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[0]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[1]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[2]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[3]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[4]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[5]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[6]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[7]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[9]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[11]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[12]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[13]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[14]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[15]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[17]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[18]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[19]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[20]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[22]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[23]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[24]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[25]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[26]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[27]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[28]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[29]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[30]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_hex7[31]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addr[11]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[8]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[9]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[10]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_en	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_i	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[0]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[1]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[3]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[4]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[6]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[7]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[2]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[2]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[3]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[3]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[4]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[5]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[5]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[6]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[6]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[7]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[7]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[8]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[8]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[9]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[9]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[10]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[11]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[11]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[12]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[12]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[13]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[13]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[14]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[14]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[15]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[15]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[16]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[16]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[17]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[17]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[18]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[18]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[19]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[19]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[20]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[20]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[21]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[21]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[22]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[22]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[23]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[23]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[24]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[24]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[25]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[25]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[26]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[26]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[27]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[27]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[28]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[28]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[29]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[29]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[30]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[30]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// st_data[31]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_sw[31]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_ni	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \imem|memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a12 ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \loader|data_out~66_combout ;
wire \ad|out_en~combout ;
wire \ad|in_en~combout ;
wire \ad|data_en~combout ;
wire \loader|data_out~0_combout ;
wire \clk_i~combout ;
wire \clk_i~clkctrl_outclk ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \loader|data_out~1_combout ;
wire \loader|data_out[0]~2_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \loader|data_out[0]~3_combout ;
wire \sw|Equal0~0_combout ;
wire \sw|Equal0~1_combout ;
wire \sw|Equal0~2_combout ;
wire \sw|Equal0~3_combout ;
wire \sw|outs[0]~0_combout ;
wire \sw|outs[1]~1_combout ;
wire \sw|outs[2]~2_combout ;
wire \sw|outs[3]~3_combout ;
wire \sw|outs[4]~4_combout ;
wire \sw|outs[5]~5_combout ;
wire \sw|outs[6]~6_combout ;
wire \sw|outs[7]~7_combout ;
wire \sw|outs[8]~8_combout ;
wire \sw|outs[9]~9_combout ;
wire \sw|outs[10]~10_combout ;
wire \sw|outs[11]~11_combout ;
wire \sw|outs[12]~12_combout ;
wire \sw|outs[13]~13_combout ;
wire \sw|outs[14]~14_combout ;
wire \sw|outs[15]~15_combout ;
wire \sw|outs[16]~16_combout ;
wire \sw|outs[17]~17_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \loader|data_out[1]~4_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \loader|data_out[1]~5_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \loader|data_out[2]~6_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \loader|data_out[2]~7_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \loader|data_out[3]~8_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \loader|data_out[3]~9_combout ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \loader|data_out[4]~10_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \loader|data_out[4]~11_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \loader|data_out[5]~12_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \loader|data_out[5]~13_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \loader|data_out[6]~14_combout ;
wire \loader|data_out[6]~15_combout ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \loader|data_out[7]~16_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \loader|data_out[7]~17_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \loader|data_out[8]~18_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \loader|data_out[8]~19_combout ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \loader|data_out[9]~20_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \loader|data_out[9]~21_combout ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a10 ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a10 ;
wire \loader|data_out[10]~22_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \loader|data_out[10]~23_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \loader|data_out[11]~24_combout ;
wire \loader|data_out[11]~25_combout ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a12 ;
wire \loader|data_out[12]~26_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \loader|data_out[12]~27_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \loader|data_out[13]~28_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \loader|data_out[13]~29_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a14 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a14 ;
wire \loader|data_out[14]~30_combout ;
wire \loader|data_out[14]~31_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \loader|data_out[15]~32_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \loader|data_out[15]~33_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a16 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a16 ;
wire \loader|data_out[16]~34_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \loader|data_out[16]~35_combout ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \loader|data_out[17]~36_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \loader|data_out[17]~37_combout ;
wire \sw|outs[18]~18_combout ;
wire \sw|outs[19]~19_combout ;
wire \sw|outs[20]~20_combout ;
wire \sw|outs[21]~21_combout ;
wire \sw|outs[22]~22_combout ;
wire \sw|outs[23]~23_combout ;
wire \sw|outs[24]~24_combout ;
wire \sw|outs[25]~25_combout ;
wire \sw|outs[26]~26_combout ;
wire \sw|outs[27]~27_combout ;
wire \sw|outs[28]~28_combout ;
wire \sw|outs[29]~29_combout ;
wire \sw|outs[30]~30_combout ;
wire \sw|outs[31]~31_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \loader|data_out[18]~38_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \loader|data_out[18]~39_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \loader|data_out[19]~40_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \loader|data_out[19]~41_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a20 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a20 ;
wire \loader|data_out[20]~42_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \loader|data_out[20]~43_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \loader|data_out[21]~44_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \loader|data_out[21]~45_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a22 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a22 ;
wire \loader|data_out[22]~46_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \loader|data_out[22]~47_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \loader|data_out[23]~48_combout ;
wire \loader|data_out[23]~49_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a24 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a24 ;
wire \loader|data_out[24]~50_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \loader|data_out[24]~51_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \loader|data_out[25]~52_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \loader|data_out[25]~53_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a26 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a26 ;
wire \loader|data_out[26]~54_combout ;
wire \loader|data_out[26]~55_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a27 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a27 ;
wire \loader|data_out[27]~56_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a27 ;
wire \loader|data_out[27]~57_combout ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \loader|data_out[28]~58_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \loader|data_out[28]~59_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \loader|data_out[29]~60_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \loader|data_out[29]~61_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a30 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a30 ;
wire \loader|data_out[30]~62_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \loader|data_out[30]~63_combout ;
wire \imem|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \omem|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \loader|data_out[31]~64_combout ;
wire \dmem|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \loader|data_out[31]~65_combout ;
wire \rst_ni~combout ;
wire \rst_ni~clkctrl_outclk ;
wire \st_en~combout ;
wire \hex0|always0~0_combout ;
wire \ledr|always0~0_combout ;
wire \lcd|always0~0_combout ;
wire \lcd|outs[1]~feeder_combout ;
wire \lcd|outs[2]~feeder_combout ;
wire \lcd|outs[4]~feeder_combout ;
wire \lcd|outs[5]~feeder_combout ;
wire \lcd|outs[6]~feeder_combout ;
wire \lcd|outs[7]~feeder_combout ;
wire \lcd|outs[8]~feeder_combout ;
wire \lcd|outs[10]~feeder_combout ;
wire \lcd|outs[12]~feeder_combout ;
wire \lcd|outs[13]~feeder_combout ;
wire \lcd|outs[15]~feeder_combout ;
wire \lcd|outs[16]~feeder_combout ;
wire \lcd|outs[17]~feeder_combout ;
wire \lcd|outs[23]~feeder_combout ;
wire \lcd|outs[26]~feeder_combout ;
wire \lcd|outs[28]~feeder_combout ;
wire \lcd|outs[29]~feeder_combout ;
wire \lcd|outs[30]~feeder_combout ;
wire \lcd|outs[31]~feeder_combout ;
wire \ledg|outs[0]~feeder_combout ;
wire \ledg|always0~0_combout ;
wire \ledg|outs[2]~feeder_combout ;
wire \ledg|outs[3]~feeder_combout ;
wire \ledg|outs[4]~feeder_combout ;
wire \ledg|outs[10]~feeder_combout ;
wire \ledg|outs[12]~feeder_combout ;
wire \ledg|outs[13]~feeder_combout ;
wire \ledg|outs[15]~feeder_combout ;
wire \ledg|outs[16]~feeder_combout ;
wire \ledg|outs[20]~feeder_combout ;
wire \ledg|outs[21]~feeder_combout ;
wire \ledg|outs[22]~feeder_combout ;
wire \ledg|outs[23]~feeder_combout ;
wire \ledg|outs[25]~feeder_combout ;
wire \ledg|outs[27]~feeder_combout ;
wire \ledg|outs[28]~feeder_combout ;
wire \ledg|outs[30]~feeder_combout ;
wire \ledg|outs[31]~feeder_combout ;
wire \ledr|always0~1_combout ;
wire \ledr|outs[2]~feeder_combout ;
wire \ledr|outs[3]~feeder_combout ;
wire \ledr|outs[4]~feeder_combout ;
wire \ledr|outs[5]~feeder_combout ;
wire \ledr|outs[6]~feeder_combout ;
wire \ledr|outs[9]~feeder_combout ;
wire \ledr|outs[10]~feeder_combout ;
wire \ledr|outs[12]~feeder_combout ;
wire \ledr|outs[13]~feeder_combout ;
wire \ledr|outs[14]~feeder_combout ;
wire \ledr|outs[15]~feeder_combout ;
wire \ledr|outs[16]~feeder_combout ;
wire \ledr|outs[17]~feeder_combout ;
wire \ledr|outs[20]~feeder_combout ;
wire \ledr|outs[21]~feeder_combout ;
wire \ledr|outs[24]~feeder_combout ;
wire \ledr|outs[25]~feeder_combout ;
wire \ledr|outs[26]~feeder_combout ;
wire \ledr|outs[27]~feeder_combout ;
wire \ledr|outs[29]~feeder_combout ;
wire \ledr|outs[30]~feeder_combout ;
wire \ledr|outs[31]~feeder_combout ;
wire \hex0|always0~1_combout ;
wire \hex0|always0~2_combout ;
wire \hex0|outs[2]~feeder_combout ;
wire \hex0|outs[3]~feeder_combout ;
wire \hex0|outs[4]~feeder_combout ;
wire \hex0|outs[5]~feeder_combout ;
wire \hex0|outs[6]~feeder_combout ;
wire \hex0|outs[9]~feeder_combout ;
wire \hex0|outs[10]~feeder_combout ;
wire \hex0|outs[12]~feeder_combout ;
wire \hex0|outs[13]~feeder_combout ;
wire \hex0|outs[14]~feeder_combout ;
wire \hex0|outs[15]~feeder_combout ;
wire \hex0|outs[16]~feeder_combout ;
wire \hex0|outs[17]~feeder_combout ;
wire \hex0|outs[20]~feeder_combout ;
wire \hex0|outs[21]~feeder_combout ;
wire \hex0|outs[24]~feeder_combout ;
wire \hex0|outs[25]~feeder_combout ;
wire \hex0|outs[26]~feeder_combout ;
wire \hex0|outs[27]~feeder_combout ;
wire \hex0|outs[29]~feeder_combout ;
wire \hex0|outs[30]~feeder_combout ;
wire \hex0|outs[31]~feeder_combout ;
wire \hex1|always0~0_combout ;
wire \hex1|outs[2]~feeder_combout ;
wire \hex1|outs[4]~feeder_combout ;
wire \hex1|outs[8]~feeder_combout ;
wire \hex1|outs[9]~feeder_combout ;
wire \hex1|outs[11]~feeder_combout ;
wire \hex1|outs[13]~feeder_combout ;
wire \hex1|outs[14]~feeder_combout ;
wire \hex1|outs[16]~feeder_combout ;
wire \hex1|outs[18]~feeder_combout ;
wire \hex1|outs[20]~feeder_combout ;
wire \hex1|outs[21]~feeder_combout ;
wire \hex1|outs[22]~feeder_combout ;
wire \hex1|outs[23]~feeder_combout ;
wire \hex1|outs[24]~feeder_combout ;
wire \hex1|outs[26]~feeder_combout ;
wire \hex1|outs[27]~feeder_combout ;
wire \hex1|outs[28]~feeder_combout ;
wire \hex1|outs[29]~feeder_combout ;
wire \hex1|outs[30]~feeder_combout ;
wire \hex1|outs[31]~feeder_combout ;
wire \hex2|outs[0]~feeder_combout ;
wire \hex2|always0~0_combout ;
wire \hex2|outs[3]~feeder_combout ;
wire \hex2|outs[4]~feeder_combout ;
wire \hex2|outs[7]~feeder_combout ;
wire \hex2|outs[8]~feeder_combout ;
wire \hex2|outs[9]~feeder_combout ;
wire \hex2|outs[11]~feeder_combout ;
wire \hex2|outs[14]~feeder_combout ;
wire \hex2|outs[17]~feeder_combout ;
wire \hex2|outs[18]~feeder_combout ;
wire \hex2|outs[19]~feeder_combout ;
wire \hex2|outs[21]~feeder_combout ;
wire \hex2|outs[22]~feeder_combout ;
wire \hex2|outs[23]~feeder_combout ;
wire \hex2|outs[24]~feeder_combout ;
wire \hex2|outs[30]~feeder_combout ;
wire \hex3|always0~0_combout ;
wire \hex3|outs[1]~feeder_combout ;
wire \hex3|outs[2]~feeder_combout ;
wire \hex3|outs[4]~feeder_combout ;
wire \hex3|outs[6]~feeder_combout ;
wire \hex3|outs[10]~feeder_combout ;
wire \hex3|outs[11]~feeder_combout ;
wire \hex3|outs[12]~feeder_combout ;
wire \hex3|outs[14]~feeder_combout ;
wire \hex3|outs[15]~feeder_combout ;
wire \hex3|outs[16]~feeder_combout ;
wire \hex3|outs[18]~feeder_combout ;
wire \hex3|outs[19]~feeder_combout ;
wire \hex3|outs[20]~feeder_combout ;
wire \hex3|outs[23]~feeder_combout ;
wire \hex3|outs[26]~feeder_combout ;
wire \hex3|outs[27]~feeder_combout ;
wire \hex3|outs[28]~feeder_combout ;
wire \hex3|outs[31]~feeder_combout ;
wire \hex4|outs[0]~feeder_combout ;
wire \hex4|always0~0_combout ;
wire \hex4|outs[1]~feeder_combout ;
wire \hex4|outs[3]~feeder_combout ;
wire \hex4|outs[4]~feeder_combout ;
wire \hex4|outs[5]~feeder_combout ;
wire \hex4|outs[6]~feeder_combout ;
wire \hex4|outs[7]~feeder_combout ;
wire \hex4|outs[8]~feeder_combout ;
wire \hex4|outs[9]~feeder_combout ;
wire \hex4|outs[12]~feeder_combout ;
wire \hex4|outs[13]~feeder_combout ;
wire \hex4|outs[14]~feeder_combout ;
wire \hex4|outs[15]~feeder_combout ;
wire \hex4|outs[17]~feeder_combout ;
wire \hex4|outs[20]~feeder_combout ;
wire \hex4|outs[21]~feeder_combout ;
wire \hex4|outs[23]~feeder_combout ;
wire \hex4|outs[26]~feeder_combout ;
wire \hex4|outs[27]~feeder_combout ;
wire \hex4|outs[28]~feeder_combout ;
wire \hex4|outs[29]~feeder_combout ;
wire \hex5|outs[0]~feeder_combout ;
wire \hex5|always0~0_combout ;
wire \hex5|outs[1]~feeder_combout ;
wire \hex5|outs[3]~feeder_combout ;
wire \hex5|outs[4]~feeder_combout ;
wire \hex5|outs[5]~feeder_combout ;
wire \hex5|outs[6]~feeder_combout ;
wire \hex5|outs[7]~feeder_combout ;
wire \hex5|outs[8]~feeder_combout ;
wire \hex5|outs[9]~feeder_combout ;
wire \hex5|outs[10]~feeder_combout ;
wire \hex5|outs[11]~feeder_combout ;
wire \hex5|outs[12]~feeder_combout ;
wire \hex5|outs[13]~feeder_combout ;
wire \hex5|outs[17]~feeder_combout ;
wire \hex5|outs[19]~feeder_combout ;
wire \hex5|outs[22]~feeder_combout ;
wire \hex5|outs[23]~feeder_combout ;
wire \hex5|outs[24]~feeder_combout ;
wire \hex5|outs[29]~feeder_combout ;
wire \hex5|outs[30]~feeder_combout ;
wire \hex5|outs[31]~feeder_combout ;
wire \hex6|always0~0_combout ;
wire \hex6|outs[1]~feeder_combout ;
wire \hex6|outs[2]~feeder_combout ;
wire \hex6|outs[4]~feeder_combout ;
wire \hex6|outs[5]~feeder_combout ;
wire \hex6|outs[7]~feeder_combout ;
wire \hex6|outs[8]~feeder_combout ;
wire \hex6|outs[13]~feeder_combout ;
wire \hex6|outs[14]~feeder_combout ;
wire \hex6|outs[20]~feeder_combout ;
wire \hex6|outs[21]~feeder_combout ;
wire \hex6|outs[22]~feeder_combout ;
wire \hex6|outs[24]~feeder_combout ;
wire \hex6|outs[25]~feeder_combout ;
wire \hex6|outs[27]~feeder_combout ;
wire \hex6|outs[31]~feeder_combout ;
wire \hex7|outs[0]~feeder_combout ;
wire \hex7|always0~0_combout ;
wire \hex7|outs[1]~feeder_combout ;
wire \hex7|outs[3]~feeder_combout ;
wire \hex7|outs[4]~feeder_combout ;
wire \hex7|outs[5]~feeder_combout ;
wire \hex7|outs[7]~feeder_combout ;
wire \hex7|outs[11]~feeder_combout ;
wire \hex7|outs[12]~feeder_combout ;
wire \hex7|outs[13]~feeder_combout ;
wire \hex7|outs[15]~feeder_combout ;
wire \hex7|outs[16]~feeder_combout ;
wire \hex7|outs[19]~feeder_combout ;
wire \hex7|outs[21]~feeder_combout ;
wire \hex7|outs[24]~feeder_combout ;
wire \hex7|outs[26]~feeder_combout ;
wire \hex7|outs[28]~feeder_combout ;
wire \hex7|outs[30]~feeder_combout ;
wire [31:0] \hex1|outs ;
wire [31:0] \hex2|outs ;
wire [31:0] \hex3|outs ;
wire [31:0] \hex4|outs ;
wire [31:0] \hex5|outs ;
wire [31:0] \hex6|outs ;
wire [31:0] \hex7|outs ;
wire [31:0] \ledr|outs ;
wire [31:0] \ledg|outs ;
wire [31:0] \lcd|outs ;
wire [31:0] \hex0|outs ;
wire [31:0] \io_sw~combout ;
wire [11:0] \addr~combout ;
wire [31:0] \st_data~combout ;

wire [17:0] \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [13:0] \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [13:0] \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \dmem|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \omem|memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \omem|memory_rtl_0|auto_generated|ram_block1a1  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \omem|memory_rtl_0|auto_generated|ram_block1a2  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \omem|memory_rtl_0|auto_generated|ram_block1a3  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \omem|memory_rtl_0|auto_generated|ram_block1a4  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \omem|memory_rtl_0|auto_generated|ram_block1a5  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \omem|memory_rtl_0|auto_generated|ram_block1a6  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \omem|memory_rtl_0|auto_generated|ram_block1a7  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \omem|memory_rtl_0|auto_generated|ram_block1a8  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \omem|memory_rtl_0|auto_generated|ram_block1a9  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \omem|memory_rtl_0|auto_generated|ram_block1a10  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \omem|memory_rtl_0|auto_generated|ram_block1a11  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \omem|memory_rtl_0|auto_generated|ram_block1a12  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \omem|memory_rtl_0|auto_generated|ram_block1a13  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \omem|memory_rtl_0|auto_generated|ram_block1a14  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \omem|memory_rtl_0|auto_generated|ram_block1a15  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \omem|memory_rtl_0|auto_generated|ram_block1a16  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \omem|memory_rtl_0|auto_generated|ram_block1a17  = \omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \imem|memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \imem|memory_rtl_0|auto_generated|ram_block1a1  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \imem|memory_rtl_0|auto_generated|ram_block1a2  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \imem|memory_rtl_0|auto_generated|ram_block1a3  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \imem|memory_rtl_0|auto_generated|ram_block1a4  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \imem|memory_rtl_0|auto_generated|ram_block1a5  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \imem|memory_rtl_0|auto_generated|ram_block1a6  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \imem|memory_rtl_0|auto_generated|ram_block1a7  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \imem|memory_rtl_0|auto_generated|ram_block1a8  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \imem|memory_rtl_0|auto_generated|ram_block1a9  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \imem|memory_rtl_0|auto_generated|ram_block1a10  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \imem|memory_rtl_0|auto_generated|ram_block1a11  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \imem|memory_rtl_0|auto_generated|ram_block1a12  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \imem|memory_rtl_0|auto_generated|ram_block1a13  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \imem|memory_rtl_0|auto_generated|ram_block1a14  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \imem|memory_rtl_0|auto_generated|ram_block1a15  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \imem|memory_rtl_0|auto_generated|ram_block1a16  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \imem|memory_rtl_0|auto_generated|ram_block1a17  = \imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a1  = \dmem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a2~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a3  = \dmem|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a4~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a5  = \dmem|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a6~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a7  = \dmem|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a8~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a9  = \dmem|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a10~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a11  = \dmem|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a12~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a13  = \dmem|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a14~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a15  = \dmem|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a16~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a17  = \dmem|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \omem|memory_rtl_0|auto_generated|ram_block1a18~portadataout  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \omem|memory_rtl_0|auto_generated|ram_block1a19  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \omem|memory_rtl_0|auto_generated|ram_block1a20  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \omem|memory_rtl_0|auto_generated|ram_block1a21  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \omem|memory_rtl_0|auto_generated|ram_block1a22  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \omem|memory_rtl_0|auto_generated|ram_block1a23  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \omem|memory_rtl_0|auto_generated|ram_block1a24  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \omem|memory_rtl_0|auto_generated|ram_block1a25  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \omem|memory_rtl_0|auto_generated|ram_block1a26  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \omem|memory_rtl_0|auto_generated|ram_block1a27  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];
assign \omem|memory_rtl_0|auto_generated|ram_block1a28  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [10];
assign \omem|memory_rtl_0|auto_generated|ram_block1a29  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [11];
assign \omem|memory_rtl_0|auto_generated|ram_block1a30  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [12];
assign \omem|memory_rtl_0|auto_generated|ram_block1a31  = \omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [13];

assign \imem|memory_rtl_0|auto_generated|ram_block1a18~portadataout  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \imem|memory_rtl_0|auto_generated|ram_block1a19  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \imem|memory_rtl_0|auto_generated|ram_block1a20  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \imem|memory_rtl_0|auto_generated|ram_block1a21  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \imem|memory_rtl_0|auto_generated|ram_block1a22  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \imem|memory_rtl_0|auto_generated|ram_block1a23  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \imem|memory_rtl_0|auto_generated|ram_block1a24  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \imem|memory_rtl_0|auto_generated|ram_block1a25  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \imem|memory_rtl_0|auto_generated|ram_block1a26  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \imem|memory_rtl_0|auto_generated|ram_block1a27  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];
assign \imem|memory_rtl_0|auto_generated|ram_block1a28  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [10];
assign \imem|memory_rtl_0|auto_generated|ram_block1a29  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [11];
assign \imem|memory_rtl_0|auto_generated|ram_block1a30  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [12];
assign \imem|memory_rtl_0|auto_generated|ram_block1a31  = \imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [13];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a18~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a19  = \dmem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a20~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a21  = \dmem|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a22~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a23  = \dmem|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a24~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a25  = \dmem|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a26~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a27  = \dmem|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a28~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a29  = \dmem|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \dmem|memory_rtl_0|auto_generated|ram_block1a30~portadataout  = \dmem|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \dmem|memory_rtl_0|auto_generated|ram_block1a31  = \dmem|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

// Location: M4K_X26_Y18
cycloneii_ram_block \imem|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ad|in_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sw|outs[17]~17_combout ,\sw|outs[16]~16_combout ,\sw|outs[15]~15_combout ,\sw|outs[14]~14_combout ,\sw|outs[13]~13_combout ,\sw|outs[12]~12_combout ,\sw|outs[11]~11_combout ,\sw|outs[10]~10_combout ,\sw|outs[9]~9_combout ,\sw|outs[8]~8_combout ,
\sw|outs[7]~7_combout ,\sw|outs[6]~6_combout ,\sw|outs[5]~5_combout ,\sw|outs[4]~4_combout ,\sw|outs[3]~3_combout ,\sw|outs[2]~2_combout ,\sw|outs[1]~1_combout ,\sw|outs[0]~0_combout }),
	.portaaddr({\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ALTSYNCRAM";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \loader|data_out~66 (
// Equation(s):
// \loader|data_out~66_combout  = (!\addr~combout [10] & !\addr~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\addr~combout [10]),
	.datad(\addr~combout [9]),
	.cin(gnd),
	.combout(\loader|data_out~66_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out~66 .lut_mask = 16'h000F;
defparam \loader|data_out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \ad|out_en (
// Equation(s):
// \ad|out_en~combout  = (!\addr~combout [8] & (\addr~combout [11] & (\st_en~combout  & \loader|data_out~66_combout )))

	.dataa(\addr~combout [8]),
	.datab(\addr~combout [11]),
	.datac(\st_en~combout ),
	.datad(\loader|data_out~66_combout ),
	.cin(gnd),
	.combout(\ad|out_en~combout ),
	.cout());
// synopsys translate_off
defparam \ad|out_en .lut_mask = 16'h4000;
defparam \ad|out_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \ad|in_en (
// Equation(s):
// \ad|in_en~combout  = (\addr~combout [8] & (\addr~combout [11] & (\st_en~combout  & \loader|data_out~66_combout )))

	.dataa(\addr~combout [8]),
	.datab(\addr~combout [11]),
	.datac(\st_en~combout ),
	.datad(\loader|data_out~66_combout ),
	.cin(gnd),
	.combout(\ad|in_en~combout ),
	.cout());
// synopsys translate_off
defparam \ad|in_en .lut_mask = 16'h8000;
defparam \ad|in_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \ad|data_en (
// Equation(s):
// \ad|data_en~combout  = (\st_en~combout  & !\addr~combout [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\st_en~combout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\ad|data_en~combout ),
	.cout());
// synopsys translate_off
defparam \ad|data_en .lut_mask = 16'h00F0;
defparam \ad|data_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[4]));
// synopsys translate_off
defparam \io_sw[4]~I .input_async_reset = "none";
defparam \io_sw[4]~I .input_power_up = "low";
defparam \io_sw[4]~I .input_register_mode = "none";
defparam \io_sw[4]~I .input_sync_reset = "none";
defparam \io_sw[4]~I .oe_async_reset = "none";
defparam \io_sw[4]~I .oe_power_up = "low";
defparam \io_sw[4]~I .oe_register_mode = "none";
defparam \io_sw[4]~I .oe_sync_reset = "none";
defparam \io_sw[4]~I .operation_mode = "input";
defparam \io_sw[4]~I .output_async_reset = "none";
defparam \io_sw[4]~I .output_power_up = "low";
defparam \io_sw[4]~I .output_register_mode = "none";
defparam \io_sw[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[19]));
// synopsys translate_off
defparam \io_sw[19]~I .input_async_reset = "none";
defparam \io_sw[19]~I .input_power_up = "low";
defparam \io_sw[19]~I .input_register_mode = "none";
defparam \io_sw[19]~I .input_sync_reset = "none";
defparam \io_sw[19]~I .oe_async_reset = "none";
defparam \io_sw[19]~I .oe_power_up = "low";
defparam \io_sw[19]~I .oe_register_mode = "none";
defparam \io_sw[19]~I .oe_sync_reset = "none";
defparam \io_sw[19]~I .operation_mode = "input";
defparam \io_sw[19]~I .output_async_reset = "none";
defparam \io_sw[19]~I .output_power_up = "low";
defparam \io_sw[19]~I .output_register_mode = "none";
defparam \io_sw[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[20]));
// synopsys translate_off
defparam \io_sw[20]~I .input_async_reset = "none";
defparam \io_sw[20]~I .input_power_up = "low";
defparam \io_sw[20]~I .input_register_mode = "none";
defparam \io_sw[20]~I .input_sync_reset = "none";
defparam \io_sw[20]~I .oe_async_reset = "none";
defparam \io_sw[20]~I .oe_power_up = "low";
defparam \io_sw[20]~I .oe_register_mode = "none";
defparam \io_sw[20]~I .oe_sync_reset = "none";
defparam \io_sw[20]~I .operation_mode = "input";
defparam \io_sw[20]~I .output_async_reset = "none";
defparam \io_sw[20]~I .output_power_up = "low";
defparam \io_sw[20]~I .output_register_mode = "none";
defparam \io_sw[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[23]));
// synopsys translate_off
defparam \io_sw[23]~I .input_async_reset = "none";
defparam \io_sw[23]~I .input_power_up = "low";
defparam \io_sw[23]~I .input_register_mode = "none";
defparam \io_sw[23]~I .input_sync_reset = "none";
defparam \io_sw[23]~I .oe_async_reset = "none";
defparam \io_sw[23]~I .oe_power_up = "low";
defparam \io_sw[23]~I .oe_register_mode = "none";
defparam \io_sw[23]~I .oe_sync_reset = "none";
defparam \io_sw[23]~I .operation_mode = "input";
defparam \io_sw[23]~I .output_async_reset = "none";
defparam \io_sw[23]~I .output_power_up = "low";
defparam \io_sw[23]~I .output_register_mode = "none";
defparam \io_sw[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[10]));
// synopsys translate_off
defparam \addr[10]~I .input_async_reset = "none";
defparam \addr[10]~I .input_power_up = "low";
defparam \addr[10]~I .input_register_mode = "none";
defparam \addr[10]~I .input_sync_reset = "none";
defparam \addr[10]~I .oe_async_reset = "none";
defparam \addr[10]~I .oe_power_up = "low";
defparam \addr[10]~I .oe_register_mode = "none";
defparam \addr[10]~I .oe_sync_reset = "none";
defparam \addr[10]~I .operation_mode = "input";
defparam \addr[10]~I .output_async_reset = "none";
defparam \addr[10]~I .output_power_up = "low";
defparam \addr[10]~I .output_register_mode = "none";
defparam \addr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[8]));
// synopsys translate_off
defparam \addr[8]~I .input_async_reset = "none";
defparam \addr[8]~I .input_power_up = "low";
defparam \addr[8]~I .input_register_mode = "none";
defparam \addr[8]~I .input_sync_reset = "none";
defparam \addr[8]~I .oe_async_reset = "none";
defparam \addr[8]~I .oe_power_up = "low";
defparam \addr[8]~I .oe_register_mode = "none";
defparam \addr[8]~I .oe_sync_reset = "none";
defparam \addr[8]~I .operation_mode = "input";
defparam \addr[8]~I .output_async_reset = "none";
defparam \addr[8]~I .output_power_up = "low";
defparam \addr[8]~I .output_register_mode = "none";
defparam \addr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[11]));
// synopsys translate_off
defparam \addr[11]~I .input_async_reset = "none";
defparam \addr[11]~I .input_power_up = "low";
defparam \addr[11]~I .input_register_mode = "none";
defparam \addr[11]~I .input_sync_reset = "none";
defparam \addr[11]~I .oe_async_reset = "none";
defparam \addr[11]~I .oe_power_up = "low";
defparam \addr[11]~I .oe_register_mode = "none";
defparam \addr[11]~I .oe_sync_reset = "none";
defparam \addr[11]~I .operation_mode = "input";
defparam \addr[11]~I .output_async_reset = "none";
defparam \addr[11]~I .output_power_up = "low";
defparam \addr[11]~I .output_register_mode = "none";
defparam \addr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \loader|data_out~0 (
// Equation(s):
// \loader|data_out~0_combout  = (!\addr~combout [9] & (!\addr~combout [10] & (!\addr~combout [8] & \addr~combout [11])))

	.dataa(\addr~combout [9]),
	.datab(\addr~combout [10]),
	.datac(\addr~combout [8]),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out~0 .lut_mask = 16'h0100;
defparam \loader|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_i~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_i~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_i));
// synopsys translate_off
defparam \clk_i~I .input_async_reset = "none";
defparam \clk_i~I .input_power_up = "low";
defparam \clk_i~I .input_register_mode = "none";
defparam \clk_i~I .input_sync_reset = "none";
defparam \clk_i~I .oe_async_reset = "none";
defparam \clk_i~I .oe_power_up = "low";
defparam \clk_i~I .oe_register_mode = "none";
defparam \clk_i~I .oe_sync_reset = "none";
defparam \clk_i~I .operation_mode = "input";
defparam \clk_i~I .output_async_reset = "none";
defparam \clk_i~I .output_power_up = "low";
defparam \clk_i~I .output_register_mode = "none";
defparam \clk_i~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk_i~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_i~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_i~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_i~clkctrl .clock_type = "global clock";
defparam \clk_i~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[0]));
// synopsys translate_off
defparam \st_data[0]~I .input_async_reset = "none";
defparam \st_data[0]~I .input_power_up = "low";
defparam \st_data[0]~I .input_register_mode = "none";
defparam \st_data[0]~I .input_sync_reset = "none";
defparam \st_data[0]~I .oe_async_reset = "none";
defparam \st_data[0]~I .oe_power_up = "low";
defparam \st_data[0]~I .oe_register_mode = "none";
defparam \st_data[0]~I .oe_sync_reset = "none";
defparam \st_data[0]~I .operation_mode = "input";
defparam \st_data[0]~I .output_async_reset = "none";
defparam \st_data[0]~I .output_power_up = "low";
defparam \st_data[0]~I .output_register_mode = "none";
defparam \st_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[0]));
// synopsys translate_off
defparam \addr[0]~I .input_async_reset = "none";
defparam \addr[0]~I .input_power_up = "low";
defparam \addr[0]~I .input_register_mode = "none";
defparam \addr[0]~I .input_sync_reset = "none";
defparam \addr[0]~I .oe_async_reset = "none";
defparam \addr[0]~I .oe_power_up = "low";
defparam \addr[0]~I .oe_register_mode = "none";
defparam \addr[0]~I .oe_sync_reset = "none";
defparam \addr[0]~I .operation_mode = "input";
defparam \addr[0]~I .output_async_reset = "none";
defparam \addr[0]~I .output_power_up = "low";
defparam \addr[0]~I .output_register_mode = "none";
defparam \addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[1]));
// synopsys translate_off
defparam \addr[1]~I .input_async_reset = "none";
defparam \addr[1]~I .input_power_up = "low";
defparam \addr[1]~I .input_register_mode = "none";
defparam \addr[1]~I .input_sync_reset = "none";
defparam \addr[1]~I .oe_async_reset = "none";
defparam \addr[1]~I .oe_power_up = "low";
defparam \addr[1]~I .oe_register_mode = "none";
defparam \addr[1]~I .oe_sync_reset = "none";
defparam \addr[1]~I .operation_mode = "input";
defparam \addr[1]~I .output_async_reset = "none";
defparam \addr[1]~I .output_power_up = "low";
defparam \addr[1]~I .output_register_mode = "none";
defparam \addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[2]));
// synopsys translate_off
defparam \addr[2]~I .input_async_reset = "none";
defparam \addr[2]~I .input_power_up = "low";
defparam \addr[2]~I .input_register_mode = "none";
defparam \addr[2]~I .input_sync_reset = "none";
defparam \addr[2]~I .oe_async_reset = "none";
defparam \addr[2]~I .oe_power_up = "low";
defparam \addr[2]~I .oe_register_mode = "none";
defparam \addr[2]~I .oe_sync_reset = "none";
defparam \addr[2]~I .operation_mode = "input";
defparam \addr[2]~I .output_async_reset = "none";
defparam \addr[2]~I .output_power_up = "low";
defparam \addr[2]~I .output_register_mode = "none";
defparam \addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[3]));
// synopsys translate_off
defparam \addr[3]~I .input_async_reset = "none";
defparam \addr[3]~I .input_power_up = "low";
defparam \addr[3]~I .input_register_mode = "none";
defparam \addr[3]~I .input_sync_reset = "none";
defparam \addr[3]~I .oe_async_reset = "none";
defparam \addr[3]~I .oe_power_up = "low";
defparam \addr[3]~I .oe_register_mode = "none";
defparam \addr[3]~I .oe_sync_reset = "none";
defparam \addr[3]~I .operation_mode = "input";
defparam \addr[3]~I .output_async_reset = "none";
defparam \addr[3]~I .output_power_up = "low";
defparam \addr[3]~I .output_register_mode = "none";
defparam \addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[4]));
// synopsys translate_off
defparam \addr[4]~I .input_async_reset = "none";
defparam \addr[4]~I .input_power_up = "low";
defparam \addr[4]~I .input_register_mode = "none";
defparam \addr[4]~I .input_sync_reset = "none";
defparam \addr[4]~I .oe_async_reset = "none";
defparam \addr[4]~I .oe_power_up = "low";
defparam \addr[4]~I .oe_register_mode = "none";
defparam \addr[4]~I .oe_sync_reset = "none";
defparam \addr[4]~I .operation_mode = "input";
defparam \addr[4]~I .output_async_reset = "none";
defparam \addr[4]~I .output_power_up = "low";
defparam \addr[4]~I .output_register_mode = "none";
defparam \addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[5]));
// synopsys translate_off
defparam \addr[5]~I .input_async_reset = "none";
defparam \addr[5]~I .input_power_up = "low";
defparam \addr[5]~I .input_register_mode = "none";
defparam \addr[5]~I .input_sync_reset = "none";
defparam \addr[5]~I .oe_async_reset = "none";
defparam \addr[5]~I .oe_power_up = "low";
defparam \addr[5]~I .oe_register_mode = "none";
defparam \addr[5]~I .oe_sync_reset = "none";
defparam \addr[5]~I .operation_mode = "input";
defparam \addr[5]~I .output_async_reset = "none";
defparam \addr[5]~I .output_power_up = "low";
defparam \addr[5]~I .output_register_mode = "none";
defparam \addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[6]));
// synopsys translate_off
defparam \addr[6]~I .input_async_reset = "none";
defparam \addr[6]~I .input_power_up = "low";
defparam \addr[6]~I .input_register_mode = "none";
defparam \addr[6]~I .input_sync_reset = "none";
defparam \addr[6]~I .oe_async_reset = "none";
defparam \addr[6]~I .oe_power_up = "low";
defparam \addr[6]~I .oe_register_mode = "none";
defparam \addr[6]~I .oe_sync_reset = "none";
defparam \addr[6]~I .operation_mode = "input";
defparam \addr[6]~I .output_async_reset = "none";
defparam \addr[6]~I .output_power_up = "low";
defparam \addr[6]~I .output_register_mode = "none";
defparam \addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[7]));
// synopsys translate_off
defparam \addr[7]~I .input_async_reset = "none";
defparam \addr[7]~I .input_power_up = "low";
defparam \addr[7]~I .input_register_mode = "none";
defparam \addr[7]~I .input_sync_reset = "none";
defparam \addr[7]~I .oe_async_reset = "none";
defparam \addr[7]~I .oe_power_up = "low";
defparam \addr[7]~I .oe_register_mode = "none";
defparam \addr[7]~I .oe_sync_reset = "none";
defparam \addr[7]~I .operation_mode = "input";
defparam \addr[7]~I .output_async_reset = "none";
defparam \addr[7]~I .output_power_up = "low";
defparam \addr[7]~I .output_register_mode = "none";
defparam \addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[1]));
// synopsys translate_off
defparam \st_data[1]~I .input_async_reset = "none";
defparam \st_data[1]~I .input_power_up = "low";
defparam \st_data[1]~I .input_register_mode = "none";
defparam \st_data[1]~I .input_sync_reset = "none";
defparam \st_data[1]~I .oe_async_reset = "none";
defparam \st_data[1]~I .oe_power_up = "low";
defparam \st_data[1]~I .oe_register_mode = "none";
defparam \st_data[1]~I .oe_sync_reset = "none";
defparam \st_data[1]~I .operation_mode = "input";
defparam \st_data[1]~I .output_async_reset = "none";
defparam \st_data[1]~I .output_power_up = "low";
defparam \st_data[1]~I .output_register_mode = "none";
defparam \st_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[2]));
// synopsys translate_off
defparam \st_data[2]~I .input_async_reset = "none";
defparam \st_data[2]~I .input_power_up = "low";
defparam \st_data[2]~I .input_register_mode = "none";
defparam \st_data[2]~I .input_sync_reset = "none";
defparam \st_data[2]~I .oe_async_reset = "none";
defparam \st_data[2]~I .oe_power_up = "low";
defparam \st_data[2]~I .oe_register_mode = "none";
defparam \st_data[2]~I .oe_sync_reset = "none";
defparam \st_data[2]~I .operation_mode = "input";
defparam \st_data[2]~I .output_async_reset = "none";
defparam \st_data[2]~I .output_power_up = "low";
defparam \st_data[2]~I .output_register_mode = "none";
defparam \st_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[3]));
// synopsys translate_off
defparam \st_data[3]~I .input_async_reset = "none";
defparam \st_data[3]~I .input_power_up = "low";
defparam \st_data[3]~I .input_register_mode = "none";
defparam \st_data[3]~I .input_sync_reset = "none";
defparam \st_data[3]~I .oe_async_reset = "none";
defparam \st_data[3]~I .oe_power_up = "low";
defparam \st_data[3]~I .oe_register_mode = "none";
defparam \st_data[3]~I .oe_sync_reset = "none";
defparam \st_data[3]~I .operation_mode = "input";
defparam \st_data[3]~I .output_async_reset = "none";
defparam \st_data[3]~I .output_power_up = "low";
defparam \st_data[3]~I .output_register_mode = "none";
defparam \st_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[4]));
// synopsys translate_off
defparam \st_data[4]~I .input_async_reset = "none";
defparam \st_data[4]~I .input_power_up = "low";
defparam \st_data[4]~I .input_register_mode = "none";
defparam \st_data[4]~I .input_sync_reset = "none";
defparam \st_data[4]~I .oe_async_reset = "none";
defparam \st_data[4]~I .oe_power_up = "low";
defparam \st_data[4]~I .oe_register_mode = "none";
defparam \st_data[4]~I .oe_sync_reset = "none";
defparam \st_data[4]~I .operation_mode = "input";
defparam \st_data[4]~I .output_async_reset = "none";
defparam \st_data[4]~I .output_power_up = "low";
defparam \st_data[4]~I .output_register_mode = "none";
defparam \st_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[5]));
// synopsys translate_off
defparam \st_data[5]~I .input_async_reset = "none";
defparam \st_data[5]~I .input_power_up = "low";
defparam \st_data[5]~I .input_register_mode = "none";
defparam \st_data[5]~I .input_sync_reset = "none";
defparam \st_data[5]~I .oe_async_reset = "none";
defparam \st_data[5]~I .oe_power_up = "low";
defparam \st_data[5]~I .oe_register_mode = "none";
defparam \st_data[5]~I .oe_sync_reset = "none";
defparam \st_data[5]~I .operation_mode = "input";
defparam \st_data[5]~I .output_async_reset = "none";
defparam \st_data[5]~I .output_power_up = "low";
defparam \st_data[5]~I .output_register_mode = "none";
defparam \st_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[6]));
// synopsys translate_off
defparam \st_data[6]~I .input_async_reset = "none";
defparam \st_data[6]~I .input_power_up = "low";
defparam \st_data[6]~I .input_register_mode = "none";
defparam \st_data[6]~I .input_sync_reset = "none";
defparam \st_data[6]~I .oe_async_reset = "none";
defparam \st_data[6]~I .oe_power_up = "low";
defparam \st_data[6]~I .oe_register_mode = "none";
defparam \st_data[6]~I .oe_sync_reset = "none";
defparam \st_data[6]~I .operation_mode = "input";
defparam \st_data[6]~I .output_async_reset = "none";
defparam \st_data[6]~I .output_power_up = "low";
defparam \st_data[6]~I .output_register_mode = "none";
defparam \st_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[7]));
// synopsys translate_off
defparam \st_data[7]~I .input_async_reset = "none";
defparam \st_data[7]~I .input_power_up = "low";
defparam \st_data[7]~I .input_register_mode = "none";
defparam \st_data[7]~I .input_sync_reset = "none";
defparam \st_data[7]~I .oe_async_reset = "none";
defparam \st_data[7]~I .oe_power_up = "low";
defparam \st_data[7]~I .oe_register_mode = "none";
defparam \st_data[7]~I .oe_sync_reset = "none";
defparam \st_data[7]~I .operation_mode = "input";
defparam \st_data[7]~I .output_async_reset = "none";
defparam \st_data[7]~I .output_power_up = "low";
defparam \st_data[7]~I .output_register_mode = "none";
defparam \st_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[8]));
// synopsys translate_off
defparam \st_data[8]~I .input_async_reset = "none";
defparam \st_data[8]~I .input_power_up = "low";
defparam \st_data[8]~I .input_register_mode = "none";
defparam \st_data[8]~I .input_sync_reset = "none";
defparam \st_data[8]~I .oe_async_reset = "none";
defparam \st_data[8]~I .oe_power_up = "low";
defparam \st_data[8]~I .oe_register_mode = "none";
defparam \st_data[8]~I .oe_sync_reset = "none";
defparam \st_data[8]~I .operation_mode = "input";
defparam \st_data[8]~I .output_async_reset = "none";
defparam \st_data[8]~I .output_power_up = "low";
defparam \st_data[8]~I .output_register_mode = "none";
defparam \st_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[9]));
// synopsys translate_off
defparam \st_data[9]~I .input_async_reset = "none";
defparam \st_data[9]~I .input_power_up = "low";
defparam \st_data[9]~I .input_register_mode = "none";
defparam \st_data[9]~I .input_sync_reset = "none";
defparam \st_data[9]~I .oe_async_reset = "none";
defparam \st_data[9]~I .oe_power_up = "low";
defparam \st_data[9]~I .oe_register_mode = "none";
defparam \st_data[9]~I .oe_sync_reset = "none";
defparam \st_data[9]~I .operation_mode = "input";
defparam \st_data[9]~I .output_async_reset = "none";
defparam \st_data[9]~I .output_power_up = "low";
defparam \st_data[9]~I .output_register_mode = "none";
defparam \st_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[10]));
// synopsys translate_off
defparam \st_data[10]~I .input_async_reset = "none";
defparam \st_data[10]~I .input_power_up = "low";
defparam \st_data[10]~I .input_register_mode = "none";
defparam \st_data[10]~I .input_sync_reset = "none";
defparam \st_data[10]~I .oe_async_reset = "none";
defparam \st_data[10]~I .oe_power_up = "low";
defparam \st_data[10]~I .oe_register_mode = "none";
defparam \st_data[10]~I .oe_sync_reset = "none";
defparam \st_data[10]~I .operation_mode = "input";
defparam \st_data[10]~I .output_async_reset = "none";
defparam \st_data[10]~I .output_power_up = "low";
defparam \st_data[10]~I .output_register_mode = "none";
defparam \st_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[11]));
// synopsys translate_off
defparam \st_data[11]~I .input_async_reset = "none";
defparam \st_data[11]~I .input_power_up = "low";
defparam \st_data[11]~I .input_register_mode = "none";
defparam \st_data[11]~I .input_sync_reset = "none";
defparam \st_data[11]~I .oe_async_reset = "none";
defparam \st_data[11]~I .oe_power_up = "low";
defparam \st_data[11]~I .oe_register_mode = "none";
defparam \st_data[11]~I .oe_sync_reset = "none";
defparam \st_data[11]~I .operation_mode = "input";
defparam \st_data[11]~I .output_async_reset = "none";
defparam \st_data[11]~I .output_power_up = "low";
defparam \st_data[11]~I .output_register_mode = "none";
defparam \st_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[12]));
// synopsys translate_off
defparam \st_data[12]~I .input_async_reset = "none";
defparam \st_data[12]~I .input_power_up = "low";
defparam \st_data[12]~I .input_register_mode = "none";
defparam \st_data[12]~I .input_sync_reset = "none";
defparam \st_data[12]~I .oe_async_reset = "none";
defparam \st_data[12]~I .oe_power_up = "low";
defparam \st_data[12]~I .oe_register_mode = "none";
defparam \st_data[12]~I .oe_sync_reset = "none";
defparam \st_data[12]~I .operation_mode = "input";
defparam \st_data[12]~I .output_async_reset = "none";
defparam \st_data[12]~I .output_power_up = "low";
defparam \st_data[12]~I .output_register_mode = "none";
defparam \st_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[13]));
// synopsys translate_off
defparam \st_data[13]~I .input_async_reset = "none";
defparam \st_data[13]~I .input_power_up = "low";
defparam \st_data[13]~I .input_register_mode = "none";
defparam \st_data[13]~I .input_sync_reset = "none";
defparam \st_data[13]~I .oe_async_reset = "none";
defparam \st_data[13]~I .oe_power_up = "low";
defparam \st_data[13]~I .oe_register_mode = "none";
defparam \st_data[13]~I .oe_sync_reset = "none";
defparam \st_data[13]~I .operation_mode = "input";
defparam \st_data[13]~I .output_async_reset = "none";
defparam \st_data[13]~I .output_power_up = "low";
defparam \st_data[13]~I .output_register_mode = "none";
defparam \st_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[14]));
// synopsys translate_off
defparam \st_data[14]~I .input_async_reset = "none";
defparam \st_data[14]~I .input_power_up = "low";
defparam \st_data[14]~I .input_register_mode = "none";
defparam \st_data[14]~I .input_sync_reset = "none";
defparam \st_data[14]~I .oe_async_reset = "none";
defparam \st_data[14]~I .oe_power_up = "low";
defparam \st_data[14]~I .oe_register_mode = "none";
defparam \st_data[14]~I .oe_sync_reset = "none";
defparam \st_data[14]~I .operation_mode = "input";
defparam \st_data[14]~I .output_async_reset = "none";
defparam \st_data[14]~I .output_power_up = "low";
defparam \st_data[14]~I .output_register_mode = "none";
defparam \st_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[15]));
// synopsys translate_off
defparam \st_data[15]~I .input_async_reset = "none";
defparam \st_data[15]~I .input_power_up = "low";
defparam \st_data[15]~I .input_register_mode = "none";
defparam \st_data[15]~I .input_sync_reset = "none";
defparam \st_data[15]~I .oe_async_reset = "none";
defparam \st_data[15]~I .oe_power_up = "low";
defparam \st_data[15]~I .oe_register_mode = "none";
defparam \st_data[15]~I .oe_sync_reset = "none";
defparam \st_data[15]~I .operation_mode = "input";
defparam \st_data[15]~I .output_async_reset = "none";
defparam \st_data[15]~I .output_power_up = "low";
defparam \st_data[15]~I .output_register_mode = "none";
defparam \st_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[16]));
// synopsys translate_off
defparam \st_data[16]~I .input_async_reset = "none";
defparam \st_data[16]~I .input_power_up = "low";
defparam \st_data[16]~I .input_register_mode = "none";
defparam \st_data[16]~I .input_sync_reset = "none";
defparam \st_data[16]~I .oe_async_reset = "none";
defparam \st_data[16]~I .oe_power_up = "low";
defparam \st_data[16]~I .oe_register_mode = "none";
defparam \st_data[16]~I .oe_sync_reset = "none";
defparam \st_data[16]~I .operation_mode = "input";
defparam \st_data[16]~I .output_async_reset = "none";
defparam \st_data[16]~I .output_power_up = "low";
defparam \st_data[16]~I .output_register_mode = "none";
defparam \st_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[17]));
// synopsys translate_off
defparam \st_data[17]~I .input_async_reset = "none";
defparam \st_data[17]~I .input_power_up = "low";
defparam \st_data[17]~I .input_register_mode = "none";
defparam \st_data[17]~I .input_sync_reset = "none";
defparam \st_data[17]~I .oe_async_reset = "none";
defparam \st_data[17]~I .oe_power_up = "low";
defparam \st_data[17]~I .oe_register_mode = "none";
defparam \st_data[17]~I .oe_sync_reset = "none";
defparam \st_data[17]~I .operation_mode = "input";
defparam \st_data[17]~I .output_async_reset = "none";
defparam \st_data[17]~I .output_power_up = "low";
defparam \st_data[17]~I .output_register_mode = "none";
defparam \st_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \omem|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ad|out_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [17],\st_data~combout [16],\st_data~combout [15],\st_data~combout [14],\st_data~combout [13],\st_data~combout [12],\st_data~combout [11],\st_data~combout [10],\st_data~combout [9],\st_data~combout [8],\st_data~combout [7],\st_data~combout [6],\st_data~combout [5],\st_data~combout [4],\st_data~combout [3],
\st_data~combout [2],\st_data~combout [1],\st_data~combout [0]}),
	.portaaddr({\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\omem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ALTSYNCRAM";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \loader|data_out~1 (
// Equation(s):
// \loader|data_out~1_combout  = (\addr~combout [9]) # ((\addr~combout [10]) # ((!\addr~combout [11]) # (!\addr~combout [8])))

	.dataa(\addr~combout [9]),
	.datab(\addr~combout [10]),
	.datac(\addr~combout [8]),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out~1 .lut_mask = 16'hEFFF;
defparam \loader|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \loader|data_out[0]~2 (
// Equation(s):
// \loader|data_out[0]~2_combout  = (\imem|memory_rtl_0|auto_generated|ram_block1a0~portadataout  & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\loader|data_out~1_combout ))) # 
// (!\imem|memory_rtl_0|auto_generated|ram_block1a0~portadataout  & (\loader|data_out~0_combout  & (\omem|memory_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\imem|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\loader|data_out~0_combout ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\loader|data_out~1_combout ),
	.cin(gnd),
	.combout(\loader|data_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[0]~2 .lut_mask = 16'hC0EA;
defparam \loader|data_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[9]));
// synopsys translate_off
defparam \addr[9]~I .input_async_reset = "none";
defparam \addr[9]~I .input_power_up = "low";
defparam \addr[9]~I .input_register_mode = "none";
defparam \addr[9]~I .input_sync_reset = "none";
defparam \addr[9]~I .oe_async_reset = "none";
defparam \addr[9]~I .oe_power_up = "low";
defparam \addr[9]~I .oe_register_mode = "none";
defparam \addr[9]~I .oe_sync_reset = "none";
defparam \addr[9]~I .operation_mode = "input";
defparam \addr[9]~I .output_async_reset = "none";
defparam \addr[9]~I .output_power_up = "low";
defparam \addr[9]~I .output_register_mode = "none";
defparam \addr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [1],\st_data~combout [0]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \loader|data_out[0]~3 (
// Equation(s):
// \loader|data_out[0]~3_combout  = (\loader|data_out[0]~2_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a0~portadataout  & !\addr~combout [11]))

	.dataa(\loader|data_out[0]~2_combout ),
	.datab(vcc),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[0]~3 .lut_mask = 16'hAAFA;
defparam \loader|data_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneii_lcell_comb \sw|Equal0~0 (
// Equation(s):
// \sw|Equal0~0_combout  = (!\addr~combout [9] & (!\addr~combout [0] & (!\addr~combout [10] & \addr~combout [11])))

	.dataa(\addr~combout [9]),
	.datab(\addr~combout [0]),
	.datac(\addr~combout [10]),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\sw|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sw|Equal0~0 .lut_mask = 16'h0100;
defparam \sw|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneii_lcell_comb \sw|Equal0~1 (
// Equation(s):
// \sw|Equal0~1_combout  = (!\addr~combout [3] & (!\addr~combout [1] & !\addr~combout [2]))

	.dataa(vcc),
	.datab(\addr~combout [3]),
	.datac(\addr~combout [1]),
	.datad(\addr~combout [2]),
	.cin(gnd),
	.combout(\sw|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sw|Equal0~1 .lut_mask = 16'h0003;
defparam \sw|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \sw|Equal0~2 (
// Equation(s):
// \sw|Equal0~2_combout  = (!\addr~combout [7] & (!\addr~combout [5] & (!\addr~combout [6] & !\addr~combout [4])))

	.dataa(\addr~combout [7]),
	.datab(\addr~combout [5]),
	.datac(\addr~combout [6]),
	.datad(\addr~combout [4]),
	.cin(gnd),
	.combout(\sw|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sw|Equal0~2 .lut_mask = 16'h0001;
defparam \sw|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneii_lcell_comb \sw|Equal0~3 (
// Equation(s):
// \sw|Equal0~3_combout  = (\addr~combout [8] & (\sw|Equal0~0_combout  & (\sw|Equal0~1_combout  & \sw|Equal0~2_combout )))

	.dataa(\addr~combout [8]),
	.datab(\sw|Equal0~0_combout ),
	.datac(\sw|Equal0~1_combout ),
	.datad(\sw|Equal0~2_combout ),
	.cin(gnd),
	.combout(\sw|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sw|Equal0~3 .lut_mask = 16'h8000;
defparam \sw|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[0]));
// synopsys translate_off
defparam \io_sw[0]~I .input_async_reset = "none";
defparam \io_sw[0]~I .input_power_up = "low";
defparam \io_sw[0]~I .input_register_mode = "none";
defparam \io_sw[0]~I .input_sync_reset = "none";
defparam \io_sw[0]~I .oe_async_reset = "none";
defparam \io_sw[0]~I .oe_power_up = "low";
defparam \io_sw[0]~I .oe_register_mode = "none";
defparam \io_sw[0]~I .oe_sync_reset = "none";
defparam \io_sw[0]~I .operation_mode = "input";
defparam \io_sw[0]~I .output_async_reset = "none";
defparam \io_sw[0]~I .output_power_up = "low";
defparam \io_sw[0]~I .output_register_mode = "none";
defparam \io_sw[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneii_lcell_comb \sw|outs[0]~0 (
// Equation(s):
// \sw|outs[0]~0_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [0]),
	.cin(gnd),
	.combout(\sw|outs[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[0]~0 .lut_mask = 16'hF000;
defparam \sw|outs[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[1]));
// synopsys translate_off
defparam \io_sw[1]~I .input_async_reset = "none";
defparam \io_sw[1]~I .input_power_up = "low";
defparam \io_sw[1]~I .input_register_mode = "none";
defparam \io_sw[1]~I .input_sync_reset = "none";
defparam \io_sw[1]~I .oe_async_reset = "none";
defparam \io_sw[1]~I .oe_power_up = "low";
defparam \io_sw[1]~I .oe_register_mode = "none";
defparam \io_sw[1]~I .oe_sync_reset = "none";
defparam \io_sw[1]~I .operation_mode = "input";
defparam \io_sw[1]~I .output_async_reset = "none";
defparam \io_sw[1]~I .output_power_up = "low";
defparam \io_sw[1]~I .output_register_mode = "none";
defparam \io_sw[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \sw|outs[1]~1 (
// Equation(s):
// \sw|outs[1]~1_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [1]),
	.cin(gnd),
	.combout(\sw|outs[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[1]~1 .lut_mask = 16'hF000;
defparam \sw|outs[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[2]));
// synopsys translate_off
defparam \io_sw[2]~I .input_async_reset = "none";
defparam \io_sw[2]~I .input_power_up = "low";
defparam \io_sw[2]~I .input_register_mode = "none";
defparam \io_sw[2]~I .input_sync_reset = "none";
defparam \io_sw[2]~I .oe_async_reset = "none";
defparam \io_sw[2]~I .oe_power_up = "low";
defparam \io_sw[2]~I .oe_register_mode = "none";
defparam \io_sw[2]~I .oe_sync_reset = "none";
defparam \io_sw[2]~I .operation_mode = "input";
defparam \io_sw[2]~I .output_async_reset = "none";
defparam \io_sw[2]~I .output_power_up = "low";
defparam \io_sw[2]~I .output_register_mode = "none";
defparam \io_sw[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneii_lcell_comb \sw|outs[2]~2 (
// Equation(s):
// \sw|outs[2]~2_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [2]),
	.cin(gnd),
	.combout(\sw|outs[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[2]~2 .lut_mask = 16'hF000;
defparam \sw|outs[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[3]));
// synopsys translate_off
defparam \io_sw[3]~I .input_async_reset = "none";
defparam \io_sw[3]~I .input_power_up = "low";
defparam \io_sw[3]~I .input_register_mode = "none";
defparam \io_sw[3]~I .input_sync_reset = "none";
defparam \io_sw[3]~I .oe_async_reset = "none";
defparam \io_sw[3]~I .oe_power_up = "low";
defparam \io_sw[3]~I .oe_register_mode = "none";
defparam \io_sw[3]~I .oe_sync_reset = "none";
defparam \io_sw[3]~I .operation_mode = "input";
defparam \io_sw[3]~I .output_async_reset = "none";
defparam \io_sw[3]~I .output_power_up = "low";
defparam \io_sw[3]~I .output_register_mode = "none";
defparam \io_sw[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneii_lcell_comb \sw|outs[3]~3 (
// Equation(s):
// \sw|outs[3]~3_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [3]),
	.cin(gnd),
	.combout(\sw|outs[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[3]~3 .lut_mask = 16'hF000;
defparam \sw|outs[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneii_lcell_comb \sw|outs[4]~4 (
// Equation(s):
// \sw|outs[4]~4_combout  = (\io_sw~combout [4] & \sw|Equal0~3_combout )

	.dataa(\io_sw~combout [4]),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sw|outs[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[4]~4 .lut_mask = 16'hA0A0;
defparam \sw|outs[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[5]));
// synopsys translate_off
defparam \io_sw[5]~I .input_async_reset = "none";
defparam \io_sw[5]~I .input_power_up = "low";
defparam \io_sw[5]~I .input_register_mode = "none";
defparam \io_sw[5]~I .input_sync_reset = "none";
defparam \io_sw[5]~I .oe_async_reset = "none";
defparam \io_sw[5]~I .oe_power_up = "low";
defparam \io_sw[5]~I .oe_register_mode = "none";
defparam \io_sw[5]~I .oe_sync_reset = "none";
defparam \io_sw[5]~I .operation_mode = "input";
defparam \io_sw[5]~I .output_async_reset = "none";
defparam \io_sw[5]~I .output_power_up = "low";
defparam \io_sw[5]~I .output_register_mode = "none";
defparam \io_sw[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneii_lcell_comb \sw|outs[5]~5 (
// Equation(s):
// \sw|outs[5]~5_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [5]),
	.cin(gnd),
	.combout(\sw|outs[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[5]~5 .lut_mask = 16'hF000;
defparam \sw|outs[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[6]));
// synopsys translate_off
defparam \io_sw[6]~I .input_async_reset = "none";
defparam \io_sw[6]~I .input_power_up = "low";
defparam \io_sw[6]~I .input_register_mode = "none";
defparam \io_sw[6]~I .input_sync_reset = "none";
defparam \io_sw[6]~I .oe_async_reset = "none";
defparam \io_sw[6]~I .oe_power_up = "low";
defparam \io_sw[6]~I .oe_register_mode = "none";
defparam \io_sw[6]~I .oe_sync_reset = "none";
defparam \io_sw[6]~I .operation_mode = "input";
defparam \io_sw[6]~I .output_async_reset = "none";
defparam \io_sw[6]~I .output_power_up = "low";
defparam \io_sw[6]~I .output_register_mode = "none";
defparam \io_sw[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \sw|outs[6]~6 (
// Equation(s):
// \sw|outs[6]~6_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [6]),
	.cin(gnd),
	.combout(\sw|outs[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[6]~6 .lut_mask = 16'hF000;
defparam \sw|outs[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[7]));
// synopsys translate_off
defparam \io_sw[7]~I .input_async_reset = "none";
defparam \io_sw[7]~I .input_power_up = "low";
defparam \io_sw[7]~I .input_register_mode = "none";
defparam \io_sw[7]~I .input_sync_reset = "none";
defparam \io_sw[7]~I .oe_async_reset = "none";
defparam \io_sw[7]~I .oe_power_up = "low";
defparam \io_sw[7]~I .oe_register_mode = "none";
defparam \io_sw[7]~I .oe_sync_reset = "none";
defparam \io_sw[7]~I .operation_mode = "input";
defparam \io_sw[7]~I .output_async_reset = "none";
defparam \io_sw[7]~I .output_power_up = "low";
defparam \io_sw[7]~I .output_register_mode = "none";
defparam \io_sw[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneii_lcell_comb \sw|outs[7]~7 (
// Equation(s):
// \sw|outs[7]~7_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [7]),
	.cin(gnd),
	.combout(\sw|outs[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[7]~7 .lut_mask = 16'hF000;
defparam \sw|outs[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[8]));
// synopsys translate_off
defparam \io_sw[8]~I .input_async_reset = "none";
defparam \io_sw[8]~I .input_power_up = "low";
defparam \io_sw[8]~I .input_register_mode = "none";
defparam \io_sw[8]~I .input_sync_reset = "none";
defparam \io_sw[8]~I .oe_async_reset = "none";
defparam \io_sw[8]~I .oe_power_up = "low";
defparam \io_sw[8]~I .oe_register_mode = "none";
defparam \io_sw[8]~I .oe_sync_reset = "none";
defparam \io_sw[8]~I .operation_mode = "input";
defparam \io_sw[8]~I .output_async_reset = "none";
defparam \io_sw[8]~I .output_power_up = "low";
defparam \io_sw[8]~I .output_register_mode = "none";
defparam \io_sw[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneii_lcell_comb \sw|outs[8]~8 (
// Equation(s):
// \sw|outs[8]~8_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [8]),
	.cin(gnd),
	.combout(\sw|outs[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[8]~8 .lut_mask = 16'hF000;
defparam \sw|outs[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[9]));
// synopsys translate_off
defparam \io_sw[9]~I .input_async_reset = "none";
defparam \io_sw[9]~I .input_power_up = "low";
defparam \io_sw[9]~I .input_register_mode = "none";
defparam \io_sw[9]~I .input_sync_reset = "none";
defparam \io_sw[9]~I .oe_async_reset = "none";
defparam \io_sw[9]~I .oe_power_up = "low";
defparam \io_sw[9]~I .oe_register_mode = "none";
defparam \io_sw[9]~I .oe_sync_reset = "none";
defparam \io_sw[9]~I .operation_mode = "input";
defparam \io_sw[9]~I .output_async_reset = "none";
defparam \io_sw[9]~I .output_power_up = "low";
defparam \io_sw[9]~I .output_register_mode = "none";
defparam \io_sw[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \sw|outs[9]~9 (
// Equation(s):
// \sw|outs[9]~9_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [9]),
	.cin(gnd),
	.combout(\sw|outs[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[9]~9 .lut_mask = 16'hF000;
defparam \sw|outs[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[10]));
// synopsys translate_off
defparam \io_sw[10]~I .input_async_reset = "none";
defparam \io_sw[10]~I .input_power_up = "low";
defparam \io_sw[10]~I .input_register_mode = "none";
defparam \io_sw[10]~I .input_sync_reset = "none";
defparam \io_sw[10]~I .oe_async_reset = "none";
defparam \io_sw[10]~I .oe_power_up = "low";
defparam \io_sw[10]~I .oe_register_mode = "none";
defparam \io_sw[10]~I .oe_sync_reset = "none";
defparam \io_sw[10]~I .operation_mode = "input";
defparam \io_sw[10]~I .output_async_reset = "none";
defparam \io_sw[10]~I .output_power_up = "low";
defparam \io_sw[10]~I .output_register_mode = "none";
defparam \io_sw[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneii_lcell_comb \sw|outs[10]~10 (
// Equation(s):
// \sw|outs[10]~10_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [10]),
	.cin(gnd),
	.combout(\sw|outs[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[10]~10 .lut_mask = 16'hF000;
defparam \sw|outs[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[11]));
// synopsys translate_off
defparam \io_sw[11]~I .input_async_reset = "none";
defparam \io_sw[11]~I .input_power_up = "low";
defparam \io_sw[11]~I .input_register_mode = "none";
defparam \io_sw[11]~I .input_sync_reset = "none";
defparam \io_sw[11]~I .oe_async_reset = "none";
defparam \io_sw[11]~I .oe_power_up = "low";
defparam \io_sw[11]~I .oe_register_mode = "none";
defparam \io_sw[11]~I .oe_sync_reset = "none";
defparam \io_sw[11]~I .operation_mode = "input";
defparam \io_sw[11]~I .output_async_reset = "none";
defparam \io_sw[11]~I .output_power_up = "low";
defparam \io_sw[11]~I .output_register_mode = "none";
defparam \io_sw[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \sw|outs[11]~11 (
// Equation(s):
// \sw|outs[11]~11_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [11]),
	.cin(gnd),
	.combout(\sw|outs[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[11]~11 .lut_mask = 16'hF000;
defparam \sw|outs[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[12]));
// synopsys translate_off
defparam \io_sw[12]~I .input_async_reset = "none";
defparam \io_sw[12]~I .input_power_up = "low";
defparam \io_sw[12]~I .input_register_mode = "none";
defparam \io_sw[12]~I .input_sync_reset = "none";
defparam \io_sw[12]~I .oe_async_reset = "none";
defparam \io_sw[12]~I .oe_power_up = "low";
defparam \io_sw[12]~I .oe_register_mode = "none";
defparam \io_sw[12]~I .oe_sync_reset = "none";
defparam \io_sw[12]~I .operation_mode = "input";
defparam \io_sw[12]~I .output_async_reset = "none";
defparam \io_sw[12]~I .output_power_up = "low";
defparam \io_sw[12]~I .output_register_mode = "none";
defparam \io_sw[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \sw|outs[12]~12 (
// Equation(s):
// \sw|outs[12]~12_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [12]),
	.cin(gnd),
	.combout(\sw|outs[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[12]~12 .lut_mask = 16'hF000;
defparam \sw|outs[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[13]));
// synopsys translate_off
defparam \io_sw[13]~I .input_async_reset = "none";
defparam \io_sw[13]~I .input_power_up = "low";
defparam \io_sw[13]~I .input_register_mode = "none";
defparam \io_sw[13]~I .input_sync_reset = "none";
defparam \io_sw[13]~I .oe_async_reset = "none";
defparam \io_sw[13]~I .oe_power_up = "low";
defparam \io_sw[13]~I .oe_register_mode = "none";
defparam \io_sw[13]~I .oe_sync_reset = "none";
defparam \io_sw[13]~I .operation_mode = "input";
defparam \io_sw[13]~I .output_async_reset = "none";
defparam \io_sw[13]~I .output_power_up = "low";
defparam \io_sw[13]~I .output_register_mode = "none";
defparam \io_sw[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \sw|outs[13]~13 (
// Equation(s):
// \sw|outs[13]~13_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [13]),
	.cin(gnd),
	.combout(\sw|outs[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[13]~13 .lut_mask = 16'hF000;
defparam \sw|outs[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[14]));
// synopsys translate_off
defparam \io_sw[14]~I .input_async_reset = "none";
defparam \io_sw[14]~I .input_power_up = "low";
defparam \io_sw[14]~I .input_register_mode = "none";
defparam \io_sw[14]~I .input_sync_reset = "none";
defparam \io_sw[14]~I .oe_async_reset = "none";
defparam \io_sw[14]~I .oe_power_up = "low";
defparam \io_sw[14]~I .oe_register_mode = "none";
defparam \io_sw[14]~I .oe_sync_reset = "none";
defparam \io_sw[14]~I .operation_mode = "input";
defparam \io_sw[14]~I .output_async_reset = "none";
defparam \io_sw[14]~I .output_power_up = "low";
defparam \io_sw[14]~I .output_register_mode = "none";
defparam \io_sw[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \sw|outs[14]~14 (
// Equation(s):
// \sw|outs[14]~14_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [14]),
	.cin(gnd),
	.combout(\sw|outs[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[14]~14 .lut_mask = 16'hF000;
defparam \sw|outs[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[15]));
// synopsys translate_off
defparam \io_sw[15]~I .input_async_reset = "none";
defparam \io_sw[15]~I .input_power_up = "low";
defparam \io_sw[15]~I .input_register_mode = "none";
defparam \io_sw[15]~I .input_sync_reset = "none";
defparam \io_sw[15]~I .oe_async_reset = "none";
defparam \io_sw[15]~I .oe_power_up = "low";
defparam \io_sw[15]~I .oe_register_mode = "none";
defparam \io_sw[15]~I .oe_sync_reset = "none";
defparam \io_sw[15]~I .operation_mode = "input";
defparam \io_sw[15]~I .output_async_reset = "none";
defparam \io_sw[15]~I .output_power_up = "low";
defparam \io_sw[15]~I .output_register_mode = "none";
defparam \io_sw[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \sw|outs[15]~15 (
// Equation(s):
// \sw|outs[15]~15_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [15]),
	.cin(gnd),
	.combout(\sw|outs[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[15]~15 .lut_mask = 16'hF000;
defparam \sw|outs[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[16]));
// synopsys translate_off
defparam \io_sw[16]~I .input_async_reset = "none";
defparam \io_sw[16]~I .input_power_up = "low";
defparam \io_sw[16]~I .input_register_mode = "none";
defparam \io_sw[16]~I .input_sync_reset = "none";
defparam \io_sw[16]~I .oe_async_reset = "none";
defparam \io_sw[16]~I .oe_power_up = "low";
defparam \io_sw[16]~I .oe_register_mode = "none";
defparam \io_sw[16]~I .oe_sync_reset = "none";
defparam \io_sw[16]~I .operation_mode = "input";
defparam \io_sw[16]~I .output_async_reset = "none";
defparam \io_sw[16]~I .output_power_up = "low";
defparam \io_sw[16]~I .output_register_mode = "none";
defparam \io_sw[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \sw|outs[16]~16 (
// Equation(s):
// \sw|outs[16]~16_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [16])

	.dataa(\sw|Equal0~3_combout ),
	.datab(vcc),
	.datac(\io_sw~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\sw|outs[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[16]~16 .lut_mask = 16'hA0A0;
defparam \sw|outs[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[17]));
// synopsys translate_off
defparam \io_sw[17]~I .input_async_reset = "none";
defparam \io_sw[17]~I .input_power_up = "low";
defparam \io_sw[17]~I .input_register_mode = "none";
defparam \io_sw[17]~I .input_sync_reset = "none";
defparam \io_sw[17]~I .oe_async_reset = "none";
defparam \io_sw[17]~I .oe_power_up = "low";
defparam \io_sw[17]~I .oe_register_mode = "none";
defparam \io_sw[17]~I .oe_sync_reset = "none";
defparam \io_sw[17]~I .operation_mode = "input";
defparam \io_sw[17]~I .output_async_reset = "none";
defparam \io_sw[17]~I .output_power_up = "low";
defparam \io_sw[17]~I .output_register_mode = "none";
defparam \io_sw[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \sw|outs[17]~17 (
// Equation(s):
// \sw|outs[17]~17_combout  = (\io_sw~combout [17] & \sw|Equal0~3_combout )

	.dataa(vcc),
	.datab(\io_sw~combout [17]),
	.datac(\sw|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sw|outs[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[17]~17 .lut_mask = 16'hC0C0;
defparam \sw|outs[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \loader|data_out[1]~4 (
// Equation(s):
// \loader|data_out[1]~4_combout  = (\loader|data_out~1_combout  & (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a1 )))) # (!\loader|data_out~1_combout  & ((\imem|memory_rtl_0|auto_generated|ram_block1a1 ) # 
// ((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\loader|data_out~1_combout ),
	.datab(\loader|data_out~0_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\loader|data_out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[1]~4 .lut_mask = 16'hDC50;
defparam \loader|data_out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \loader|data_out[1]~5 (
// Equation(s):
// \loader|data_out[1]~5_combout  = (\loader|data_out[1]~4_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a1  & !\addr~combout [11]))

	.dataa(\loader|data_out[1]~4_combout ),
	.datab(vcc),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[1]~5 .lut_mask = 16'hAAFA;
defparam \loader|data_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \loader|data_out[2]~6 (
// Equation(s):
// \loader|data_out[2]~6_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a2 ) # ((\imem|memory_rtl_0|auto_generated|ram_block1a2  & !\loader|data_out~1_combout )))) # (!\loader|data_out~0_combout  & 
// (\imem|memory_rtl_0|auto_generated|ram_block1a2  & ((!\loader|data_out~1_combout ))))

	.dataa(\loader|data_out~0_combout ),
	.datab(\imem|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\loader|data_out~1_combout ),
	.cin(gnd),
	.combout(\loader|data_out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[2]~6 .lut_mask = 16'hA0EC;
defparam \loader|data_out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [3],\st_data~combout [2]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \loader|data_out[2]~7 (
// Equation(s):
// \loader|data_out[2]~7_combout  = (\loader|data_out[2]~6_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a2~portadataout  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\loader|data_out[2]~6_combout ),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[2]~7 .lut_mask = 16'hCCFC;
defparam \loader|data_out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \loader|data_out[3]~8 (
// Equation(s):
// \loader|data_out[3]~8_combout  = (\loader|data_out~1_combout  & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a3 )))) # (!\loader|data_out~1_combout  & ((\imem|memory_rtl_0|auto_generated|ram_block1a3 ) # 
// ((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\loader|data_out~1_combout ),
	.datab(\imem|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\loader|data_out~0_combout ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\loader|data_out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[3]~8 .lut_mask = 16'hF444;
defparam \loader|data_out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \loader|data_out[3]~9 (
// Equation(s):
// \loader|data_out[3]~9_combout  = (\loader|data_out[3]~8_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a3  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\loader|data_out[3]~8_combout ),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[3]~9 .lut_mask = 16'hCCFC;
defparam \loader|data_out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \loader|data_out[4]~10 (
// Equation(s):
// \loader|data_out[4]~10_combout  = (\imem|memory_rtl_0|auto_generated|ram_block1a4  & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a4 )) # (!\loader|data_out~1_combout ))) # (!\imem|memory_rtl_0|auto_generated|ram_block1a4  
// & (\loader|data_out~0_combout  & (\omem|memory_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\imem|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\loader|data_out~0_combout ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\loader|data_out~1_combout ),
	.cin(gnd),
	.combout(\loader|data_out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[4]~10 .lut_mask = 16'hC0EA;
defparam \loader|data_out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [5],\st_data~combout [4]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \loader|data_out[4]~11 (
// Equation(s):
// \loader|data_out[4]~11_combout  = (\loader|data_out[4]~10_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a4~portadataout  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\loader|data_out[4]~10_combout ),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[4]~11 .lut_mask = 16'hCCFC;
defparam \loader|data_out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \loader|data_out[5]~12 (
// Equation(s):
// \loader|data_out[5]~12_combout  = (\loader|data_out~1_combout  & (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a5 )))) # (!\loader|data_out~1_combout  & ((\imem|memory_rtl_0|auto_generated|ram_block1a5 ) # 
// ((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\loader|data_out~1_combout ),
	.datab(\loader|data_out~0_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\loader|data_out[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[5]~12 .lut_mask = 16'hDC50;
defparam \loader|data_out[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \loader|data_out[5]~13 (
// Equation(s):
// \loader|data_out[5]~13_combout  = (\loader|data_out[5]~12_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a5  & !\addr~combout [11]))

	.dataa(\loader|data_out[5]~12_combout ),
	.datab(vcc),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[5]~13 .lut_mask = 16'hAAFA;
defparam \loader|data_out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [7],\st_data~combout [6]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \loader|data_out[6]~14 (
// Equation(s):
// \loader|data_out[6]~14_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a6 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a6 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\loader|data_out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[6]~14 .lut_mask = 16'hBA30;
defparam \loader|data_out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \loader|data_out[6]~15 (
// Equation(s):
// \loader|data_out[6]~15_combout  = (\loader|data_out[6]~14_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a6~portadataout  & !\addr~combout [11]))

	.dataa(\dmem|memory_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\loader|data_out[6]~14_combout ),
	.datac(\addr~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[6]~15 .lut_mask = 16'hCECE;
defparam \loader|data_out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \loader|data_out[7]~16 (
// Equation(s):
// \loader|data_out[7]~16_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a7 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a7 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & ((\imem|memory_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\imem|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\loader|data_out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[7]~16 .lut_mask = 16'hB3A0;
defparam \loader|data_out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \loader|data_out[7]~17 (
// Equation(s):
// \loader|data_out[7]~17_combout  = (\loader|data_out[7]~16_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(vcc),
	.datab(\loader|data_out[7]~16_combout ),
	.datac(\addr~combout [11]),
	.datad(\dmem|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\loader|data_out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[7]~17 .lut_mask = 16'hCFCC;
defparam \loader|data_out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \loader|data_out[8]~18 (
// Equation(s):
// \loader|data_out[8]~18_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a8 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a8 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\loader|data_out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[8]~18 .lut_mask = 16'hBA30;
defparam \loader|data_out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [9],\st_data~combout [8]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \loader|data_out[8]~19 (
// Equation(s):
// \loader|data_out[8]~19_combout  = (\loader|data_out[8]~18_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a8~portadataout ))

	.dataa(\loader|data_out[8]~18_combout ),
	.datab(\addr~combout [11]),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[8]~19 .lut_mask = 16'hBABA;
defparam \loader|data_out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \loader|data_out[9]~20 (
// Equation(s):
// \loader|data_out[9]~20_combout  = (\imem|memory_rtl_0|auto_generated|ram_block1a9  & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a9 )) # (!\loader|data_out~1_combout ))) # (!\imem|memory_rtl_0|auto_generated|ram_block1a9  
// & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\imem|memory_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\loader|data_out~1_combout ),
	.datac(\loader|data_out~0_combout ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\loader|data_out[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[9]~20 .lut_mask = 16'hF222;
defparam \loader|data_out[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \loader|data_out[9]~21 (
// Equation(s):
// \loader|data_out[9]~21_combout  = (\loader|data_out[9]~20_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a9  & !\addr~combout [11]))

	.dataa(\loader|data_out[9]~20_combout ),
	.datab(\dmem|memory_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\addr~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[9]~21 .lut_mask = 16'hAEAE;
defparam \loader|data_out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \loader|data_out[10]~22 (
// Equation(s):
// \loader|data_out[10]~22_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a10 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a10 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & ((\imem|memory_rtl_0|auto_generated|ram_block1a10 ))))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\imem|memory_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\loader|data_out[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[10]~22 .lut_mask = 16'hB3A0;
defparam \loader|data_out[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [11],\st_data~combout [10]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \loader|data_out[10]~23 (
// Equation(s):
// \loader|data_out[10]~23_combout  = (\loader|data_out[10]~22_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a10~portadataout ))

	.dataa(\loader|data_out[10]~22_combout ),
	.datab(\addr~combout [11]),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[10]~23 .lut_mask = 16'hBABA;
defparam \loader|data_out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \loader|data_out[11]~24 (
// Equation(s):
// \loader|data_out[11]~24_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a11 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a11 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\loader|data_out[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[11]~24 .lut_mask = 16'hBA30;
defparam \loader|data_out[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \loader|data_out[11]~25 (
// Equation(s):
// \loader|data_out[11]~25_combout  = (\loader|data_out[11]~24_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a11  & !\addr~combout [11]))

	.dataa(\dmem|memory_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\addr~combout [11]),
	.datac(\loader|data_out[11]~24_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[11]~25 .lut_mask = 16'hF2F2;
defparam \loader|data_out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \loader|data_out[12]~26 (
// Equation(s):
// \loader|data_out[12]~26_combout  = (\imem|memory_rtl_0|auto_generated|ram_block1a12  & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a12 )) # (!\loader|data_out~1_combout ))) # 
// (!\imem|memory_rtl_0|auto_generated|ram_block1a12  & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\imem|memory_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\loader|data_out~1_combout ),
	.datac(\loader|data_out~0_combout ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\loader|data_out[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[12]~26 .lut_mask = 16'hF222;
defparam \loader|data_out[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [13],\st_data~combout [12]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \loader|data_out[12]~27 (
// Equation(s):
// \loader|data_out[12]~27_combout  = (\loader|data_out[12]~26_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a12~portadataout ))

	.dataa(vcc),
	.datab(\loader|data_out[12]~26_combout ),
	.datac(\addr~combout [11]),
	.datad(\dmem|memory_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\loader|data_out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[12]~27 .lut_mask = 16'hCFCC;
defparam \loader|data_out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \loader|data_out[13]~28 (
// Equation(s):
// \loader|data_out[13]~28_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a13 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a13 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\loader|data_out[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[13]~28 .lut_mask = 16'hBA30;
defparam \loader|data_out[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \loader|data_out[13]~29 (
// Equation(s):
// \loader|data_out[13]~29_combout  = (\loader|data_out[13]~28_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\loader|data_out[13]~28_combout ),
	.datab(\addr~combout [11]),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[13]~29 .lut_mask = 16'hBABA;
defparam \loader|data_out[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [15],\st_data~combout [14]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \loader|data_out[14]~30 (
// Equation(s):
// \loader|data_out[14]~30_combout  = (\loader|data_out~1_combout  & (((\omem|memory_rtl_0|auto_generated|ram_block1a14  & \loader|data_out~0_combout )))) # (!\loader|data_out~1_combout  & ((\imem|memory_rtl_0|auto_generated|ram_block1a14 ) # 
// ((\omem|memory_rtl_0|auto_generated|ram_block1a14  & \loader|data_out~0_combout ))))

	.dataa(\loader|data_out~1_combout ),
	.datab(\imem|memory_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\loader|data_out~0_combout ),
	.cin(gnd),
	.combout(\loader|data_out[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[14]~30 .lut_mask = 16'hF444;
defparam \loader|data_out[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \loader|data_out[14]~31 (
// Equation(s):
// \loader|data_out[14]~31_combout  = (\loader|data_out[14]~30_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a14~portadataout  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\dmem|memory_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(\loader|data_out[14]~30_combout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[14]~31 .lut_mask = 16'hF0FC;
defparam \loader|data_out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \loader|data_out[15]~32 (
// Equation(s):
// \loader|data_out[15]~32_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a15 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a15 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\loader|data_out[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[15]~32 .lut_mask = 16'hBA30;
defparam \loader|data_out[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \loader|data_out[15]~33 (
// Equation(s):
// \loader|data_out[15]~33_combout  = (\loader|data_out[15]~32_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(vcc),
	.datab(\loader|data_out[15]~32_combout ),
	.datac(\addr~combout [11]),
	.datad(\dmem|memory_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\loader|data_out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[15]~33 .lut_mask = 16'hCFCC;
defparam \loader|data_out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \loader|data_out[16]~34 (
// Equation(s):
// \loader|data_out[16]~34_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a16 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a16 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\loader|data_out[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[16]~34 .lut_mask = 16'hBA30;
defparam \loader|data_out[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [17],\st_data~combout [16]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \loader|data_out[16]~35 (
// Equation(s):
// \loader|data_out[16]~35_combout  = (\loader|data_out[16]~34_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a16~portadataout ))

	.dataa(vcc),
	.datab(\loader|data_out[16]~34_combout ),
	.datac(\addr~combout [11]),
	.datad(\dmem|memory_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\loader|data_out[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[16]~35 .lut_mask = 16'hCFCC;
defparam \loader|data_out[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \loader|data_out[17]~36 (
// Equation(s):
// \loader|data_out[17]~36_combout  = (\imem|memory_rtl_0|auto_generated|ram_block1a17  & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a17 )) # (!\loader|data_out~1_combout ))) # 
// (!\imem|memory_rtl_0|auto_generated|ram_block1a17  & (((\loader|data_out~0_combout  & \omem|memory_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\imem|memory_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\loader|data_out~1_combout ),
	.datac(\loader|data_out~0_combout ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\loader|data_out[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[17]~36 .lut_mask = 16'hF222;
defparam \loader|data_out[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \loader|data_out[17]~37 (
// Equation(s):
// \loader|data_out[17]~37_combout  = (\loader|data_out[17]~36_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(\loader|data_out[17]~36_combout ),
	.datab(\addr~combout [11]),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a17 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[17]~37 .lut_mask = 16'hBABA;
defparam \loader|data_out[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[18]));
// synopsys translate_off
defparam \io_sw[18]~I .input_async_reset = "none";
defparam \io_sw[18]~I .input_power_up = "low";
defparam \io_sw[18]~I .input_register_mode = "none";
defparam \io_sw[18]~I .input_sync_reset = "none";
defparam \io_sw[18]~I .oe_async_reset = "none";
defparam \io_sw[18]~I .oe_power_up = "low";
defparam \io_sw[18]~I .oe_register_mode = "none";
defparam \io_sw[18]~I .oe_sync_reset = "none";
defparam \io_sw[18]~I .operation_mode = "input";
defparam \io_sw[18]~I .output_async_reset = "none";
defparam \io_sw[18]~I .output_power_up = "low";
defparam \io_sw[18]~I .output_register_mode = "none";
defparam \io_sw[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \sw|outs[18]~18 (
// Equation(s):
// \sw|outs[18]~18_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [18]),
	.cin(gnd),
	.combout(\sw|outs[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[18]~18 .lut_mask = 16'hF000;
defparam \sw|outs[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneii_lcell_comb \sw|outs[19]~19 (
// Equation(s):
// \sw|outs[19]~19_combout  = (\io_sw~combout [19] & \sw|Equal0~3_combout )

	.dataa(\io_sw~combout [19]),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sw|outs[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[19]~19 .lut_mask = 16'hA0A0;
defparam \sw|outs[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \sw|outs[20]~20 (
// Equation(s):
// \sw|outs[20]~20_combout  = (\io_sw~combout [20] & \sw|Equal0~3_combout )

	.dataa(\io_sw~combout [20]),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sw|outs[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[20]~20 .lut_mask = 16'hA0A0;
defparam \sw|outs[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[21]));
// synopsys translate_off
defparam \io_sw[21]~I .input_async_reset = "none";
defparam \io_sw[21]~I .input_power_up = "low";
defparam \io_sw[21]~I .input_register_mode = "none";
defparam \io_sw[21]~I .input_sync_reset = "none";
defparam \io_sw[21]~I .oe_async_reset = "none";
defparam \io_sw[21]~I .oe_power_up = "low";
defparam \io_sw[21]~I .oe_register_mode = "none";
defparam \io_sw[21]~I .oe_sync_reset = "none";
defparam \io_sw[21]~I .operation_mode = "input";
defparam \io_sw[21]~I .output_async_reset = "none";
defparam \io_sw[21]~I .output_power_up = "low";
defparam \io_sw[21]~I .output_register_mode = "none";
defparam \io_sw[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneii_lcell_comb \sw|outs[21]~21 (
// Equation(s):
// \sw|outs[21]~21_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [21]),
	.cin(gnd),
	.combout(\sw|outs[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[21]~21 .lut_mask = 16'hF000;
defparam \sw|outs[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[22]));
// synopsys translate_off
defparam \io_sw[22]~I .input_async_reset = "none";
defparam \io_sw[22]~I .input_power_up = "low";
defparam \io_sw[22]~I .input_register_mode = "none";
defparam \io_sw[22]~I .input_sync_reset = "none";
defparam \io_sw[22]~I .oe_async_reset = "none";
defparam \io_sw[22]~I .oe_power_up = "low";
defparam \io_sw[22]~I .oe_register_mode = "none";
defparam \io_sw[22]~I .oe_sync_reset = "none";
defparam \io_sw[22]~I .operation_mode = "input";
defparam \io_sw[22]~I .output_async_reset = "none";
defparam \io_sw[22]~I .output_power_up = "low";
defparam \io_sw[22]~I .output_register_mode = "none";
defparam \io_sw[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneii_lcell_comb \sw|outs[22]~22 (
// Equation(s):
// \sw|outs[22]~22_combout  = (\io_sw~combout [22] & \sw|Equal0~3_combout )

	.dataa(vcc),
	.datab(\io_sw~combout [22]),
	.datac(\sw|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sw|outs[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[22]~22 .lut_mask = 16'hC0C0;
defparam \sw|outs[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneii_lcell_comb \sw|outs[23]~23 (
// Equation(s):
// \sw|outs[23]~23_combout  = (\io_sw~combout [23] & \sw|Equal0~3_combout )

	.dataa(\io_sw~combout [23]),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sw|outs[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[23]~23 .lut_mask = 16'hA0A0;
defparam \sw|outs[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[24]));
// synopsys translate_off
defparam \io_sw[24]~I .input_async_reset = "none";
defparam \io_sw[24]~I .input_power_up = "low";
defparam \io_sw[24]~I .input_register_mode = "none";
defparam \io_sw[24]~I .input_sync_reset = "none";
defparam \io_sw[24]~I .oe_async_reset = "none";
defparam \io_sw[24]~I .oe_power_up = "low";
defparam \io_sw[24]~I .oe_register_mode = "none";
defparam \io_sw[24]~I .oe_sync_reset = "none";
defparam \io_sw[24]~I .operation_mode = "input";
defparam \io_sw[24]~I .output_async_reset = "none";
defparam \io_sw[24]~I .output_power_up = "low";
defparam \io_sw[24]~I .output_register_mode = "none";
defparam \io_sw[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneii_lcell_comb \sw|outs[24]~24 (
// Equation(s):
// \sw|outs[24]~24_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [24])

	.dataa(vcc),
	.datab(\sw|Equal0~3_combout ),
	.datac(\io_sw~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\sw|outs[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[24]~24 .lut_mask = 16'hC0C0;
defparam \sw|outs[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[25]));
// synopsys translate_off
defparam \io_sw[25]~I .input_async_reset = "none";
defparam \io_sw[25]~I .input_power_up = "low";
defparam \io_sw[25]~I .input_register_mode = "none";
defparam \io_sw[25]~I .input_sync_reset = "none";
defparam \io_sw[25]~I .oe_async_reset = "none";
defparam \io_sw[25]~I .oe_power_up = "low";
defparam \io_sw[25]~I .oe_register_mode = "none";
defparam \io_sw[25]~I .oe_sync_reset = "none";
defparam \io_sw[25]~I .operation_mode = "input";
defparam \io_sw[25]~I .output_async_reset = "none";
defparam \io_sw[25]~I .output_power_up = "low";
defparam \io_sw[25]~I .output_register_mode = "none";
defparam \io_sw[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneii_lcell_comb \sw|outs[25]~25 (
// Equation(s):
// \sw|outs[25]~25_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [25]),
	.cin(gnd),
	.combout(\sw|outs[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[25]~25 .lut_mask = 16'hF000;
defparam \sw|outs[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[26]));
// synopsys translate_off
defparam \io_sw[26]~I .input_async_reset = "none";
defparam \io_sw[26]~I .input_power_up = "low";
defparam \io_sw[26]~I .input_register_mode = "none";
defparam \io_sw[26]~I .input_sync_reset = "none";
defparam \io_sw[26]~I .oe_async_reset = "none";
defparam \io_sw[26]~I .oe_power_up = "low";
defparam \io_sw[26]~I .oe_register_mode = "none";
defparam \io_sw[26]~I .oe_sync_reset = "none";
defparam \io_sw[26]~I .operation_mode = "input";
defparam \io_sw[26]~I .output_async_reset = "none";
defparam \io_sw[26]~I .output_power_up = "low";
defparam \io_sw[26]~I .output_register_mode = "none";
defparam \io_sw[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneii_lcell_comb \sw|outs[26]~26 (
// Equation(s):
// \sw|outs[26]~26_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [26]),
	.cin(gnd),
	.combout(\sw|outs[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[26]~26 .lut_mask = 16'hF000;
defparam \sw|outs[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[27]));
// synopsys translate_off
defparam \io_sw[27]~I .input_async_reset = "none";
defparam \io_sw[27]~I .input_power_up = "low";
defparam \io_sw[27]~I .input_register_mode = "none";
defparam \io_sw[27]~I .input_sync_reset = "none";
defparam \io_sw[27]~I .oe_async_reset = "none";
defparam \io_sw[27]~I .oe_power_up = "low";
defparam \io_sw[27]~I .oe_register_mode = "none";
defparam \io_sw[27]~I .oe_sync_reset = "none";
defparam \io_sw[27]~I .operation_mode = "input";
defparam \io_sw[27]~I .output_async_reset = "none";
defparam \io_sw[27]~I .output_power_up = "low";
defparam \io_sw[27]~I .output_register_mode = "none";
defparam \io_sw[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneii_lcell_comb \sw|outs[27]~27 (
// Equation(s):
// \sw|outs[27]~27_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [27]),
	.cin(gnd),
	.combout(\sw|outs[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[27]~27 .lut_mask = 16'hF000;
defparam \sw|outs[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[28]));
// synopsys translate_off
defparam \io_sw[28]~I .input_async_reset = "none";
defparam \io_sw[28]~I .input_power_up = "low";
defparam \io_sw[28]~I .input_register_mode = "none";
defparam \io_sw[28]~I .input_sync_reset = "none";
defparam \io_sw[28]~I .oe_async_reset = "none";
defparam \io_sw[28]~I .oe_power_up = "low";
defparam \io_sw[28]~I .oe_register_mode = "none";
defparam \io_sw[28]~I .oe_sync_reset = "none";
defparam \io_sw[28]~I .operation_mode = "input";
defparam \io_sw[28]~I .output_async_reset = "none";
defparam \io_sw[28]~I .output_power_up = "low";
defparam \io_sw[28]~I .output_register_mode = "none";
defparam \io_sw[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneii_lcell_comb \sw|outs[28]~28 (
// Equation(s):
// \sw|outs[28]~28_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [28]),
	.cin(gnd),
	.combout(\sw|outs[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[28]~28 .lut_mask = 16'hF000;
defparam \sw|outs[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[29]));
// synopsys translate_off
defparam \io_sw[29]~I .input_async_reset = "none";
defparam \io_sw[29]~I .input_power_up = "low";
defparam \io_sw[29]~I .input_register_mode = "none";
defparam \io_sw[29]~I .input_sync_reset = "none";
defparam \io_sw[29]~I .oe_async_reset = "none";
defparam \io_sw[29]~I .oe_power_up = "low";
defparam \io_sw[29]~I .oe_register_mode = "none";
defparam \io_sw[29]~I .oe_sync_reset = "none";
defparam \io_sw[29]~I .operation_mode = "input";
defparam \io_sw[29]~I .output_async_reset = "none";
defparam \io_sw[29]~I .output_power_up = "low";
defparam \io_sw[29]~I .output_register_mode = "none";
defparam \io_sw[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneii_lcell_comb \sw|outs[29]~29 (
// Equation(s):
// \sw|outs[29]~29_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [29]),
	.cin(gnd),
	.combout(\sw|outs[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[29]~29 .lut_mask = 16'hF000;
defparam \sw|outs[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[30]));
// synopsys translate_off
defparam \io_sw[30]~I .input_async_reset = "none";
defparam \io_sw[30]~I .input_power_up = "low";
defparam \io_sw[30]~I .input_register_mode = "none";
defparam \io_sw[30]~I .input_sync_reset = "none";
defparam \io_sw[30]~I .oe_async_reset = "none";
defparam \io_sw[30]~I .oe_power_up = "low";
defparam \io_sw[30]~I .oe_register_mode = "none";
defparam \io_sw[30]~I .oe_sync_reset = "none";
defparam \io_sw[30]~I .operation_mode = "input";
defparam \io_sw[30]~I .output_async_reset = "none";
defparam \io_sw[30]~I .output_power_up = "low";
defparam \io_sw[30]~I .output_register_mode = "none";
defparam \io_sw[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneii_lcell_comb \sw|outs[30]~30 (
// Equation(s):
// \sw|outs[30]~30_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [30]),
	.cin(gnd),
	.combout(\sw|outs[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[30]~30 .lut_mask = 16'hF000;
defparam \sw|outs[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \io_sw[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\io_sw~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_sw[31]));
// synopsys translate_off
defparam \io_sw[31]~I .input_async_reset = "none";
defparam \io_sw[31]~I .input_power_up = "low";
defparam \io_sw[31]~I .input_register_mode = "none";
defparam \io_sw[31]~I .input_sync_reset = "none";
defparam \io_sw[31]~I .oe_async_reset = "none";
defparam \io_sw[31]~I .oe_power_up = "low";
defparam \io_sw[31]~I .oe_register_mode = "none";
defparam \io_sw[31]~I .oe_sync_reset = "none";
defparam \io_sw[31]~I .operation_mode = "input";
defparam \io_sw[31]~I .output_async_reset = "none";
defparam \io_sw[31]~I .output_power_up = "low";
defparam \io_sw[31]~I .output_register_mode = "none";
defparam \io_sw[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneii_lcell_comb \sw|outs[31]~31 (
// Equation(s):
// \sw|outs[31]~31_combout  = (\sw|Equal0~3_combout  & \io_sw~combout [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sw|Equal0~3_combout ),
	.datad(\io_sw~combout [31]),
	.cin(gnd),
	.combout(\sw|outs[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \sw|outs[31]~31 .lut_mask = 16'hF000;
defparam \sw|outs[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \imem|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ad|in_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sw|outs[31]~31_combout ,\sw|outs[30]~30_combout ,\sw|outs[29]~29_combout ,\sw|outs[28]~28_combout ,\sw|outs[27]~27_combout ,\sw|outs[26]~26_combout ,\sw|outs[25]~25_combout ,\sw|outs[24]~24_combout ,\sw|outs[23]~23_combout ,\sw|outs[22]~22_combout ,
\sw|outs[21]~21_combout ,\sw|outs[20]~20_combout ,\sw|outs[19]~19_combout ,\sw|outs[18]~18_combout }),
	.portaaddr({\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ALTSYNCRAM";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 14;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 14;
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \imem|memory_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[18]));
// synopsys translate_off
defparam \st_data[18]~I .input_async_reset = "none";
defparam \st_data[18]~I .input_power_up = "low";
defparam \st_data[18]~I .input_register_mode = "none";
defparam \st_data[18]~I .input_sync_reset = "none";
defparam \st_data[18]~I .oe_async_reset = "none";
defparam \st_data[18]~I .oe_power_up = "low";
defparam \st_data[18]~I .oe_register_mode = "none";
defparam \st_data[18]~I .oe_sync_reset = "none";
defparam \st_data[18]~I .operation_mode = "input";
defparam \st_data[18]~I .output_async_reset = "none";
defparam \st_data[18]~I .output_power_up = "low";
defparam \st_data[18]~I .output_register_mode = "none";
defparam \st_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[19]));
// synopsys translate_off
defparam \st_data[19]~I .input_async_reset = "none";
defparam \st_data[19]~I .input_power_up = "low";
defparam \st_data[19]~I .input_register_mode = "none";
defparam \st_data[19]~I .input_sync_reset = "none";
defparam \st_data[19]~I .oe_async_reset = "none";
defparam \st_data[19]~I .oe_power_up = "low";
defparam \st_data[19]~I .oe_register_mode = "none";
defparam \st_data[19]~I .oe_sync_reset = "none";
defparam \st_data[19]~I .operation_mode = "input";
defparam \st_data[19]~I .output_async_reset = "none";
defparam \st_data[19]~I .output_power_up = "low";
defparam \st_data[19]~I .output_register_mode = "none";
defparam \st_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[20]));
// synopsys translate_off
defparam \st_data[20]~I .input_async_reset = "none";
defparam \st_data[20]~I .input_power_up = "low";
defparam \st_data[20]~I .input_register_mode = "none";
defparam \st_data[20]~I .input_sync_reset = "none";
defparam \st_data[20]~I .oe_async_reset = "none";
defparam \st_data[20]~I .oe_power_up = "low";
defparam \st_data[20]~I .oe_register_mode = "none";
defparam \st_data[20]~I .oe_sync_reset = "none";
defparam \st_data[20]~I .operation_mode = "input";
defparam \st_data[20]~I .output_async_reset = "none";
defparam \st_data[20]~I .output_power_up = "low";
defparam \st_data[20]~I .output_register_mode = "none";
defparam \st_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[21]));
// synopsys translate_off
defparam \st_data[21]~I .input_async_reset = "none";
defparam \st_data[21]~I .input_power_up = "low";
defparam \st_data[21]~I .input_register_mode = "none";
defparam \st_data[21]~I .input_sync_reset = "none";
defparam \st_data[21]~I .oe_async_reset = "none";
defparam \st_data[21]~I .oe_power_up = "low";
defparam \st_data[21]~I .oe_register_mode = "none";
defparam \st_data[21]~I .oe_sync_reset = "none";
defparam \st_data[21]~I .operation_mode = "input";
defparam \st_data[21]~I .output_async_reset = "none";
defparam \st_data[21]~I .output_power_up = "low";
defparam \st_data[21]~I .output_register_mode = "none";
defparam \st_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[22]));
// synopsys translate_off
defparam \st_data[22]~I .input_async_reset = "none";
defparam \st_data[22]~I .input_power_up = "low";
defparam \st_data[22]~I .input_register_mode = "none";
defparam \st_data[22]~I .input_sync_reset = "none";
defparam \st_data[22]~I .oe_async_reset = "none";
defparam \st_data[22]~I .oe_power_up = "low";
defparam \st_data[22]~I .oe_register_mode = "none";
defparam \st_data[22]~I .oe_sync_reset = "none";
defparam \st_data[22]~I .operation_mode = "input";
defparam \st_data[22]~I .output_async_reset = "none";
defparam \st_data[22]~I .output_power_up = "low";
defparam \st_data[22]~I .output_register_mode = "none";
defparam \st_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[23]));
// synopsys translate_off
defparam \st_data[23]~I .input_async_reset = "none";
defparam \st_data[23]~I .input_power_up = "low";
defparam \st_data[23]~I .input_register_mode = "none";
defparam \st_data[23]~I .input_sync_reset = "none";
defparam \st_data[23]~I .oe_async_reset = "none";
defparam \st_data[23]~I .oe_power_up = "low";
defparam \st_data[23]~I .oe_register_mode = "none";
defparam \st_data[23]~I .oe_sync_reset = "none";
defparam \st_data[23]~I .operation_mode = "input";
defparam \st_data[23]~I .output_async_reset = "none";
defparam \st_data[23]~I .output_power_up = "low";
defparam \st_data[23]~I .output_register_mode = "none";
defparam \st_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[24]));
// synopsys translate_off
defparam \st_data[24]~I .input_async_reset = "none";
defparam \st_data[24]~I .input_power_up = "low";
defparam \st_data[24]~I .input_register_mode = "none";
defparam \st_data[24]~I .input_sync_reset = "none";
defparam \st_data[24]~I .oe_async_reset = "none";
defparam \st_data[24]~I .oe_power_up = "low";
defparam \st_data[24]~I .oe_register_mode = "none";
defparam \st_data[24]~I .oe_sync_reset = "none";
defparam \st_data[24]~I .operation_mode = "input";
defparam \st_data[24]~I .output_async_reset = "none";
defparam \st_data[24]~I .output_power_up = "low";
defparam \st_data[24]~I .output_register_mode = "none";
defparam \st_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[25]));
// synopsys translate_off
defparam \st_data[25]~I .input_async_reset = "none";
defparam \st_data[25]~I .input_power_up = "low";
defparam \st_data[25]~I .input_register_mode = "none";
defparam \st_data[25]~I .input_sync_reset = "none";
defparam \st_data[25]~I .oe_async_reset = "none";
defparam \st_data[25]~I .oe_power_up = "low";
defparam \st_data[25]~I .oe_register_mode = "none";
defparam \st_data[25]~I .oe_sync_reset = "none";
defparam \st_data[25]~I .operation_mode = "input";
defparam \st_data[25]~I .output_async_reset = "none";
defparam \st_data[25]~I .output_power_up = "low";
defparam \st_data[25]~I .output_register_mode = "none";
defparam \st_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[26]));
// synopsys translate_off
defparam \st_data[26]~I .input_async_reset = "none";
defparam \st_data[26]~I .input_power_up = "low";
defparam \st_data[26]~I .input_register_mode = "none";
defparam \st_data[26]~I .input_sync_reset = "none";
defparam \st_data[26]~I .oe_async_reset = "none";
defparam \st_data[26]~I .oe_power_up = "low";
defparam \st_data[26]~I .oe_register_mode = "none";
defparam \st_data[26]~I .oe_sync_reset = "none";
defparam \st_data[26]~I .operation_mode = "input";
defparam \st_data[26]~I .output_async_reset = "none";
defparam \st_data[26]~I .output_power_up = "low";
defparam \st_data[26]~I .output_register_mode = "none";
defparam \st_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[27]));
// synopsys translate_off
defparam \st_data[27]~I .input_async_reset = "none";
defparam \st_data[27]~I .input_power_up = "low";
defparam \st_data[27]~I .input_register_mode = "none";
defparam \st_data[27]~I .input_sync_reset = "none";
defparam \st_data[27]~I .oe_async_reset = "none";
defparam \st_data[27]~I .oe_power_up = "low";
defparam \st_data[27]~I .oe_register_mode = "none";
defparam \st_data[27]~I .oe_sync_reset = "none";
defparam \st_data[27]~I .operation_mode = "input";
defparam \st_data[27]~I .output_async_reset = "none";
defparam \st_data[27]~I .output_power_up = "low";
defparam \st_data[27]~I .output_register_mode = "none";
defparam \st_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[28]));
// synopsys translate_off
defparam \st_data[28]~I .input_async_reset = "none";
defparam \st_data[28]~I .input_power_up = "low";
defparam \st_data[28]~I .input_register_mode = "none";
defparam \st_data[28]~I .input_sync_reset = "none";
defparam \st_data[28]~I .oe_async_reset = "none";
defparam \st_data[28]~I .oe_power_up = "low";
defparam \st_data[28]~I .oe_register_mode = "none";
defparam \st_data[28]~I .oe_sync_reset = "none";
defparam \st_data[28]~I .operation_mode = "input";
defparam \st_data[28]~I .output_async_reset = "none";
defparam \st_data[28]~I .output_power_up = "low";
defparam \st_data[28]~I .output_register_mode = "none";
defparam \st_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[29]));
// synopsys translate_off
defparam \st_data[29]~I .input_async_reset = "none";
defparam \st_data[29]~I .input_power_up = "low";
defparam \st_data[29]~I .input_register_mode = "none";
defparam \st_data[29]~I .input_sync_reset = "none";
defparam \st_data[29]~I .oe_async_reset = "none";
defparam \st_data[29]~I .oe_power_up = "low";
defparam \st_data[29]~I .oe_register_mode = "none";
defparam \st_data[29]~I .oe_sync_reset = "none";
defparam \st_data[29]~I .operation_mode = "input";
defparam \st_data[29]~I .output_async_reset = "none";
defparam \st_data[29]~I .output_power_up = "low";
defparam \st_data[29]~I .output_register_mode = "none";
defparam \st_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[30]));
// synopsys translate_off
defparam \st_data[30]~I .input_async_reset = "none";
defparam \st_data[30]~I .input_power_up = "low";
defparam \st_data[30]~I .input_register_mode = "none";
defparam \st_data[30]~I .input_sync_reset = "none";
defparam \st_data[30]~I .oe_async_reset = "none";
defparam \st_data[30]~I .oe_power_up = "low";
defparam \st_data[30]~I .oe_register_mode = "none";
defparam \st_data[30]~I .oe_sync_reset = "none";
defparam \st_data[30]~I .operation_mode = "input";
defparam \st_data[30]~I .output_async_reset = "none";
defparam \st_data[30]~I .output_power_up = "low";
defparam \st_data[30]~I .output_register_mode = "none";
defparam \st_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_data[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_data~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_data[31]));
// synopsys translate_off
defparam \st_data[31]~I .input_async_reset = "none";
defparam \st_data[31]~I .input_power_up = "low";
defparam \st_data[31]~I .input_register_mode = "none";
defparam \st_data[31]~I .input_sync_reset = "none";
defparam \st_data[31]~I .oe_async_reset = "none";
defparam \st_data[31]~I .oe_power_up = "low";
defparam \st_data[31]~I .oe_register_mode = "none";
defparam \st_data[31]~I .oe_sync_reset = "none";
defparam \st_data[31]~I .operation_mode = "input";
defparam \st_data[31]~I .output_async_reset = "none";
defparam \st_data[31]~I .output_power_up = "low";
defparam \st_data[31]~I .output_register_mode = "none";
defparam \st_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \omem|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ad|out_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [31],\st_data~combout [30],\st_data~combout [29],\st_data~combout [28],\st_data~combout [27],\st_data~combout [26],\st_data~combout [25],\st_data~combout [24],\st_data~combout [23],\st_data~combout [22],\st_data~combout [21],\st_data~combout [20],\st_data~combout [19],\st_data~combout [18]}),
	.portaaddr({\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\omem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ALTSYNCRAM";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 14;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 14;
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \omem|memory_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \loader|data_out[18]~38 (
// Equation(s):
// \loader|data_out[18]~38_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a18~portadataout ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a18~portadataout )))) # 
// (!\loader|data_out~0_combout  & (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a18~portadataout )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\loader|data_out[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[18]~38 .lut_mask = 16'hBA30;
defparam \loader|data_out[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [19],\st_data~combout [18]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \loader|data_out[18]~39 (
// Equation(s):
// \loader|data_out[18]~39_combout  = (\loader|data_out[18]~38_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a18~portadataout  & !\addr~combout [11]))

	.dataa(\loader|data_out[18]~38_combout ),
	.datab(\dmem|memory_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datac(\addr~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[18]~39 .lut_mask = 16'hAEAE;
defparam \loader|data_out[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \loader|data_out[19]~40 (
// Equation(s):
// \loader|data_out[19]~40_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a19 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a19 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\loader|data_out[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[19]~40 .lut_mask = 16'hBA30;
defparam \loader|data_out[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \loader|data_out[19]~41 (
// Equation(s):
// \loader|data_out[19]~41_combout  = (\loader|data_out[19]~40_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(\loader|data_out[19]~40_combout ),
	.datab(\addr~combout [11]),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\loader|data_out[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[19]~41 .lut_mask = 16'hBABA;
defparam \loader|data_out[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \loader|data_out[20]~42 (
// Equation(s):
// \loader|data_out[20]~42_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a20 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a20 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\loader|data_out[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[20]~42 .lut_mask = 16'hBA30;
defparam \loader|data_out[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [21],\st_data~combout [20]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \loader|data_out[20]~43 (
// Equation(s):
// \loader|data_out[20]~43_combout  = (\loader|data_out[20]~42_combout ) # ((!\addr~combout [11] & \dmem|memory_rtl_0|auto_generated|ram_block1a20~portadataout ))

	.dataa(vcc),
	.datab(\loader|data_out[20]~42_combout ),
	.datac(\addr~combout [11]),
	.datad(\dmem|memory_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\loader|data_out[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[20]~43 .lut_mask = 16'hCFCC;
defparam \loader|data_out[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneii_lcell_comb \loader|data_out[21]~44 (
// Equation(s):
// \loader|data_out[21]~44_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a21 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a21 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\loader|data_out[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[21]~44 .lut_mask = 16'hBA30;
defparam \loader|data_out[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneii_lcell_comb \loader|data_out[21]~45 (
// Equation(s):
// \loader|data_out[21]~45_combout  = (\loader|data_out[21]~44_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a21  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\loader|data_out[21]~44_combout ),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[21]~45 .lut_mask = 16'hCCFC;
defparam \loader|data_out[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneii_lcell_comb \loader|data_out[22]~46 (
// Equation(s):
// \loader|data_out[22]~46_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a22 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a22 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\loader|data_out[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[22]~46 .lut_mask = 16'hBA30;
defparam \loader|data_out[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y26
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [23],\st_data~combout [22]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneii_lcell_comb \loader|data_out[22]~47 (
// Equation(s):
// \loader|data_out[22]~47_combout  = (\loader|data_out[22]~46_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a22~portadataout  & !\addr~combout [11]))

	.dataa(\loader|data_out[22]~46_combout ),
	.datab(vcc),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[22]~47 .lut_mask = 16'hAAFA;
defparam \loader|data_out[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneii_lcell_comb \loader|data_out[23]~48 (
// Equation(s):
// \loader|data_out[23]~48_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a23 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a23 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\loader|data_out[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[23]~48 .lut_mask = 16'hBA30;
defparam \loader|data_out[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneii_lcell_comb \loader|data_out[23]~49 (
// Equation(s):
// \loader|data_out[23]~49_combout  = (\loader|data_out[23]~48_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a23  & !\addr~combout [11]))

	.dataa(\dmem|memory_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\loader|data_out[23]~48_combout ),
	.datac(vcc),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[23]~49 .lut_mask = 16'hCCEE;
defparam \loader|data_out[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneii_lcell_comb \loader|data_out[24]~50 (
// Equation(s):
// \loader|data_out[24]~50_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a24 ) # ((\imem|memory_rtl_0|auto_generated|ram_block1a24  & !\loader|data_out~1_combout )))) # (!\loader|data_out~0_combout  & 
// (\imem|memory_rtl_0|auto_generated|ram_block1a24  & ((!\loader|data_out~1_combout ))))

	.dataa(\loader|data_out~0_combout ),
	.datab(\imem|memory_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\loader|data_out~1_combout ),
	.cin(gnd),
	.combout(\loader|data_out[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[24]~50 .lut_mask = 16'hA0EC;
defparam \loader|data_out[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y27
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [25],\st_data~combout [24]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneii_lcell_comb \loader|data_out[24]~51 (
// Equation(s):
// \loader|data_out[24]~51_combout  = (\loader|data_out[24]~50_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a24~portadataout  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\loader|data_out[24]~50_combout ),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[24]~51 .lut_mask = 16'hCCFC;
defparam \loader|data_out[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneii_lcell_comb \loader|data_out[25]~52 (
// Equation(s):
// \loader|data_out[25]~52_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a25 ) # ((\imem|memory_rtl_0|auto_generated|ram_block1a25  & !\loader|data_out~1_combout )))) # (!\loader|data_out~0_combout  & 
// (\imem|memory_rtl_0|auto_generated|ram_block1a25  & ((!\loader|data_out~1_combout ))))

	.dataa(\loader|data_out~0_combout ),
	.datab(\imem|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\loader|data_out~1_combout ),
	.cin(gnd),
	.combout(\loader|data_out[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[25]~52 .lut_mask = 16'hA0EC;
defparam \loader|data_out[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cycloneii_lcell_comb \loader|data_out[25]~53 (
// Equation(s):
// \loader|data_out[25]~53_combout  = (\loader|data_out[25]~52_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a25  & !\addr~combout [11]))

	.dataa(\loader|data_out[25]~52_combout ),
	.datab(vcc),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[25]~53 .lut_mask = 16'hAAFA;
defparam \loader|data_out[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [27],\st_data~combout [26]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneii_lcell_comb \loader|data_out[26]~54 (
// Equation(s):
// \loader|data_out[26]~54_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a26 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a26 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\loader|data_out[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[26]~54 .lut_mask = 16'hBA30;
defparam \loader|data_out[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneii_lcell_comb \loader|data_out[26]~55 (
// Equation(s):
// \loader|data_out[26]~55_combout  = (\loader|data_out[26]~54_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a26~portadataout  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\dmem|memory_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(\loader|data_out[26]~54_combout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[26]~55 .lut_mask = 16'hF0FC;
defparam \loader|data_out[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneii_lcell_comb \loader|data_out[27]~56 (
// Equation(s):
// \loader|data_out[27]~56_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a27 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a27 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & (\imem|memory_rtl_0|auto_generated|ram_block1a27 )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\imem|memory_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\loader|data_out[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[27]~56 .lut_mask = 16'hBA30;
defparam \loader|data_out[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneii_lcell_comb \loader|data_out[27]~57 (
// Equation(s):
// \loader|data_out[27]~57_combout  = (\loader|data_out[27]~56_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a27  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\loader|data_out[27]~56_combout ),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[27]~57 .lut_mask = 16'hCCFC;
defparam \loader|data_out[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneii_lcell_comb \loader|data_out[28]~58 (
// Equation(s):
// \loader|data_out[28]~58_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a28 ) # ((!\loader|data_out~1_combout  & \imem|memory_rtl_0|auto_generated|ram_block1a28 )))) # (!\loader|data_out~0_combout  & 
// (!\loader|data_out~1_combout  & ((\imem|memory_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\loader|data_out~0_combout ),
	.datab(\loader|data_out~1_combout ),
	.datac(\omem|memory_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\imem|memory_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\loader|data_out[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[28]~58 .lut_mask = 16'hB3A0;
defparam \loader|data_out[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [29],\st_data~combout [28]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneii_lcell_comb \loader|data_out[28]~59 (
// Equation(s):
// \loader|data_out[28]~59_combout  = (\loader|data_out[28]~58_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a28~portadataout  & !\addr~combout [11]))

	.dataa(\loader|data_out[28]~58_combout ),
	.datab(vcc),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[28]~59 .lut_mask = 16'hAAFA;
defparam \loader|data_out[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneii_lcell_comb \loader|data_out[29]~60 (
// Equation(s):
// \loader|data_out[29]~60_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a29 ) # ((\imem|memory_rtl_0|auto_generated|ram_block1a29  & !\loader|data_out~1_combout )))) # (!\loader|data_out~0_combout  & 
// (\imem|memory_rtl_0|auto_generated|ram_block1a29  & (!\loader|data_out~1_combout )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\imem|memory_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\loader|data_out~1_combout ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\loader|data_out[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[29]~60 .lut_mask = 16'hAE0C;
defparam \loader|data_out[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneii_lcell_comb \loader|data_out[29]~61 (
// Equation(s):
// \loader|data_out[29]~61_combout  = (\loader|data_out[29]~60_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a29  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\loader|data_out[29]~60_combout ),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[29]~61 .lut_mask = 16'hCCFC;
defparam \loader|data_out[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneii_lcell_comb \loader|data_out[30]~62 (
// Equation(s):
// \loader|data_out[30]~62_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a30 ) # ((\imem|memory_rtl_0|auto_generated|ram_block1a30  & !\loader|data_out~1_combout )))) # (!\loader|data_out~0_combout  & 
// (\imem|memory_rtl_0|auto_generated|ram_block1a30  & (!\loader|data_out~1_combout )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\imem|memory_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\loader|data_out~1_combout ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\loader|data_out[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[30]~62 .lut_mask = 16'hAE0C;
defparam \loader|data_out[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \dmem|memory_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\ad|data_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\st_data~combout [31],\st_data~combout [30]}),
	.portaaddr({\addr~combout [10],\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 2047;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 2048;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 11;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \dmem|memory_rtl_0|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneii_lcell_comb \loader|data_out[30]~63 (
// Equation(s):
// \loader|data_out[30]~63_combout  = (\loader|data_out[30]~62_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a30~portadataout  & !\addr~combout [11]))

	.dataa(vcc),
	.datab(\loader|data_out[30]~62_combout ),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[30]~63 .lut_mask = 16'hCCFC;
defparam \loader|data_out[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneii_lcell_comb \loader|data_out[31]~64 (
// Equation(s):
// \loader|data_out[31]~64_combout  = (\loader|data_out~0_combout  & ((\omem|memory_rtl_0|auto_generated|ram_block1a31 ) # ((\imem|memory_rtl_0|auto_generated|ram_block1a31  & !\loader|data_out~1_combout )))) # (!\loader|data_out~0_combout  & 
// (\imem|memory_rtl_0|auto_generated|ram_block1a31  & (!\loader|data_out~1_combout )))

	.dataa(\loader|data_out~0_combout ),
	.datab(\imem|memory_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\loader|data_out~1_combout ),
	.datad(\omem|memory_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\loader|data_out[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[31]~64 .lut_mask = 16'hAE0C;
defparam \loader|data_out[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneii_lcell_comb \loader|data_out[31]~65 (
// Equation(s):
// \loader|data_out[31]~65_combout  = (\loader|data_out[31]~64_combout ) # ((\dmem|memory_rtl_0|auto_generated|ram_block1a31  & !\addr~combout [11]))

	.dataa(\loader|data_out[31]~64_combout ),
	.datab(vcc),
	.datac(\dmem|memory_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\addr~combout [11]),
	.cin(gnd),
	.combout(\loader|data_out[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \loader|data_out[31]~65 .lut_mask = 16'hAAFA;
defparam \loader|data_out[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst_ni~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_ni~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst_ni));
// synopsys translate_off
defparam \rst_ni~I .input_async_reset = "none";
defparam \rst_ni~I .input_power_up = "low";
defparam \rst_ni~I .input_register_mode = "none";
defparam \rst_ni~I .input_sync_reset = "none";
defparam \rst_ni~I .oe_async_reset = "none";
defparam \rst_ni~I .oe_power_up = "low";
defparam \rst_ni~I .oe_register_mode = "none";
defparam \rst_ni~I .oe_sync_reset = "none";
defparam \rst_ni~I .operation_mode = "input";
defparam \rst_ni~I .output_async_reset = "none";
defparam \rst_ni~I .output_power_up = "low";
defparam \rst_ni~I .output_register_mode = "none";
defparam \rst_ni~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst_ni~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst_ni~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_ni~clkctrl_outclk ));
// synopsys translate_off
defparam \rst_ni~clkctrl .clock_type = "global clock";
defparam \rst_ni~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \st_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\st_en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_en));
// synopsys translate_off
defparam \st_en~I .input_async_reset = "none";
defparam \st_en~I .input_power_up = "low";
defparam \st_en~I .input_register_mode = "none";
defparam \st_en~I .input_sync_reset = "none";
defparam \st_en~I .oe_async_reset = "none";
defparam \st_en~I .oe_power_up = "low";
defparam \st_en~I .oe_register_mode = "none";
defparam \st_en~I .oe_sync_reset = "none";
defparam \st_en~I .operation_mode = "input";
defparam \st_en~I .output_async_reset = "none";
defparam \st_en~I .output_power_up = "low";
defparam \st_en~I .output_register_mode = "none";
defparam \st_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneii_lcell_comb \hex0|always0~0 (
// Equation(s):
// \hex0|always0~0_combout  = (\st_en~combout  & !\addr~combout [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\st_en~combout ),
	.datad(\addr~combout [8]),
	.cin(gnd),
	.combout(\hex0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|always0~0 .lut_mask = 16'h00F0;
defparam \hex0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneii_lcell_comb \ledr|always0~0 (
// Equation(s):
// \ledr|always0~0_combout  = (\addr~combout [7] & (\hex0|always0~0_combout  & (\sw|Equal0~1_combout  & \sw|Equal0~0_combout )))

	.dataa(\addr~combout [7]),
	.datab(\hex0|always0~0_combout ),
	.datac(\sw|Equal0~1_combout ),
	.datad(\sw|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ledr|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|always0~0 .lut_mask = 16'h8000;
defparam \ledr|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneii_lcell_comb \lcd|always0~0 (
// Equation(s):
// \lcd|always0~0_combout  = (!\addr~combout [4] & (\ledr|always0~0_combout  & (!\addr~combout [6] & \addr~combout [5])))

	.dataa(\addr~combout [4]),
	.datab(\ledr|always0~0_combout ),
	.datac(\addr~combout [6]),
	.datad(\addr~combout [5]),
	.cin(gnd),
	.combout(\lcd|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|always0~0 .lut_mask = 16'h0400;
defparam \lcd|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N1
cycloneii_lcell_ff \lcd|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [0]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [0]));

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \lcd|outs[1]~feeder (
// Equation(s):
// \lcd|outs[1]~feeder_combout  = \st_data~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [1]),
	.cin(gnd),
	.combout(\lcd|outs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[1]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N15
cycloneii_lcell_ff \lcd|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [1]));

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \lcd|outs[2]~feeder (
// Equation(s):
// \lcd|outs[2]~feeder_combout  = \st_data~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [2]),
	.cin(gnd),
	.combout(\lcd|outs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[2]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N25
cycloneii_lcell_ff \lcd|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [2]));

// Location: LCFF_X40_Y23_N11
cycloneii_lcell_ff \lcd|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [3]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [3]));

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \lcd|outs[4]~feeder (
// Equation(s):
// \lcd|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\lcd|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N5
cycloneii_lcell_ff \lcd|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [4]));

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \lcd|outs[5]~feeder (
// Equation(s):
// \lcd|outs[5]~feeder_combout  = \st_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [5]),
	.cin(gnd),
	.combout(\lcd|outs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[5]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N27
cycloneii_lcell_ff \lcd|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [5]));

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \lcd|outs[6]~feeder (
// Equation(s):
// \lcd|outs[6]~feeder_combout  = \st_data~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [6]),
	.cin(gnd),
	.combout(\lcd|outs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[6]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N29
cycloneii_lcell_ff \lcd|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [6]));

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \lcd|outs[7]~feeder (
// Equation(s):
// \lcd|outs[7]~feeder_combout  = \st_data~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [7]),
	.cin(gnd),
	.combout(\lcd|outs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[7]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N7
cycloneii_lcell_ff \lcd|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [7]));

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \lcd|outs[8]~feeder (
// Equation(s):
// \lcd|outs[8]~feeder_combout  = \st_data~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [8]),
	.cin(gnd),
	.combout(\lcd|outs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[8]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N21
cycloneii_lcell_ff \lcd|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [8]));

// Location: LCFF_X40_Y23_N3
cycloneii_lcell_ff \lcd|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [9]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [9]));

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \lcd|outs[10]~feeder (
// Equation(s):
// \lcd|outs[10]~feeder_combout  = \st_data~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [10]),
	.cin(gnd),
	.combout(\lcd|outs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[10]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N17
cycloneii_lcell_ff \lcd|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [10]));

// Location: LCFF_X40_Y23_N23
cycloneii_lcell_ff \lcd|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [11]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [11]));

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \lcd|outs[12]~feeder (
// Equation(s):
// \lcd|outs[12]~feeder_combout  = \st_data~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [12]),
	.cin(gnd),
	.combout(\lcd|outs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[12]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N13
cycloneii_lcell_ff \lcd|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [12]));

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \lcd|outs[13]~feeder (
// Equation(s):
// \lcd|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\lcd|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N19
cycloneii_lcell_ff \lcd|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [13]));

// Location: LCFF_X41_Y23_N29
cycloneii_lcell_ff \lcd|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [14]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [14]));

// Location: LCCOMB_X58_Y32_N0
cycloneii_lcell_comb \lcd|outs[15]~feeder (
// Equation(s):
// \lcd|outs[15]~feeder_combout  = \st_data~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [15]),
	.cin(gnd),
	.combout(\lcd|outs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[15]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N1
cycloneii_lcell_ff \lcd|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [15]));

// Location: LCCOMB_X58_Y32_N30
cycloneii_lcell_comb \lcd|outs[16]~feeder (
// Equation(s):
// \lcd|outs[16]~feeder_combout  = \st_data~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [16]),
	.cin(gnd),
	.combout(\lcd|outs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[16]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N31
cycloneii_lcell_ff \lcd|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [16]));

// Location: LCCOMB_X58_Y32_N4
cycloneii_lcell_comb \lcd|outs[17]~feeder (
// Equation(s):
// \lcd|outs[17]~feeder_combout  = \st_data~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [17]),
	.cin(gnd),
	.combout(\lcd|outs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[17]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N5
cycloneii_lcell_ff \lcd|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [17]));

// Location: LCFF_X58_Y32_N7
cycloneii_lcell_ff \lcd|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [18]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [18]));

// Location: LCFF_X58_Y32_N29
cycloneii_lcell_ff \lcd|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [19]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [19]));

// Location: LCFF_X58_Y32_N15
cycloneii_lcell_ff \lcd|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [20]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [20]));

// Location: LCFF_X58_Y32_N9
cycloneii_lcell_ff \lcd|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [21]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [21]));

// Location: LCFF_X58_Y32_N23
cycloneii_lcell_ff \lcd|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [22]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [22]));

// Location: LCCOMB_X58_Y32_N24
cycloneii_lcell_comb \lcd|outs[23]~feeder (
// Equation(s):
// \lcd|outs[23]~feeder_combout  = \st_data~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [23]),
	.cin(gnd),
	.combout(\lcd|outs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[23]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N25
cycloneii_lcell_ff \lcd|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [23]));

// Location: LCFF_X58_Y32_N19
cycloneii_lcell_ff \lcd|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [24]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [24]));

// Location: LCFF_X58_Y32_N21
cycloneii_lcell_ff \lcd|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [25]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [25]));

// Location: LCCOMB_X58_Y32_N26
cycloneii_lcell_comb \lcd|outs[26]~feeder (
// Equation(s):
// \lcd|outs[26]~feeder_combout  = \st_data~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [26]),
	.cin(gnd),
	.combout(\lcd|outs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[26]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N27
cycloneii_lcell_ff \lcd|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [26]));

// Location: LCFF_X58_Y32_N17
cycloneii_lcell_ff \lcd|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [27]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [27]));

// Location: LCCOMB_X58_Y32_N10
cycloneii_lcell_comb \lcd|outs[28]~feeder (
// Equation(s):
// \lcd|outs[28]~feeder_combout  = \st_data~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [28]),
	.cin(gnd),
	.combout(\lcd|outs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[28]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N11
cycloneii_lcell_ff \lcd|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [28]));

// Location: LCCOMB_X58_Y32_N12
cycloneii_lcell_comb \lcd|outs[29]~feeder (
// Equation(s):
// \lcd|outs[29]~feeder_combout  = \st_data~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [29]),
	.cin(gnd),
	.combout(\lcd|outs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[29]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N13
cycloneii_lcell_ff \lcd|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [29]));

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \lcd|outs[30]~feeder (
// Equation(s):
// \lcd|outs[30]~feeder_combout  = \st_data~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [30]),
	.cin(gnd),
	.combout(\lcd|outs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[30]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \lcd|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [30]));

// Location: LCCOMB_X58_Y32_N2
cycloneii_lcell_comb \lcd|outs[31]~feeder (
// Equation(s):
// \lcd|outs[31]~feeder_combout  = \st_data~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [31]),
	.cin(gnd),
	.combout(\lcd|outs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd|outs[31]~feeder .lut_mask = 16'hFF00;
defparam \lcd|outs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N3
cycloneii_lcell_ff \lcd|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\lcd|outs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lcd|outs [31]));

// Location: LCCOMB_X10_Y25_N16
cycloneii_lcell_comb \ledg|outs[0]~feeder (
// Equation(s):
// \ledg|outs[0]~feeder_combout  = \st_data~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [0]),
	.cin(gnd),
	.combout(\ledg|outs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[0]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneii_lcell_comb \ledg|always0~0 (
// Equation(s):
// \ledg|always0~0_combout  = (\addr~combout [4] & (\ledr|always0~0_combout  & (!\addr~combout [6] & !\addr~combout [5])))

	.dataa(\addr~combout [4]),
	.datab(\ledr|always0~0_combout ),
	.datac(\addr~combout [6]),
	.datad(\addr~combout [5]),
	.cin(gnd),
	.combout(\ledg|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|always0~0 .lut_mask = 16'h0008;
defparam \ledg|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y25_N17
cycloneii_lcell_ff \ledg|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [0]));

// Location: LCFF_X10_Y25_N11
cycloneii_lcell_ff \ledg|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [1]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [1]));

// Location: LCCOMB_X10_Y25_N28
cycloneii_lcell_comb \ledg|outs[2]~feeder (
// Equation(s):
// \ledg|outs[2]~feeder_combout  = \st_data~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [2]),
	.cin(gnd),
	.combout(\ledg|outs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[2]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y25_N29
cycloneii_lcell_ff \ledg|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [2]));

// Location: LCCOMB_X10_Y25_N2
cycloneii_lcell_comb \ledg|outs[3]~feeder (
// Equation(s):
// \ledg|outs[3]~feeder_combout  = \st_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [3]),
	.cin(gnd),
	.combout(\ledg|outs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[3]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y25_N3
cycloneii_lcell_ff \ledg|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [3]));

// Location: LCCOMB_X10_Y25_N8
cycloneii_lcell_comb \ledg|outs[4]~feeder (
// Equation(s):
// \ledg|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\ledg|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y25_N9
cycloneii_lcell_ff \ledg|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [4]));

// Location: LCFF_X10_Y25_N31
cycloneii_lcell_ff \ledg|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [5]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [5]));

// Location: LCFF_X10_Y25_N13
cycloneii_lcell_ff \ledg|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [6]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [6]));

// Location: LCFF_X10_Y25_N19
cycloneii_lcell_ff \ledg|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [7]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [7]));

// Location: LCFF_X10_Y25_N21
cycloneii_lcell_ff \ledg|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [8]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [8]));

// Location: LCFF_X10_Y25_N23
cycloneii_lcell_ff \ledg|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [9]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [9]));

// Location: LCCOMB_X10_Y25_N4
cycloneii_lcell_comb \ledg|outs[10]~feeder (
// Equation(s):
// \ledg|outs[10]~feeder_combout  = \st_data~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [10]),
	.cin(gnd),
	.combout(\ledg|outs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[10]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y25_N5
cycloneii_lcell_ff \ledg|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [10]));

// Location: LCFF_X10_Y25_N15
cycloneii_lcell_ff \ledg|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [11]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [11]));

// Location: LCCOMB_X10_Y25_N24
cycloneii_lcell_comb \ledg|outs[12]~feeder (
// Equation(s):
// \ledg|outs[12]~feeder_combout  = \st_data~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [12]),
	.cin(gnd),
	.combout(\ledg|outs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[12]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y25_N25
cycloneii_lcell_ff \ledg|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [12]));

// Location: LCCOMB_X10_Y25_N26
cycloneii_lcell_comb \ledg|outs[13]~feeder (
// Equation(s):
// \ledg|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\ledg|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y25_N27
cycloneii_lcell_ff \ledg|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [13]));

// Location: LCFF_X10_Y25_N1
cycloneii_lcell_ff \ledg|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [14]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [14]));

// Location: LCCOMB_X64_Y31_N24
cycloneii_lcell_comb \ledg|outs[15]~feeder (
// Equation(s):
// \ledg|outs[15]~feeder_combout  = \st_data~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [15]),
	.cin(gnd),
	.combout(\ledg|outs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[15]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N25
cycloneii_lcell_ff \ledg|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [15]));

// Location: LCCOMB_X64_Y31_N18
cycloneii_lcell_comb \ledg|outs[16]~feeder (
// Equation(s):
// \ledg|outs[16]~feeder_combout  = \st_data~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [16]),
	.cin(gnd),
	.combout(\ledg|outs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[16]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N19
cycloneii_lcell_ff \ledg|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [16]));

// Location: LCFF_X64_Y31_N17
cycloneii_lcell_ff \ledg|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [17]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [17]));

// Location: LCFF_X64_Y31_N3
cycloneii_lcell_ff \ledg|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [18]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [18]));

// Location: LCFF_X64_Y31_N29
cycloneii_lcell_ff \ledg|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [19]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [19]));

// Location: LCCOMB_X64_Y31_N22
cycloneii_lcell_comb \ledg|outs[20]~feeder (
// Equation(s):
// \ledg|outs[20]~feeder_combout  = \st_data~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [20]),
	.cin(gnd),
	.combout(\ledg|outs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[20]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N23
cycloneii_lcell_ff \ledg|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [20]));

// Location: LCCOMB_X64_Y31_N8
cycloneii_lcell_comb \ledg|outs[21]~feeder (
// Equation(s):
// \ledg|outs[21]~feeder_combout  = \st_data~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [21]),
	.cin(gnd),
	.combout(\ledg|outs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[21]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N9
cycloneii_lcell_ff \ledg|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [21]));

// Location: LCCOMB_X64_Y31_N6
cycloneii_lcell_comb \ledg|outs[22]~feeder (
// Equation(s):
// \ledg|outs[22]~feeder_combout  = \st_data~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [22]),
	.cin(gnd),
	.combout(\ledg|outs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[22]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N7
cycloneii_lcell_ff \ledg|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [22]));

// Location: LCCOMB_X64_Y31_N0
cycloneii_lcell_comb \ledg|outs[23]~feeder (
// Equation(s):
// \ledg|outs[23]~feeder_combout  = \st_data~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [23]),
	.cin(gnd),
	.combout(\ledg|outs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[23]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N1
cycloneii_lcell_ff \ledg|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [23]));

// Location: LCFF_X64_Y31_N11
cycloneii_lcell_ff \ledg|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [24]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [24]));

// Location: LCCOMB_X64_Y31_N4
cycloneii_lcell_comb \ledg|outs[25]~feeder (
// Equation(s):
// \ledg|outs[25]~feeder_combout  = \st_data~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [25]),
	.cin(gnd),
	.combout(\ledg|outs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[25]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N5
cycloneii_lcell_ff \ledg|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [25]));

// Location: LCFF_X64_Y31_N31
cycloneii_lcell_ff \ledg|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [26]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [26]));

// Location: LCCOMB_X64_Y31_N20
cycloneii_lcell_comb \ledg|outs[27]~feeder (
// Equation(s):
// \ledg|outs[27]~feeder_combout  = \st_data~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [27]),
	.cin(gnd),
	.combout(\ledg|outs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[27]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N21
cycloneii_lcell_ff \ledg|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [27]));

// Location: LCCOMB_X64_Y31_N14
cycloneii_lcell_comb \ledg|outs[28]~feeder (
// Equation(s):
// \ledg|outs[28]~feeder_combout  = \st_data~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [28]),
	.cin(gnd),
	.combout(\ledg|outs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[28]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N15
cycloneii_lcell_ff \ledg|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [28]));

// Location: LCFF_X64_Y31_N13
cycloneii_lcell_ff \ledg|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [29]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [29]));

// Location: LCCOMB_X10_Y25_N6
cycloneii_lcell_comb \ledg|outs[30]~feeder (
// Equation(s):
// \ledg|outs[30]~feeder_combout  = \st_data~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [30]),
	.cin(gnd),
	.combout(\ledg|outs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[30]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y25_N7
cycloneii_lcell_ff \ledg|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [30]));

// Location: LCCOMB_X64_Y31_N26
cycloneii_lcell_comb \ledg|outs[31]~feeder (
// Equation(s):
// \ledg|outs[31]~feeder_combout  = \st_data~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [31]),
	.cin(gnd),
	.combout(\ledg|outs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledg|outs[31]~feeder .lut_mask = 16'hFF00;
defparam \ledg|outs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y31_N27
cycloneii_lcell_ff \ledg|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledg|outs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledg|outs [31]));

// Location: LCCOMB_X32_Y8_N0
cycloneii_lcell_comb \ledr|always0~1 (
// Equation(s):
// \ledr|always0~1_combout  = (\ledr|always0~0_combout  & (!\addr~combout [6] & (!\addr~combout [5] & !\addr~combout [4])))

	.dataa(\ledr|always0~0_combout ),
	.datab(\addr~combout [6]),
	.datac(\addr~combout [5]),
	.datad(\addr~combout [4]),
	.cin(gnd),
	.combout(\ledr|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|always0~1 .lut_mask = 16'h0002;
defparam \ledr|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N29
cycloneii_lcell_ff \ledr|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [0]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [0]));

// Location: LCFF_X8_Y3_N15
cycloneii_lcell_ff \ledr|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [1]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [1]));

// Location: LCCOMB_X8_Y3_N24
cycloneii_lcell_comb \ledr|outs[2]~feeder (
// Equation(s):
// \ledr|outs[2]~feeder_combout  = \st_data~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [2]),
	.cin(gnd),
	.combout(\ledr|outs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[2]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N25
cycloneii_lcell_ff \ledr|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [2]));

// Location: LCCOMB_X8_Y3_N2
cycloneii_lcell_comb \ledr|outs[3]~feeder (
// Equation(s):
// \ledr|outs[3]~feeder_combout  = \st_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [3]),
	.cin(gnd),
	.combout(\ledr|outs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[3]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N3
cycloneii_lcell_ff \ledr|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [3]));

// Location: LCCOMB_X8_Y3_N16
cycloneii_lcell_comb \ledr|outs[4]~feeder (
// Equation(s):
// \ledr|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\ledr|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N17
cycloneii_lcell_ff \ledr|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [4]));

// Location: LCCOMB_X8_Y3_N18
cycloneii_lcell_comb \ledr|outs[5]~feeder (
// Equation(s):
// \ledr|outs[5]~feeder_combout  = \st_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [5]),
	.cin(gnd),
	.combout(\ledr|outs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[5]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N19
cycloneii_lcell_ff \ledr|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [5]));

// Location: LCCOMB_X8_Y3_N12
cycloneii_lcell_comb \ledr|outs[6]~feeder (
// Equation(s):
// \ledr|outs[6]~feeder_combout  = \st_data~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [6]),
	.cin(gnd),
	.combout(\ledr|outs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[6]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N13
cycloneii_lcell_ff \ledr|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [6]));

// Location: LCFF_X43_Y26_N21
cycloneii_lcell_ff \ledr|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [7]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [7]));

// Location: LCFF_X43_Y26_N23
cycloneii_lcell_ff \ledr|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [8]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [8]));

// Location: LCCOMB_X43_Y26_N12
cycloneii_lcell_comb \ledr|outs[9]~feeder (
// Equation(s):
// \ledr|outs[9]~feeder_combout  = \st_data~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [9]),
	.cin(gnd),
	.combout(\ledr|outs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[9]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N13
cycloneii_lcell_ff \ledr|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [9]));

// Location: LCCOMB_X43_Y26_N6
cycloneii_lcell_comb \ledr|outs[10]~feeder (
// Equation(s):
// \ledr|outs[10]~feeder_combout  = \st_data~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [10]),
	.cin(gnd),
	.combout(\ledr|outs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[10]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N7
cycloneii_lcell_ff \ledr|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [10]));

// Location: LCFF_X43_Y26_N29
cycloneii_lcell_ff \ledr|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [11]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [11]));

// Location: LCCOMB_X43_Y26_N26
cycloneii_lcell_comb \ledr|outs[12]~feeder (
// Equation(s):
// \ledr|outs[12]~feeder_combout  = \st_data~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [12]),
	.cin(gnd),
	.combout(\ledr|outs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[12]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N27
cycloneii_lcell_ff \ledr|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [12]));

// Location: LCCOMB_X43_Y26_N16
cycloneii_lcell_comb \ledr|outs[13]~feeder (
// Equation(s):
// \ledr|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\ledr|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N17
cycloneii_lcell_ff \ledr|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [13]));

// Location: LCCOMB_X4_Y28_N0
cycloneii_lcell_comb \ledr|outs[14]~feeder (
// Equation(s):
// \ledr|outs[14]~feeder_combout  = \st_data~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [14]),
	.cin(gnd),
	.combout(\ledr|outs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[14]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N1
cycloneii_lcell_ff \ledr|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [14]));

// Location: LCCOMB_X4_Y28_N10
cycloneii_lcell_comb \ledr|outs[15]~feeder (
// Equation(s):
// \ledr|outs[15]~feeder_combout  = \st_data~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [15]),
	.cin(gnd),
	.combout(\ledr|outs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[15]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N11
cycloneii_lcell_ff \ledr|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [15]));

// Location: LCCOMB_X4_Y28_N24
cycloneii_lcell_comb \ledr|outs[16]~feeder (
// Equation(s):
// \ledr|outs[16]~feeder_combout  = \st_data~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [16]),
	.cin(gnd),
	.combout(\ledr|outs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[16]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N25
cycloneii_lcell_ff \ledr|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [16]));

// Location: LCCOMB_X4_Y28_N14
cycloneii_lcell_comb \ledr|outs[17]~feeder (
// Equation(s):
// \ledr|outs[17]~feeder_combout  = \st_data~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [17]),
	.cin(gnd),
	.combout(\ledr|outs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[17]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N15
cycloneii_lcell_ff \ledr|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [17]));

// Location: LCFF_X4_Y28_N5
cycloneii_lcell_ff \ledr|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [18]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [18]));

// Location: LCFF_X4_Y28_N19
cycloneii_lcell_ff \ledr|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [19]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [19]));

// Location: LCCOMB_X4_Y28_N12
cycloneii_lcell_comb \ledr|outs[20]~feeder (
// Equation(s):
// \ledr|outs[20]~feeder_combout  = \st_data~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [20]),
	.cin(gnd),
	.combout(\ledr|outs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[20]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N13
cycloneii_lcell_ff \ledr|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [20]));

// Location: LCCOMB_X32_Y8_N28
cycloneii_lcell_comb \ledr|outs[21]~feeder (
// Equation(s):
// \ledr|outs[21]~feeder_combout  = \st_data~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [21]),
	.cin(gnd),
	.combout(\ledr|outs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[21]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N29
cycloneii_lcell_ff \ledr|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [21]));

// Location: LCFF_X32_Y8_N15
cycloneii_lcell_ff \ledr|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [22]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [22]));

// Location: LCFF_X32_Y8_N5
cycloneii_lcell_ff \ledr|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [23]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [23]));

// Location: LCCOMB_X32_Y8_N22
cycloneii_lcell_comb \ledr|outs[24]~feeder (
// Equation(s):
// \ledr|outs[24]~feeder_combout  = \st_data~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [24]),
	.cin(gnd),
	.combout(\ledr|outs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[24]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N23
cycloneii_lcell_ff \ledr|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [24]));

// Location: LCCOMB_X32_Y8_N8
cycloneii_lcell_comb \ledr|outs[25]~feeder (
// Equation(s):
// \ledr|outs[25]~feeder_combout  = \st_data~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [25]),
	.cin(gnd),
	.combout(\ledr|outs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[25]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N9
cycloneii_lcell_ff \ledr|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [25]));

// Location: LCCOMB_X32_Y8_N18
cycloneii_lcell_comb \ledr|outs[26]~feeder (
// Equation(s):
// \ledr|outs[26]~feeder_combout  = \st_data~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [26]),
	.cin(gnd),
	.combout(\ledr|outs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[26]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N19
cycloneii_lcell_ff \ledr|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [26]));

// Location: LCCOMB_X32_Y8_N16
cycloneii_lcell_comb \ledr|outs[27]~feeder (
// Equation(s):
// \ledr|outs[27]~feeder_combout  = \st_data~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [27]),
	.cin(gnd),
	.combout(\ledr|outs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[27]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N17
cycloneii_lcell_ff \ledr|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [27]));

// Location: LCFF_X4_Y12_N21
cycloneii_lcell_ff \ledr|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [28]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [28]));

// Location: LCCOMB_X8_Y3_N30
cycloneii_lcell_comb \ledr|outs[29]~feeder (
// Equation(s):
// \ledr|outs[29]~feeder_combout  = \st_data~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [29]),
	.cin(gnd),
	.combout(\ledr|outs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[29]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N31
cycloneii_lcell_ff \ledr|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [29]));

// Location: LCCOMB_X43_Y26_N2
cycloneii_lcell_comb \ledr|outs[30]~feeder (
// Equation(s):
// \ledr|outs[30]~feeder_combout  = \st_data~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [30]),
	.cin(gnd),
	.combout(\ledr|outs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[30]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N3
cycloneii_lcell_ff \ledr|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [30]));

// Location: LCCOMB_X4_Y28_N26
cycloneii_lcell_comb \ledr|outs[31]~feeder (
// Equation(s):
// \ledr|outs[31]~feeder_combout  = \st_data~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [31]),
	.cin(gnd),
	.combout(\ledr|outs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ledr|outs[31]~feeder .lut_mask = 16'hFF00;
defparam \ledr|outs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N27
cycloneii_lcell_ff \ledr|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\ledr|outs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ledr|outs [31]));

// Location: LCCOMB_X25_Y23_N10
cycloneii_lcell_comb \hex0|always0~1 (
// Equation(s):
// \hex0|always0~1_combout  = (!\addr~combout [7] & (\hex0|always0~0_combout  & (\sw|Equal0~1_combout  & \sw|Equal0~0_combout )))

	.dataa(\addr~combout [7]),
	.datab(\hex0|always0~0_combout ),
	.datac(\sw|Equal0~1_combout ),
	.datad(\sw|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hex0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|always0~1 .lut_mask = 16'h4000;
defparam \hex0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneii_lcell_comb \hex0|always0~2 (
// Equation(s):
// \hex0|always0~2_combout  = (!\addr~combout [5] & (\hex0|always0~1_combout  & (!\addr~combout [6] & !\addr~combout [4])))

	.dataa(\addr~combout [5]),
	.datab(\hex0|always0~1_combout ),
	.datac(\addr~combout [6]),
	.datad(\addr~combout [4]),
	.cin(gnd),
	.combout(\hex0|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|always0~2 .lut_mask = 16'h0004;
defparam \hex0|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N9
cycloneii_lcell_ff \hex0|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [0]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [0]));

// Location: LCFF_X8_Y3_N11
cycloneii_lcell_ff \hex0|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [1]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [1]));

// Location: LCCOMB_X8_Y3_N4
cycloneii_lcell_comb \hex0|outs[2]~feeder (
// Equation(s):
// \hex0|outs[2]~feeder_combout  = \st_data~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [2]),
	.cin(gnd),
	.combout(\hex0|outs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[2]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N5
cycloneii_lcell_ff \hex0|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [2]));

// Location: LCCOMB_X8_Y3_N22
cycloneii_lcell_comb \hex0|outs[3]~feeder (
// Equation(s):
// \hex0|outs[3]~feeder_combout  = \st_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [3]),
	.cin(gnd),
	.combout(\hex0|outs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[3]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N23
cycloneii_lcell_ff \hex0|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [3]));

// Location: LCCOMB_X8_Y3_N20
cycloneii_lcell_comb \hex0|outs[4]~feeder (
// Equation(s):
// \hex0|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\hex0|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N21
cycloneii_lcell_ff \hex0|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [4]));

// Location: LCCOMB_X8_Y3_N26
cycloneii_lcell_comb \hex0|outs[5]~feeder (
// Equation(s):
// \hex0|outs[5]~feeder_combout  = \st_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [5]),
	.cin(gnd),
	.combout(\hex0|outs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[5]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N27
cycloneii_lcell_ff \hex0|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [5]));

// Location: LCCOMB_X8_Y3_N0
cycloneii_lcell_comb \hex0|outs[6]~feeder (
// Equation(s):
// \hex0|outs[6]~feeder_combout  = \st_data~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [6]),
	.cin(gnd),
	.combout(\hex0|outs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[6]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N1
cycloneii_lcell_ff \hex0|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [6]));

// Location: LCFF_X43_Y26_N9
cycloneii_lcell_ff \hex0|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [7]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [7]));

// Location: LCFF_X43_Y26_N19
cycloneii_lcell_ff \hex0|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [8]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [8]));

// Location: LCCOMB_X43_Y26_N24
cycloneii_lcell_comb \hex0|outs[9]~feeder (
// Equation(s):
// \hex0|outs[9]~feeder_combout  = \st_data~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [9]),
	.cin(gnd),
	.combout(\hex0|outs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[9]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N25
cycloneii_lcell_ff \hex0|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [9]));

// Location: LCCOMB_X43_Y26_N10
cycloneii_lcell_comb \hex0|outs[10]~feeder (
// Equation(s):
// \hex0|outs[10]~feeder_combout  = \st_data~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [10]),
	.cin(gnd),
	.combout(\hex0|outs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[10]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N11
cycloneii_lcell_ff \hex0|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [10]));

// Location: LCFF_X43_Y26_N5
cycloneii_lcell_ff \hex0|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [11]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [11]));

// Location: LCCOMB_X43_Y26_N30
cycloneii_lcell_comb \hex0|outs[12]~feeder (
// Equation(s):
// \hex0|outs[12]~feeder_combout  = \st_data~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [12]),
	.cin(gnd),
	.combout(\hex0|outs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[12]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N31
cycloneii_lcell_ff \hex0|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [12]));

// Location: LCCOMB_X43_Y26_N0
cycloneii_lcell_comb \hex0|outs[13]~feeder (
// Equation(s):
// \hex0|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\hex0|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N1
cycloneii_lcell_ff \hex0|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [13]));

// Location: LCCOMB_X4_Y28_N8
cycloneii_lcell_comb \hex0|outs[14]~feeder (
// Equation(s):
// \hex0|outs[14]~feeder_combout  = \st_data~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [14]),
	.cin(gnd),
	.combout(\hex0|outs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[14]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N9
cycloneii_lcell_ff \hex0|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [14]));

// Location: LCCOMB_X4_Y28_N6
cycloneii_lcell_comb \hex0|outs[15]~feeder (
// Equation(s):
// \hex0|outs[15]~feeder_combout  = \st_data~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [15]),
	.cin(gnd),
	.combout(\hex0|outs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[15]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N7
cycloneii_lcell_ff \hex0|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [15]));

// Location: LCCOMB_X4_Y28_N20
cycloneii_lcell_comb \hex0|outs[16]~feeder (
// Equation(s):
// \hex0|outs[16]~feeder_combout  = \st_data~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [16]),
	.cin(gnd),
	.combout(\hex0|outs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[16]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N21
cycloneii_lcell_ff \hex0|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [16]));

// Location: LCCOMB_X4_Y28_N2
cycloneii_lcell_comb \hex0|outs[17]~feeder (
// Equation(s):
// \hex0|outs[17]~feeder_combout  = \st_data~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [17]),
	.cin(gnd),
	.combout(\hex0|outs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[17]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N3
cycloneii_lcell_ff \hex0|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [17]));

// Location: LCFF_X4_Y28_N29
cycloneii_lcell_ff \hex0|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [18]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [18]));

// Location: LCFF_X4_Y28_N23
cycloneii_lcell_ff \hex0|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [19]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [19]));

// Location: LCCOMB_X4_Y28_N16
cycloneii_lcell_comb \hex0|outs[20]~feeder (
// Equation(s):
// \hex0|outs[20]~feeder_combout  = \st_data~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [20]),
	.cin(gnd),
	.combout(\hex0|outs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[20]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N17
cycloneii_lcell_ff \hex0|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [20]));

// Location: LCCOMB_X32_Y8_N30
cycloneii_lcell_comb \hex0|outs[21]~feeder (
// Equation(s):
// \hex0|outs[21]~feeder_combout  = \st_data~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [21]),
	.cin(gnd),
	.combout(\hex0|outs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[21]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N31
cycloneii_lcell_ff \hex0|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [21]));

// Location: LCFF_X32_Y8_N21
cycloneii_lcell_ff \hex0|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [22]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [22]));

// Location: LCFF_X32_Y8_N11
cycloneii_lcell_ff \hex0|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [23]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [23]));

// Location: LCCOMB_X32_Y8_N24
cycloneii_lcell_comb \hex0|outs[24]~feeder (
// Equation(s):
// \hex0|outs[24]~feeder_combout  = \st_data~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [24]),
	.cin(gnd),
	.combout(\hex0|outs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[24]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N25
cycloneii_lcell_ff \hex0|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [24]));

// Location: LCCOMB_X32_Y8_N26
cycloneii_lcell_comb \hex0|outs[25]~feeder (
// Equation(s):
// \hex0|outs[25]~feeder_combout  = \st_data~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [25]),
	.cin(gnd),
	.combout(\hex0|outs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[25]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N27
cycloneii_lcell_ff \hex0|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [25]));

// Location: LCCOMB_X32_Y8_N12
cycloneii_lcell_comb \hex0|outs[26]~feeder (
// Equation(s):
// \hex0|outs[26]~feeder_combout  = \st_data~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [26]),
	.cin(gnd),
	.combout(\hex0|outs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[26]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N13
cycloneii_lcell_ff \hex0|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [26]));

// Location: LCCOMB_X32_Y8_N2
cycloneii_lcell_comb \hex0|outs[27]~feeder (
// Equation(s):
// \hex0|outs[27]~feeder_combout  = \st_data~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [27]),
	.cin(gnd),
	.combout(\hex0|outs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[27]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N3
cycloneii_lcell_ff \hex0|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [27]));

// Location: LCFF_X4_Y12_N23
cycloneii_lcell_ff \hex0|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [28]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [28]));

// Location: LCCOMB_X8_Y3_N6
cycloneii_lcell_comb \hex0|outs[29]~feeder (
// Equation(s):
// \hex0|outs[29]~feeder_combout  = \st_data~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [29]),
	.cin(gnd),
	.combout(\hex0|outs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[29]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y3_N7
cycloneii_lcell_ff \hex0|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [29]));

// Location: LCCOMB_X43_Y26_N14
cycloneii_lcell_comb \hex0|outs[30]~feeder (
// Equation(s):
// \hex0|outs[30]~feeder_combout  = \st_data~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [30]),
	.cin(gnd),
	.combout(\hex0|outs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[30]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N15
cycloneii_lcell_ff \hex0|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [30]));

// Location: LCCOMB_X4_Y28_N30
cycloneii_lcell_comb \hex0|outs[31]~feeder (
// Equation(s):
// \hex0|outs[31]~feeder_combout  = \st_data~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [31]),
	.cin(gnd),
	.combout(\hex0|outs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|outs[31]~feeder .lut_mask = 16'hFF00;
defparam \hex0|outs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y28_N31
cycloneii_lcell_ff \hex0|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex0|outs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0|outs [31]));

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \hex1|always0~0 (
// Equation(s):
// \hex1|always0~0_combout  = (!\addr~combout [6] & (!\addr~combout [5] & (\addr~combout [4] & \hex0|always0~1_combout )))

	.dataa(\addr~combout [6]),
	.datab(\addr~combout [5]),
	.datac(\addr~combout [4]),
	.datad(\hex0|always0~1_combout ),
	.cin(gnd),
	.combout(\hex1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|always0~0 .lut_mask = 16'h1000;
defparam \hex1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N21
cycloneii_lcell_ff \hex1|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [0]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [0]));

// Location: LCFF_X40_Y22_N23
cycloneii_lcell_ff \hex1|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [1]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [1]));

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \hex1|outs[2]~feeder (
// Equation(s):
// \hex1|outs[2]~feeder_combout  = \st_data~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [2]),
	.cin(gnd),
	.combout(\hex1|outs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[2]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N5
cycloneii_lcell_ff \hex1|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [2]));

// Location: LCFF_X40_Y22_N31
cycloneii_lcell_ff \hex1|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [3]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [3]));

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \hex1|outs[4]~feeder (
// Equation(s):
// \hex1|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\hex1|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \hex1|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [4]));

// Location: LCFF_X40_Y22_N15
cycloneii_lcell_ff \hex1|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [5]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [5]));

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \hex1|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [6]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [6]));

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \hex1|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [7]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [7]));

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \hex1|outs[8]~feeder (
// Equation(s):
// \hex1|outs[8]~feeder_combout  = \st_data~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [8]),
	.cin(gnd),
	.combout(\hex1|outs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[8]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \hex1|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [8]));

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \hex1|outs[9]~feeder (
// Equation(s):
// \hex1|outs[9]~feeder_combout  = \st_data~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [9]),
	.cin(gnd),
	.combout(\hex1|outs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[9]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N27
cycloneii_lcell_ff \hex1|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [9]));

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \hex1|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [10]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [10]));

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \hex1|outs[11]~feeder (
// Equation(s):
// \hex1|outs[11]~feeder_combout  = \st_data~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [11]),
	.cin(gnd),
	.combout(\hex1|outs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[11]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N19
cycloneii_lcell_ff \hex1|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [11]));

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \hex1|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [12]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [12]));

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \hex1|outs[13]~feeder (
// Equation(s):
// \hex1|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\hex1|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \hex1|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [13]));

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \hex1|outs[14]~feeder (
// Equation(s):
// \hex1|outs[14]~feeder_combout  = \st_data~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [14]),
	.cin(gnd),
	.combout(\hex1|outs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[14]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \hex1|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [14]));

// Location: LCFF_X7_Y34_N17
cycloneii_lcell_ff \hex1|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [15]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [15]));

// Location: LCCOMB_X7_Y34_N22
cycloneii_lcell_comb \hex1|outs[16]~feeder (
// Equation(s):
// \hex1|outs[16]~feeder_combout  = \st_data~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [16]),
	.cin(gnd),
	.combout(\hex1|outs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[16]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N23
cycloneii_lcell_ff \hex1|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [16]));

// Location: LCFF_X7_Y34_N9
cycloneii_lcell_ff \hex1|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [17]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [17]));

// Location: LCCOMB_X7_Y34_N10
cycloneii_lcell_comb \hex1|outs[18]~feeder (
// Equation(s):
// \hex1|outs[18]~feeder_combout  = \st_data~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [18]),
	.cin(gnd),
	.combout(\hex1|outs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[18]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N11
cycloneii_lcell_ff \hex1|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [18]));

// Location: LCFF_X7_Y34_N25
cycloneii_lcell_ff \hex1|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [19]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [19]));

// Location: LCCOMB_X7_Y34_N26
cycloneii_lcell_comb \hex1|outs[20]~feeder (
// Equation(s):
// \hex1|outs[20]~feeder_combout  = \st_data~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [20]),
	.cin(gnd),
	.combout(\hex1|outs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[20]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N27
cycloneii_lcell_ff \hex1|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [20]));

// Location: LCCOMB_X7_Y34_N12
cycloneii_lcell_comb \hex1|outs[21]~feeder (
// Equation(s):
// \hex1|outs[21]~feeder_combout  = \st_data~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [21]),
	.cin(gnd),
	.combout(\hex1|outs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[21]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N13
cycloneii_lcell_ff \hex1|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [21]));

// Location: LCCOMB_X7_Y34_N18
cycloneii_lcell_comb \hex1|outs[22]~feeder (
// Equation(s):
// \hex1|outs[22]~feeder_combout  = \st_data~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [22]),
	.cin(gnd),
	.combout(\hex1|outs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[22]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N19
cycloneii_lcell_ff \hex1|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [22]));

// Location: LCCOMB_X7_Y34_N20
cycloneii_lcell_comb \hex1|outs[23]~feeder (
// Equation(s):
// \hex1|outs[23]~feeder_combout  = \st_data~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [23]),
	.cin(gnd),
	.combout(\hex1|outs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[23]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N21
cycloneii_lcell_ff \hex1|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [23]));

// Location: LCCOMB_X7_Y34_N14
cycloneii_lcell_comb \hex1|outs[24]~feeder (
// Equation(s):
// \hex1|outs[24]~feeder_combout  = \st_data~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [24]),
	.cin(gnd),
	.combout(\hex1|outs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[24]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N15
cycloneii_lcell_ff \hex1|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [24]));

// Location: LCFF_X7_Y34_N1
cycloneii_lcell_ff \hex1|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [25]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [25]));

// Location: LCCOMB_X7_Y34_N2
cycloneii_lcell_comb \hex1|outs[26]~feeder (
// Equation(s):
// \hex1|outs[26]~feeder_combout  = \st_data~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [26]),
	.cin(gnd),
	.combout(\hex1|outs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[26]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N3
cycloneii_lcell_ff \hex1|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [26]));

// Location: LCCOMB_X7_Y34_N28
cycloneii_lcell_comb \hex1|outs[27]~feeder (
// Equation(s):
// \hex1|outs[27]~feeder_combout  = \st_data~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [27]),
	.cin(gnd),
	.combout(\hex1|outs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[27]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N29
cycloneii_lcell_ff \hex1|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [27]));

// Location: LCCOMB_X7_Y34_N6
cycloneii_lcell_comb \hex1|outs[28]~feeder (
// Equation(s):
// \hex1|outs[28]~feeder_combout  = \st_data~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [28]),
	.cin(gnd),
	.combout(\hex1|outs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[28]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N7
cycloneii_lcell_ff \hex1|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [28]));

// Location: LCCOMB_X7_Y34_N4
cycloneii_lcell_comb \hex1|outs[29]~feeder (
// Equation(s):
// \hex1|outs[29]~feeder_combout  = \st_data~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [29]),
	.cin(gnd),
	.combout(\hex1|outs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[29]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N5
cycloneii_lcell_ff \hex1|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [29]));

// Location: LCCOMB_X48_Y22_N16
cycloneii_lcell_comb \hex1|outs[30]~feeder (
// Equation(s):
// \hex1|outs[30]~feeder_combout  = \st_data~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [30]),
	.cin(gnd),
	.combout(\hex1|outs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[30]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N17
cycloneii_lcell_ff \hex1|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [30]));

// Location: LCCOMB_X7_Y34_N30
cycloneii_lcell_comb \hex1|outs[31]~feeder (
// Equation(s):
// \hex1|outs[31]~feeder_combout  = \st_data~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [31]),
	.cin(gnd),
	.combout(\hex1|outs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|outs[31]~feeder .lut_mask = 16'hFF00;
defparam \hex1|outs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y34_N31
cycloneii_lcell_ff \hex1|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex1|outs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1|outs [31]));

// Location: LCCOMB_X40_Y3_N24
cycloneii_lcell_comb \hex2|outs[0]~feeder (
// Equation(s):
// \hex2|outs[0]~feeder_combout  = \st_data~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [0]),
	.cin(gnd),
	.combout(\hex2|outs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[0]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N26
cycloneii_lcell_comb \hex2|always0~0 (
// Equation(s):
// \hex2|always0~0_combout  = (\addr~combout [5] & (!\addr~combout [6] & (\hex0|always0~1_combout  & !\addr~combout [4])))

	.dataa(\addr~combout [5]),
	.datab(\addr~combout [6]),
	.datac(\hex0|always0~1_combout ),
	.datad(\addr~combout [4]),
	.cin(gnd),
	.combout(\hex2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|always0~0 .lut_mask = 16'h0020;
defparam \hex2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y3_N25
cycloneii_lcell_ff \hex2|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [0]));

// Location: LCFF_X40_Y3_N19
cycloneii_lcell_ff \hex2|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [1]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [1]));

// Location: LCFF_X40_Y3_N1
cycloneii_lcell_ff \hex2|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [2]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [2]));

// Location: LCCOMB_X40_Y3_N14
cycloneii_lcell_comb \hex2|outs[3]~feeder (
// Equation(s):
// \hex2|outs[3]~feeder_combout  = \st_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [3]),
	.cin(gnd),
	.combout(\hex2|outs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[3]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y3_N15
cycloneii_lcell_ff \hex2|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [3]));

// Location: LCCOMB_X40_Y3_N12
cycloneii_lcell_comb \hex2|outs[4]~feeder (
// Equation(s):
// \hex2|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\hex2|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y3_N13
cycloneii_lcell_ff \hex2|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [4]));

// Location: LCFF_X40_Y3_N31
cycloneii_lcell_ff \hex2|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [5]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [5]));

// Location: LCFF_X40_Y3_N17
cycloneii_lcell_ff \hex2|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [6]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [6]));

// Location: LCCOMB_X40_Y3_N6
cycloneii_lcell_comb \hex2|outs[7]~feeder (
// Equation(s):
// \hex2|outs[7]~feeder_combout  = \st_data~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [7]),
	.cin(gnd),
	.combout(\hex2|outs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[7]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y3_N7
cycloneii_lcell_ff \hex2|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [7]));

// Location: LCCOMB_X40_Y3_N4
cycloneii_lcell_comb \hex2|outs[8]~feeder (
// Equation(s):
// \hex2|outs[8]~feeder_combout  = \st_data~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [8]),
	.cin(gnd),
	.combout(\hex2|outs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[8]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y3_N5
cycloneii_lcell_ff \hex2|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [8]));

// Location: LCCOMB_X40_Y3_N22
cycloneii_lcell_comb \hex2|outs[9]~feeder (
// Equation(s):
// \hex2|outs[9]~feeder_combout  = \st_data~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [9]),
	.cin(gnd),
	.combout(\hex2|outs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[9]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y3_N23
cycloneii_lcell_ff \hex2|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [9]));

// Location: LCFF_X40_Y3_N29
cycloneii_lcell_ff \hex2|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [10]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [10]));

// Location: LCCOMB_X40_Y3_N10
cycloneii_lcell_comb \hex2|outs[11]~feeder (
// Equation(s):
// \hex2|outs[11]~feeder_combout  = \st_data~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [11]),
	.cin(gnd),
	.combout(\hex2|outs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[11]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y3_N11
cycloneii_lcell_ff \hex2|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [11]));

// Location: LCFF_X40_Y3_N9
cycloneii_lcell_ff \hex2|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [12]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [12]));

// Location: LCFF_X40_Y3_N3
cycloneii_lcell_ff \hex2|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [13]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [13]));

// Location: LCCOMB_X40_Y3_N20
cycloneii_lcell_comb \hex2|outs[14]~feeder (
// Equation(s):
// \hex2|outs[14]~feeder_combout  = \st_data~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [14]),
	.cin(gnd),
	.combout(\hex2|outs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[14]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y3_N21
cycloneii_lcell_ff \hex2|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [14]));

// Location: LCFF_X64_Y10_N1
cycloneii_lcell_ff \hex2|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [15]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [15]));

// Location: LCFF_X64_Y10_N23
cycloneii_lcell_ff \hex2|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [16]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [16]));

// Location: LCCOMB_X64_Y10_N28
cycloneii_lcell_comb \hex2|outs[17]~feeder (
// Equation(s):
// \hex2|outs[17]~feeder_combout  = \st_data~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [17]),
	.cin(gnd),
	.combout(\hex2|outs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[17]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N29
cycloneii_lcell_ff \hex2|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [17]));

// Location: LCCOMB_X64_Y10_N14
cycloneii_lcell_comb \hex2|outs[18]~feeder (
// Equation(s):
// \hex2|outs[18]~feeder_combout  = \st_data~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [18]),
	.cin(gnd),
	.combout(\hex2|outs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[18]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N15
cycloneii_lcell_ff \hex2|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [18]));

// Location: LCCOMB_X64_Y10_N4
cycloneii_lcell_comb \hex2|outs[19]~feeder (
// Equation(s):
// \hex2|outs[19]~feeder_combout  = \st_data~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [19]),
	.cin(gnd),
	.combout(\hex2|outs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[19]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N5
cycloneii_lcell_ff \hex2|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [19]));

// Location: LCFF_X64_Y10_N31
cycloneii_lcell_ff \hex2|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [20]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [20]));

// Location: LCCOMB_X64_Y10_N16
cycloneii_lcell_comb \hex2|outs[21]~feeder (
// Equation(s):
// \hex2|outs[21]~feeder_combout  = \st_data~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [21]),
	.cin(gnd),
	.combout(\hex2|outs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[21]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N17
cycloneii_lcell_ff \hex2|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [21]));

// Location: LCCOMB_X64_Y10_N6
cycloneii_lcell_comb \hex2|outs[22]~feeder (
// Equation(s):
// \hex2|outs[22]~feeder_combout  = \st_data~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [22]),
	.cin(gnd),
	.combout(\hex2|outs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[22]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N7
cycloneii_lcell_ff \hex2|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [22]));

// Location: LCCOMB_X64_Y10_N20
cycloneii_lcell_comb \hex2|outs[23]~feeder (
// Equation(s):
// \hex2|outs[23]~feeder_combout  = \st_data~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [23]),
	.cin(gnd),
	.combout(\hex2|outs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[23]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N21
cycloneii_lcell_ff \hex2|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [23]));

// Location: LCCOMB_X64_Y10_N26
cycloneii_lcell_comb \hex2|outs[24]~feeder (
// Equation(s):
// \hex2|outs[24]~feeder_combout  = \st_data~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [24]),
	.cin(gnd),
	.combout(\hex2|outs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[24]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N27
cycloneii_lcell_ff \hex2|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [24]));

// Location: LCFF_X64_Y10_N9
cycloneii_lcell_ff \hex2|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [25]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [25]));

// Location: LCFF_X64_Y10_N11
cycloneii_lcell_ff \hex2|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [26]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [26]));

// Location: LCFF_X64_Y10_N25
cycloneii_lcell_ff \hex2|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [27]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [27]));

// Location: LCFF_X64_Y10_N3
cycloneii_lcell_ff \hex2|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [28]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [28]));

// Location: LCFF_X64_Y10_N13
cycloneii_lcell_ff \hex2|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [29]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [29]));

// Location: LCCOMB_X61_Y4_N20
cycloneii_lcell_comb \hex2|outs[30]~feeder (
// Equation(s):
// \hex2|outs[30]~feeder_combout  = \st_data~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [30]),
	.cin(gnd),
	.combout(\hex2|outs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|outs[30]~feeder .lut_mask = 16'hFF00;
defparam \hex2|outs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y4_N21
cycloneii_lcell_ff \hex2|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex2|outs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [30]));

// Location: LCFF_X64_Y10_N19
cycloneii_lcell_ff \hex2|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [31]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2|outs [31]));

// Location: LCCOMB_X10_Y17_N26
cycloneii_lcell_comb \hex3|always0~0 (
// Equation(s):
// \hex3|always0~0_combout  = (!\addr~combout [6] & (\hex0|always0~1_combout  & (\addr~combout [5] & \addr~combout [4])))

	.dataa(\addr~combout [6]),
	.datab(\hex0|always0~1_combout ),
	.datac(\addr~combout [5]),
	.datad(\addr~combout [4]),
	.cin(gnd),
	.combout(\hex3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|always0~0 .lut_mask = 16'h4000;
defparam \hex3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N17
cycloneii_lcell_ff \hex3|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [0]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [0]));

// Location: LCCOMB_X7_Y12_N28
cycloneii_lcell_comb \hex3|outs[1]~feeder (
// Equation(s):
// \hex3|outs[1]~feeder_combout  = \st_data~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [1]),
	.cin(gnd),
	.combout(\hex3|outs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[1]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N29
cycloneii_lcell_ff \hex3|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [1]));

// Location: LCCOMB_X10_Y17_N10
cycloneii_lcell_comb \hex3|outs[2]~feeder (
// Equation(s):
// \hex3|outs[2]~feeder_combout  = \st_data~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [2]),
	.cin(gnd),
	.combout(\hex3|outs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[2]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N11
cycloneii_lcell_ff \hex3|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [2]));

// Location: LCFF_X10_Y17_N29
cycloneii_lcell_ff \hex3|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [3]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [3]));

// Location: LCCOMB_X10_Y17_N18
cycloneii_lcell_comb \hex3|outs[4]~feeder (
// Equation(s):
// \hex3|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\hex3|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N19
cycloneii_lcell_ff \hex3|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [4]));

// Location: LCFF_X10_Y17_N1
cycloneii_lcell_ff \hex3|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [5]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [5]));

// Location: LCCOMB_X10_Y17_N22
cycloneii_lcell_comb \hex3|outs[6]~feeder (
// Equation(s):
// \hex3|outs[6]~feeder_combout  = \st_data~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [6]),
	.cin(gnd),
	.combout(\hex3|outs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[6]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N23
cycloneii_lcell_ff \hex3|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [6]));

// Location: LCFF_X10_Y17_N21
cycloneii_lcell_ff \hex3|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [7]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [7]));

// Location: LCFF_X10_Y17_N15
cycloneii_lcell_ff \hex3|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [8]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [8]));

// Location: LCFF_X10_Y17_N9
cycloneii_lcell_ff \hex3|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [9]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [9]));

// Location: LCCOMB_X10_Y17_N2
cycloneii_lcell_comb \hex3|outs[10]~feeder (
// Equation(s):
// \hex3|outs[10]~feeder_combout  = \st_data~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [10]),
	.cin(gnd),
	.combout(\hex3|outs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[10]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N3
cycloneii_lcell_ff \hex3|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [10]));

// Location: LCCOMB_X7_Y12_N6
cycloneii_lcell_comb \hex3|outs[11]~feeder (
// Equation(s):
// \hex3|outs[11]~feeder_combout  = \st_data~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [11]),
	.cin(gnd),
	.combout(\hex3|outs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[11]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N7
cycloneii_lcell_ff \hex3|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [11]));

// Location: LCCOMB_X10_Y17_N24
cycloneii_lcell_comb \hex3|outs[12]~feeder (
// Equation(s):
// \hex3|outs[12]~feeder_combout  = \st_data~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [12]),
	.cin(gnd),
	.combout(\hex3|outs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[12]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N25
cycloneii_lcell_ff \hex3|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [12]));

// Location: LCFF_X10_Y17_N31
cycloneii_lcell_ff \hex3|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [13]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [13]));

// Location: LCCOMB_X10_Y17_N12
cycloneii_lcell_comb \hex3|outs[14]~feeder (
// Equation(s):
// \hex3|outs[14]~feeder_combout  = \st_data~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [14]),
	.cin(gnd),
	.combout(\hex3|outs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[14]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N13
cycloneii_lcell_ff \hex3|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [14]));

// Location: LCCOMB_X7_Y12_N8
cycloneii_lcell_comb \hex3|outs[15]~feeder (
// Equation(s):
// \hex3|outs[15]~feeder_combout  = \st_data~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [15]),
	.cin(gnd),
	.combout(\hex3|outs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[15]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N9
cycloneii_lcell_ff \hex3|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [15]));

// Location: LCCOMB_X7_Y12_N18
cycloneii_lcell_comb \hex3|outs[16]~feeder (
// Equation(s):
// \hex3|outs[16]~feeder_combout  = \st_data~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [16]),
	.cin(gnd),
	.combout(\hex3|outs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[16]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N19
cycloneii_lcell_ff \hex3|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [16]));

// Location: LCFF_X7_Y12_N13
cycloneii_lcell_ff \hex3|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [17]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [17]));

// Location: LCCOMB_X7_Y12_N10
cycloneii_lcell_comb \hex3|outs[18]~feeder (
// Equation(s):
// \hex3|outs[18]~feeder_combout  = \st_data~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [18]),
	.cin(gnd),
	.combout(\hex3|outs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[18]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N11
cycloneii_lcell_ff \hex3|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [18]));

// Location: LCCOMB_X7_Y12_N24
cycloneii_lcell_comb \hex3|outs[19]~feeder (
// Equation(s):
// \hex3|outs[19]~feeder_combout  = \st_data~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [19]),
	.cin(gnd),
	.combout(\hex3|outs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[19]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N25
cycloneii_lcell_ff \hex3|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [19]));

// Location: LCCOMB_X7_Y12_N26
cycloneii_lcell_comb \hex3|outs[20]~feeder (
// Equation(s):
// \hex3|outs[20]~feeder_combout  = \st_data~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [20]),
	.cin(gnd),
	.combout(\hex3|outs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[20]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N27
cycloneii_lcell_ff \hex3|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [20]));

// Location: LCFF_X7_Y12_N17
cycloneii_lcell_ff \hex3|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [21]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [21]));

// Location: LCFF_X7_Y12_N3
cycloneii_lcell_ff \hex3|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [22]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [22]));

// Location: LCCOMB_X7_Y12_N4
cycloneii_lcell_comb \hex3|outs[23]~feeder (
// Equation(s):
// \hex3|outs[23]~feeder_combout  = \st_data~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [23]),
	.cin(gnd),
	.combout(\hex3|outs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[23]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N5
cycloneii_lcell_ff \hex3|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [23]));

// Location: LCFF_X7_Y12_N15
cycloneii_lcell_ff \hex3|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [24]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [24]));

// Location: LCFF_X7_Y12_N21
cycloneii_lcell_ff \hex3|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [25]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [25]));

// Location: LCCOMB_X7_Y12_N30
cycloneii_lcell_comb \hex3|outs[26]~feeder (
// Equation(s):
// \hex3|outs[26]~feeder_combout  = \st_data~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [26]),
	.cin(gnd),
	.combout(\hex3|outs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[26]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N31
cycloneii_lcell_ff \hex3|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [26]));

// Location: LCCOMB_X7_Y12_N0
cycloneii_lcell_comb \hex3|outs[27]~feeder (
// Equation(s):
// \hex3|outs[27]~feeder_combout  = \st_data~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [27]),
	.cin(gnd),
	.combout(\hex3|outs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[27]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N1
cycloneii_lcell_ff \hex3|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [27]));

// Location: LCCOMB_X7_Y12_N22
cycloneii_lcell_comb \hex3|outs[28]~feeder (
// Equation(s):
// \hex3|outs[28]~feeder_combout  = \st_data~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [28]),
	.cin(gnd),
	.combout(\hex3|outs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[28]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N23
cycloneii_lcell_ff \hex3|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [28]));

// Location: LCFF_X10_Y17_N7
cycloneii_lcell_ff \hex3|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [29]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [29]));

// Location: LCFF_X64_Y14_N1
cycloneii_lcell_ff \hex3|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [30]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [30]));

// Location: LCCOMB_X10_Y17_N4
cycloneii_lcell_comb \hex3|outs[31]~feeder (
// Equation(s):
// \hex3|outs[31]~feeder_combout  = \st_data~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [31]),
	.cin(gnd),
	.combout(\hex3|outs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|outs[31]~feeder .lut_mask = 16'hFF00;
defparam \hex3|outs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N5
cycloneii_lcell_ff \hex3|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex3|outs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3|outs [31]));

// Location: LCCOMB_X10_Y10_N12
cycloneii_lcell_comb \hex4|outs[0]~feeder (
// Equation(s):
// \hex4|outs[0]~feeder_combout  = \st_data~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [0]),
	.cin(gnd),
	.combout(\hex4|outs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[0]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \hex4|always0~0 (
// Equation(s):
// \hex4|always0~0_combout  = (\hex0|always0~1_combout  & (!\addr~combout [5] & (\addr~combout [6] & !\addr~combout [4])))

	.dataa(\hex0|always0~1_combout ),
	.datab(\addr~combout [5]),
	.datac(\addr~combout [6]),
	.datad(\addr~combout [4]),
	.cin(gnd),
	.combout(\hex4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|always0~0 .lut_mask = 16'h0020;
defparam \hex4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N13
cycloneii_lcell_ff \hex4|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [0]));

// Location: LCCOMB_X10_Y10_N18
cycloneii_lcell_comb \hex4|outs[1]~feeder (
// Equation(s):
// \hex4|outs[1]~feeder_combout  = \st_data~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [1]),
	.cin(gnd),
	.combout(\hex4|outs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[1]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N19
cycloneii_lcell_ff \hex4|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [1]));

// Location: LCFF_X10_Y10_N21
cycloneii_lcell_ff \hex4|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [2]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [2]));

// Location: LCCOMB_X10_Y10_N26
cycloneii_lcell_comb \hex4|outs[3]~feeder (
// Equation(s):
// \hex4|outs[3]~feeder_combout  = \st_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [3]),
	.cin(gnd),
	.combout(\hex4|outs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[3]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N27
cycloneii_lcell_ff \hex4|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [3]));

// Location: LCCOMB_X10_Y10_N16
cycloneii_lcell_comb \hex4|outs[4]~feeder (
// Equation(s):
// \hex4|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\hex4|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N17
cycloneii_lcell_ff \hex4|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [4]));

// Location: LCCOMB_X10_Y10_N22
cycloneii_lcell_comb \hex4|outs[5]~feeder (
// Equation(s):
// \hex4|outs[5]~feeder_combout  = \st_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [5]),
	.cin(gnd),
	.combout(\hex4|outs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[5]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N23
cycloneii_lcell_ff \hex4|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [5]));

// Location: LCCOMB_X10_Y10_N0
cycloneii_lcell_comb \hex4|outs[6]~feeder (
// Equation(s):
// \hex4|outs[6]~feeder_combout  = \st_data~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [6]),
	.cin(gnd),
	.combout(\hex4|outs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[6]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N1
cycloneii_lcell_ff \hex4|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [6]));

// Location: LCCOMB_X10_Y10_N2
cycloneii_lcell_comb \hex4|outs[7]~feeder (
// Equation(s):
// \hex4|outs[7]~feeder_combout  = \st_data~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [7]),
	.cin(gnd),
	.combout(\hex4|outs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[7]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N3
cycloneii_lcell_ff \hex4|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [7]));

// Location: LCCOMB_X10_Y10_N28
cycloneii_lcell_comb \hex4|outs[8]~feeder (
// Equation(s):
// \hex4|outs[8]~feeder_combout  = \st_data~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [8]),
	.cin(gnd),
	.combout(\hex4|outs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[8]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N29
cycloneii_lcell_ff \hex4|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [8]));

// Location: LCCOMB_X10_Y10_N30
cycloneii_lcell_comb \hex4|outs[9]~feeder (
// Equation(s):
// \hex4|outs[9]~feeder_combout  = \st_data~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [9]),
	.cin(gnd),
	.combout(\hex4|outs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[9]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N31
cycloneii_lcell_ff \hex4|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [9]));

// Location: LCFF_X10_Y10_N9
cycloneii_lcell_ff \hex4|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [10]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [10]));

// Location: LCFF_X10_Y10_N15
cycloneii_lcell_ff \hex4|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [11]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [11]));

// Location: LCCOMB_X10_Y10_N24
cycloneii_lcell_comb \hex4|outs[12]~feeder (
// Equation(s):
// \hex4|outs[12]~feeder_combout  = \st_data~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [12]),
	.cin(gnd),
	.combout(\hex4|outs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[12]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N25
cycloneii_lcell_ff \hex4|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [12]));

// Location: LCCOMB_X10_Y10_N6
cycloneii_lcell_comb \hex4|outs[13]~feeder (
// Equation(s):
// \hex4|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\hex4|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N7
cycloneii_lcell_ff \hex4|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [13]));

// Location: LCCOMB_X10_Y10_N4
cycloneii_lcell_comb \hex4|outs[14]~feeder (
// Equation(s):
// \hex4|outs[14]~feeder_combout  = \st_data~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [14]),
	.cin(gnd),
	.combout(\hex4|outs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[14]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N5
cycloneii_lcell_ff \hex4|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [14]));

// Location: LCCOMB_X15_Y34_N8
cycloneii_lcell_comb \hex4|outs[15]~feeder (
// Equation(s):
// \hex4|outs[15]~feeder_combout  = \st_data~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [15]),
	.cin(gnd),
	.combout(\hex4|outs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[15]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N9
cycloneii_lcell_ff \hex4|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [15]));

// Location: LCFF_X15_Y34_N19
cycloneii_lcell_ff \hex4|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [16]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [16]));

// Location: LCCOMB_X15_Y34_N28
cycloneii_lcell_comb \hex4|outs[17]~feeder (
// Equation(s):
// \hex4|outs[17]~feeder_combout  = \st_data~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [17]),
	.cin(gnd),
	.combout(\hex4|outs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[17]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N29
cycloneii_lcell_ff \hex4|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [17]));

// Location: LCFF_X15_Y34_N11
cycloneii_lcell_ff \hex4|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [18]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [18]));

// Location: LCFF_X15_Y34_N5
cycloneii_lcell_ff \hex4|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [19]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [19]));

// Location: LCCOMB_X15_Y34_N22
cycloneii_lcell_comb \hex4|outs[20]~feeder (
// Equation(s):
// \hex4|outs[20]~feeder_combout  = \st_data~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [20]),
	.cin(gnd),
	.combout(\hex4|outs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[20]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N23
cycloneii_lcell_ff \hex4|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [20]));

// Location: LCCOMB_X15_Y34_N0
cycloneii_lcell_comb \hex4|outs[21]~feeder (
// Equation(s):
// \hex4|outs[21]~feeder_combout  = \st_data~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [21]),
	.cin(gnd),
	.combout(\hex4|outs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[21]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N1
cycloneii_lcell_ff \hex4|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [21]));

// Location: LCFF_X15_Y34_N7
cycloneii_lcell_ff \hex4|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [22]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [22]));

// Location: LCCOMB_X15_Y34_N12
cycloneii_lcell_comb \hex4|outs[23]~feeder (
// Equation(s):
// \hex4|outs[23]~feeder_combout  = \st_data~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [23]),
	.cin(gnd),
	.combout(\hex4|outs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[23]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N13
cycloneii_lcell_ff \hex4|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [23]));

// Location: LCFF_X15_Y34_N31
cycloneii_lcell_ff \hex4|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [24]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [24]));

// Location: LCFF_X15_Y34_N25
cycloneii_lcell_ff \hex4|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [25]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [25]));

// Location: LCCOMB_X15_Y34_N2
cycloneii_lcell_comb \hex4|outs[26]~feeder (
// Equation(s):
// \hex4|outs[26]~feeder_combout  = \st_data~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [26]),
	.cin(gnd),
	.combout(\hex4|outs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[26]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N3
cycloneii_lcell_ff \hex4|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [26]));

// Location: LCCOMB_X15_Y34_N20
cycloneii_lcell_comb \hex4|outs[27]~feeder (
// Equation(s):
// \hex4|outs[27]~feeder_combout  = \st_data~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [27]),
	.cin(gnd),
	.combout(\hex4|outs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[27]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N21
cycloneii_lcell_ff \hex4|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [27]));

// Location: LCCOMB_X15_Y34_N14
cycloneii_lcell_comb \hex4|outs[28]~feeder (
// Equation(s):
// \hex4|outs[28]~feeder_combout  = \st_data~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [28]),
	.cin(gnd),
	.combout(\hex4|outs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[28]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N15
cycloneii_lcell_ff \hex4|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [28]));

// Location: LCCOMB_X15_Y34_N16
cycloneii_lcell_comb \hex4|outs[29]~feeder (
// Equation(s):
// \hex4|outs[29]~feeder_combout  = \st_data~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [29]),
	.cin(gnd),
	.combout(\hex4|outs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|outs[29]~feeder .lut_mask = 16'hFF00;
defparam \hex4|outs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y34_N17
cycloneii_lcell_ff \hex4|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex4|outs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [29]));

// Location: LCFF_X10_Y10_N11
cycloneii_lcell_ff \hex4|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [30]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [30]));

// Location: LCFF_X15_Y34_N27
cycloneii_lcell_ff \hex4|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [31]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4|outs [31]));

// Location: LCCOMB_X40_Y4_N4
cycloneii_lcell_comb \hex5|outs[0]~feeder (
// Equation(s):
// \hex5|outs[0]~feeder_combout  = \st_data~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [0]),
	.cin(gnd),
	.combout(\hex5|outs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[0]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N26
cycloneii_lcell_comb \hex5|always0~0 (
// Equation(s):
// \hex5|always0~0_combout  = (\addr~combout [6] & (\hex0|always0~1_combout  & (\addr~combout [4] & !\addr~combout [5])))

	.dataa(\addr~combout [6]),
	.datab(\hex0|always0~1_combout ),
	.datac(\addr~combout [4]),
	.datad(\addr~combout [5]),
	.cin(gnd),
	.combout(\hex5|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|always0~0 .lut_mask = 16'h0080;
defparam \hex5|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N5
cycloneii_lcell_ff \hex5|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [0]));

// Location: LCCOMB_X40_Y4_N18
cycloneii_lcell_comb \hex5|outs[1]~feeder (
// Equation(s):
// \hex5|outs[1]~feeder_combout  = \st_data~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [1]),
	.cin(gnd),
	.combout(\hex5|outs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[1]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N19
cycloneii_lcell_ff \hex5|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [1]));

// Location: LCFF_X40_Y4_N25
cycloneii_lcell_ff \hex5|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [2]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [2]));

// Location: LCCOMB_X40_Y4_N10
cycloneii_lcell_comb \hex5|outs[3]~feeder (
// Equation(s):
// \hex5|outs[3]~feeder_combout  = \st_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [3]),
	.cin(gnd),
	.combout(\hex5|outs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[3]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N11
cycloneii_lcell_ff \hex5|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [3]));

// Location: LCCOMB_X40_Y4_N0
cycloneii_lcell_comb \hex5|outs[4]~feeder (
// Equation(s):
// \hex5|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\hex5|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N1
cycloneii_lcell_ff \hex5|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [4]));

// Location: LCCOMB_X40_Y4_N30
cycloneii_lcell_comb \hex5|outs[5]~feeder (
// Equation(s):
// \hex5|outs[5]~feeder_combout  = \st_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [5]),
	.cin(gnd),
	.combout(\hex5|outs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[5]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N31
cycloneii_lcell_ff \hex5|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [5]));

// Location: LCCOMB_X40_Y4_N20
cycloneii_lcell_comb \hex5|outs[6]~feeder (
// Equation(s):
// \hex5|outs[6]~feeder_combout  = \st_data~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [6]),
	.cin(gnd),
	.combout(\hex5|outs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[6]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N21
cycloneii_lcell_ff \hex5|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [6]));

// Location: LCCOMB_X40_Y4_N14
cycloneii_lcell_comb \hex5|outs[7]~feeder (
// Equation(s):
// \hex5|outs[7]~feeder_combout  = \st_data~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [7]),
	.cin(gnd),
	.combout(\hex5|outs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[7]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N15
cycloneii_lcell_ff \hex5|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [7]));

// Location: LCCOMB_X40_Y4_N8
cycloneii_lcell_comb \hex5|outs[8]~feeder (
// Equation(s):
// \hex5|outs[8]~feeder_combout  = \st_data~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [8]),
	.cin(gnd),
	.combout(\hex5|outs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[8]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N9
cycloneii_lcell_ff \hex5|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [8]));

// Location: LCCOMB_X40_Y4_N22
cycloneii_lcell_comb \hex5|outs[9]~feeder (
// Equation(s):
// \hex5|outs[9]~feeder_combout  = \st_data~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [9]),
	.cin(gnd),
	.combout(\hex5|outs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[9]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N23
cycloneii_lcell_ff \hex5|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [9]));

// Location: LCCOMB_X40_Y4_N28
cycloneii_lcell_comb \hex5|outs[10]~feeder (
// Equation(s):
// \hex5|outs[10]~feeder_combout  = \st_data~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [10]),
	.cin(gnd),
	.combout(\hex5|outs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[10]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N29
cycloneii_lcell_ff \hex5|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [10]));

// Location: LCCOMB_X40_Y4_N6
cycloneii_lcell_comb \hex5|outs[11]~feeder (
// Equation(s):
// \hex5|outs[11]~feeder_combout  = \st_data~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [11]),
	.cin(gnd),
	.combout(\hex5|outs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[11]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N7
cycloneii_lcell_ff \hex5|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [11]));

// Location: LCCOMB_X40_Y4_N16
cycloneii_lcell_comb \hex5|outs[12]~feeder (
// Equation(s):
// \hex5|outs[12]~feeder_combout  = \st_data~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [12]),
	.cin(gnd),
	.combout(\hex5|outs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[12]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N17
cycloneii_lcell_ff \hex5|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [12]));

// Location: LCCOMB_X40_Y4_N2
cycloneii_lcell_comb \hex5|outs[13]~feeder (
// Equation(s):
// \hex5|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\hex5|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y4_N3
cycloneii_lcell_ff \hex5|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [13]));

// Location: LCFF_X40_Y4_N13
cycloneii_lcell_ff \hex5|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [14]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [14]));

// Location: LCFF_X64_Y8_N25
cycloneii_lcell_ff \hex5|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [15]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [15]));

// Location: LCFF_X64_Y8_N31
cycloneii_lcell_ff \hex5|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [16]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [16]));

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \hex5|outs[17]~feeder (
// Equation(s):
// \hex5|outs[17]~feeder_combout  = \st_data~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [17]),
	.cin(gnd),
	.combout(\hex5|outs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[17]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N13
cycloneii_lcell_ff \hex5|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [17]));

// Location: LCFF_X64_Y8_N23
cycloneii_lcell_ff \hex5|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [18]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [18]));

// Location: LCCOMB_X64_Y8_N20
cycloneii_lcell_comb \hex5|outs[19]~feeder (
// Equation(s):
// \hex5|outs[19]~feeder_combout  = \st_data~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [19]),
	.cin(gnd),
	.combout(\hex5|outs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[19]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N21
cycloneii_lcell_ff \hex5|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [19]));

// Location: LCFF_X64_Y8_N27
cycloneii_lcell_ff \hex5|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [20]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [20]));

// Location: LCFF_X64_Y8_N17
cycloneii_lcell_ff \hex5|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [21]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [21]));

// Location: LCCOMB_X64_Y8_N10
cycloneii_lcell_comb \hex5|outs[22]~feeder (
// Equation(s):
// \hex5|outs[22]~feeder_combout  = \st_data~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [22]),
	.cin(gnd),
	.combout(\hex5|outs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[22]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N11
cycloneii_lcell_ff \hex5|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [22]));

// Location: LCCOMB_X64_Y8_N4
cycloneii_lcell_comb \hex5|outs[23]~feeder (
// Equation(s):
// \hex5|outs[23]~feeder_combout  = \st_data~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [23]),
	.cin(gnd),
	.combout(\hex5|outs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[23]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N5
cycloneii_lcell_ff \hex5|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [23]));

// Location: LCCOMB_X64_Y8_N6
cycloneii_lcell_comb \hex5|outs[24]~feeder (
// Equation(s):
// \hex5|outs[24]~feeder_combout  = \st_data~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [24]),
	.cin(gnd),
	.combout(\hex5|outs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[24]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N7
cycloneii_lcell_ff \hex5|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [24]));

// Location: LCFF_X64_Y8_N29
cycloneii_lcell_ff \hex5|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [25]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [25]));

// Location: LCFF_X64_Y8_N19
cycloneii_lcell_ff \hex5|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [26]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [26]));

// Location: LCFF_X64_Y8_N9
cycloneii_lcell_ff \hex5|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [27]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [27]));

// Location: LCFF_X64_Y8_N15
cycloneii_lcell_ff \hex5|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [28]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [28]));

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \hex5|outs[29]~feeder (
// Equation(s):
// \hex5|outs[29]~feeder_combout  = \st_data~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [29]),
	.cin(gnd),
	.combout(\hex5|outs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[29]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N1
cycloneii_lcell_ff \hex5|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [29]));

// Location: LCCOMB_X61_Y4_N10
cycloneii_lcell_comb \hex5|outs[30]~feeder (
// Equation(s):
// \hex5|outs[30]~feeder_combout  = \st_data~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [30]),
	.cin(gnd),
	.combout(\hex5|outs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[30]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y4_N11
cycloneii_lcell_ff \hex5|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [30]));

// Location: LCCOMB_X64_Y8_N2
cycloneii_lcell_comb \hex5|outs[31]~feeder (
// Equation(s):
// \hex5|outs[31]~feeder_combout  = \st_data~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [31]),
	.cin(gnd),
	.combout(\hex5|outs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|outs[31]~feeder .lut_mask = 16'hFF00;
defparam \hex5|outs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N3
cycloneii_lcell_ff \hex5|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex5|outs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5|outs [31]));

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \hex6|always0~0 (
// Equation(s):
// \hex6|always0~0_combout  = (\hex0|always0~1_combout  & (\addr~combout [5] & (\addr~combout [6] & !\addr~combout [4])))

	.dataa(\hex0|always0~1_combout ),
	.datab(\addr~combout [5]),
	.datac(\addr~combout [6]),
	.datad(\addr~combout [4]),
	.cin(gnd),
	.combout(\hex6|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|always0~0 .lut_mask = 16'h0080;
defparam \hex6|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N29
cycloneii_lcell_ff \hex6|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [0]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [0]));

// Location: LCCOMB_X15_Y3_N18
cycloneii_lcell_comb \hex6|outs[1]~feeder (
// Equation(s):
// \hex6|outs[1]~feeder_combout  = \st_data~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [1]),
	.cin(gnd),
	.combout(\hex6|outs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[1]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N19
cycloneii_lcell_ff \hex6|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [1]));

// Location: LCCOMB_X15_Y3_N12
cycloneii_lcell_comb \hex6|outs[2]~feeder (
// Equation(s):
// \hex6|outs[2]~feeder_combout  = \st_data~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [2]),
	.cin(gnd),
	.combout(\hex6|outs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[2]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N13
cycloneii_lcell_ff \hex6|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [2]));

// Location: LCFF_X15_Y3_N7
cycloneii_lcell_ff \hex6|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [3]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [3]));

// Location: LCCOMB_X15_Y3_N0
cycloneii_lcell_comb \hex6|outs[4]~feeder (
// Equation(s):
// \hex6|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\hex6|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N1
cycloneii_lcell_ff \hex6|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [4]));

// Location: LCCOMB_X15_Y3_N2
cycloneii_lcell_comb \hex6|outs[5]~feeder (
// Equation(s):
// \hex6|outs[5]~feeder_combout  = \st_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [5]),
	.cin(gnd),
	.combout(\hex6|outs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[5]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N3
cycloneii_lcell_ff \hex6|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [5]));

// Location: LCFF_X15_Y3_N9
cycloneii_lcell_ff \hex6|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [6]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [6]));

// Location: LCCOMB_X15_Y3_N10
cycloneii_lcell_comb \hex6|outs[7]~feeder (
// Equation(s):
// \hex6|outs[7]~feeder_combout  = \st_data~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [7]),
	.cin(gnd),
	.combout(\hex6|outs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[7]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N11
cycloneii_lcell_ff \hex6|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [7]));

// Location: LCCOMB_X15_Y3_N4
cycloneii_lcell_comb \hex6|outs[8]~feeder (
// Equation(s):
// \hex6|outs[8]~feeder_combout  = \st_data~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [8]),
	.cin(gnd),
	.combout(\hex6|outs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[8]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N5
cycloneii_lcell_ff \hex6|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [8]));

// Location: LCFF_X15_Y3_N15
cycloneii_lcell_ff \hex6|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [9]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [9]));

// Location: LCFF_X15_Y3_N25
cycloneii_lcell_ff \hex6|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [10]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [10]));

// Location: LCFF_X15_Y3_N31
cycloneii_lcell_ff \hex6|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [11]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [11]));

// Location: LCFF_X15_Y3_N17
cycloneii_lcell_ff \hex6|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [12]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [12]));

// Location: LCCOMB_X15_Y3_N26
cycloneii_lcell_comb \hex6|outs[13]~feeder (
// Equation(s):
// \hex6|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\hex6|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N27
cycloneii_lcell_ff \hex6|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [13]));

// Location: LCCOMB_X15_Y3_N20
cycloneii_lcell_comb \hex6|outs[14]~feeder (
// Equation(s):
// \hex6|outs[14]~feeder_combout  = \st_data~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [14]),
	.cin(gnd),
	.combout(\hex6|outs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[14]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N21
cycloneii_lcell_ff \hex6|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [14]));

// Location: LCFF_X64_Y15_N9
cycloneii_lcell_ff \hex6|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [15]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [15]));

// Location: LCFF_X64_Y15_N19
cycloneii_lcell_ff \hex6|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [16]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [16]));

// Location: LCFF_X64_Y15_N1
cycloneii_lcell_ff \hex6|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [17]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [17]));

// Location: LCFF_X64_Y15_N7
cycloneii_lcell_ff \hex6|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [18]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [18]));

// Location: LCFF_X64_Y15_N5
cycloneii_lcell_ff \hex6|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [19]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [19]));

// Location: LCCOMB_X64_Y15_N30
cycloneii_lcell_comb \hex6|outs[20]~feeder (
// Equation(s):
// \hex6|outs[20]~feeder_combout  = \st_data~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [20]),
	.cin(gnd),
	.combout(\hex6|outs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[20]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N31
cycloneii_lcell_ff \hex6|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [20]));

// Location: LCCOMB_X64_Y15_N20
cycloneii_lcell_comb \hex6|outs[21]~feeder (
// Equation(s):
// \hex6|outs[21]~feeder_combout  = \st_data~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [21]),
	.cin(gnd),
	.combout(\hex6|outs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[21]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N21
cycloneii_lcell_ff \hex6|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [21]));

// Location: LCCOMB_X64_Y15_N2
cycloneii_lcell_comb \hex6|outs[22]~feeder (
// Equation(s):
// \hex6|outs[22]~feeder_combout  = \st_data~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [22]),
	.cin(gnd),
	.combout(\hex6|outs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[22]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N3
cycloneii_lcell_ff \hex6|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [22]));

// Location: LCFF_X64_Y15_N17
cycloneii_lcell_ff \hex6|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [23]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [23]));

// Location: LCCOMB_X64_Y15_N26
cycloneii_lcell_comb \hex6|outs[24]~feeder (
// Equation(s):
// \hex6|outs[24]~feeder_combout  = \st_data~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [24]),
	.cin(gnd),
	.combout(\hex6|outs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[24]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N27
cycloneii_lcell_ff \hex6|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [24]));

// Location: LCCOMB_X64_Y15_N28
cycloneii_lcell_comb \hex6|outs[25]~feeder (
// Equation(s):
// \hex6|outs[25]~feeder_combout  = \st_data~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [25]),
	.cin(gnd),
	.combout(\hex6|outs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[25]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N29
cycloneii_lcell_ff \hex6|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [25]));

// Location: LCFF_X64_Y15_N23
cycloneii_lcell_ff \hex6|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [26]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [26]));

// Location: LCCOMB_X64_Y15_N24
cycloneii_lcell_comb \hex6|outs[27]~feeder (
// Equation(s):
// \hex6|outs[27]~feeder_combout  = \st_data~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [27]),
	.cin(gnd),
	.combout(\hex6|outs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[27]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N25
cycloneii_lcell_ff \hex6|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [27]));

// Location: LCFF_X64_Y15_N15
cycloneii_lcell_ff \hex6|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [28]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [28]));

// Location: LCFF_X64_Y15_N13
cycloneii_lcell_ff \hex6|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [29]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [29]));

// Location: LCFF_X64_Y14_N15
cycloneii_lcell_ff \hex6|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [30]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [30]));

// Location: LCCOMB_X15_Y3_N22
cycloneii_lcell_comb \hex6|outs[31]~feeder (
// Equation(s):
// \hex6|outs[31]~feeder_combout  = \st_data~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [31]),
	.cin(gnd),
	.combout(\hex6|outs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|outs[31]~feeder .lut_mask = 16'hFF00;
defparam \hex6|outs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y3_N23
cycloneii_lcell_ff \hex6|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex6|outs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6|outs [31]));

// Location: LCCOMB_X10_Y3_N0
cycloneii_lcell_comb \hex7|outs[0]~feeder (
// Equation(s):
// \hex7|outs[0]~feeder_combout  = \st_data~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [0]),
	.cin(gnd),
	.combout(\hex7|outs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[0]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N2
cycloneii_lcell_comb \hex7|always0~0 (
// Equation(s):
// \hex7|always0~0_combout  = (\addr~combout [6] & (\addr~combout [5] & (\hex0|always0~1_combout  & \addr~combout [4])))

	.dataa(\addr~combout [6]),
	.datab(\addr~combout [5]),
	.datac(\hex0|always0~1_combout ),
	.datad(\addr~combout [4]),
	.cin(gnd),
	.combout(\hex7|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|always0~0 .lut_mask = 16'h8000;
defparam \hex7|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N1
cycloneii_lcell_ff \hex7|outs[0] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [0]));

// Location: LCCOMB_X10_Y3_N10
cycloneii_lcell_comb \hex7|outs[1]~feeder (
// Equation(s):
// \hex7|outs[1]~feeder_combout  = \st_data~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [1]),
	.cin(gnd),
	.combout(\hex7|outs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[1]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N11
cycloneii_lcell_ff \hex7|outs[1] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [1]));

// Location: LCFF_X10_Y3_N29
cycloneii_lcell_ff \hex7|outs[2] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [2]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [2]));

// Location: LCCOMB_X10_Y3_N6
cycloneii_lcell_comb \hex7|outs[3]~feeder (
// Equation(s):
// \hex7|outs[3]~feeder_combout  = \st_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [3]),
	.cin(gnd),
	.combout(\hex7|outs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[3]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N7
cycloneii_lcell_ff \hex7|outs[3] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [3]));

// Location: LCCOMB_X10_Y3_N24
cycloneii_lcell_comb \hex7|outs[4]~feeder (
// Equation(s):
// \hex7|outs[4]~feeder_combout  = \st_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [4]),
	.cin(gnd),
	.combout(\hex7|outs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[4]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N25
cycloneii_lcell_ff \hex7|outs[4] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [4]));

// Location: LCCOMB_X10_Y3_N26
cycloneii_lcell_comb \hex7|outs[5]~feeder (
// Equation(s):
// \hex7|outs[5]~feeder_combout  = \st_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [5]),
	.cin(gnd),
	.combout(\hex7|outs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[5]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N27
cycloneii_lcell_ff \hex7|outs[5] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [5]));

// Location: LCFF_X10_Y3_N13
cycloneii_lcell_ff \hex7|outs[6] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [6]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [6]));

// Location: LCCOMB_X10_Y3_N14
cycloneii_lcell_comb \hex7|outs[7]~feeder (
// Equation(s):
// \hex7|outs[7]~feeder_combout  = \st_data~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [7]),
	.cin(gnd),
	.combout(\hex7|outs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[7]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N15
cycloneii_lcell_ff \hex7|outs[7] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [7]));

// Location: LCFF_X10_Y3_N9
cycloneii_lcell_ff \hex7|outs[8] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [8]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [8]));

// Location: LCFF_X10_Y3_N19
cycloneii_lcell_ff \hex7|outs[9] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [9]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [9]));

// Location: LCFF_X10_Y3_N17
cycloneii_lcell_ff \hex7|outs[10] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [10]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [10]));

// Location: LCCOMB_X10_Y3_N30
cycloneii_lcell_comb \hex7|outs[11]~feeder (
// Equation(s):
// \hex7|outs[11]~feeder_combout  = \st_data~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [11]),
	.cin(gnd),
	.combout(\hex7|outs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[11]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N31
cycloneii_lcell_ff \hex7|outs[11] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [11]));

// Location: LCCOMB_X10_Y3_N20
cycloneii_lcell_comb \hex7|outs[12]~feeder (
// Equation(s):
// \hex7|outs[12]~feeder_combout  = \st_data~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [12]),
	.cin(gnd),
	.combout(\hex7|outs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[12]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N21
cycloneii_lcell_ff \hex7|outs[12] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [12]));

// Location: LCCOMB_X10_Y3_N22
cycloneii_lcell_comb \hex7|outs[13]~feeder (
// Equation(s):
// \hex7|outs[13]~feeder_combout  = \st_data~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [13]),
	.cin(gnd),
	.combout(\hex7|outs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[13]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y3_N23
cycloneii_lcell_ff \hex7|outs[13] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [13]));

// Location: LCFF_X41_Y23_N31
cycloneii_lcell_ff \hex7|outs[14] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [14]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [14]));

// Location: LCCOMB_X24_Y8_N24
cycloneii_lcell_comb \hex7|outs[15]~feeder (
// Equation(s):
// \hex7|outs[15]~feeder_combout  = \st_data~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [15]),
	.cin(gnd),
	.combout(\hex7|outs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[15]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N25
cycloneii_lcell_ff \hex7|outs[15] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [15]));

// Location: LCCOMB_X24_Y8_N30
cycloneii_lcell_comb \hex7|outs[16]~feeder (
// Equation(s):
// \hex7|outs[16]~feeder_combout  = \st_data~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [16]),
	.cin(gnd),
	.combout(\hex7|outs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[16]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N31
cycloneii_lcell_ff \hex7|outs[16] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [16]));

// Location: LCFF_X24_Y8_N29
cycloneii_lcell_ff \hex7|outs[17] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [17]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [17]));

// Location: LCFF_X24_Y8_N19
cycloneii_lcell_ff \hex7|outs[18] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [18]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [18]));

// Location: LCCOMB_X24_Y8_N0
cycloneii_lcell_comb \hex7|outs[19]~feeder (
// Equation(s):
// \hex7|outs[19]~feeder_combout  = \st_data~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [19]),
	.cin(gnd),
	.combout(\hex7|outs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[19]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N1
cycloneii_lcell_ff \hex7|outs[19] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [19]));

// Location: LCFF_X24_Y8_N3
cycloneii_lcell_ff \hex7|outs[20] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [20]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [20]));

// Location: LCCOMB_X24_Y8_N8
cycloneii_lcell_comb \hex7|outs[21]~feeder (
// Equation(s):
// \hex7|outs[21]~feeder_combout  = \st_data~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [21]),
	.cin(gnd),
	.combout(\hex7|outs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[21]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N9
cycloneii_lcell_ff \hex7|outs[21] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [21]));

// Location: LCFF_X24_Y8_N15
cycloneii_lcell_ff \hex7|outs[22] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [22]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [22]));

// Location: LCFF_X24_Y8_N17
cycloneii_lcell_ff \hex7|outs[23] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [23]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [23]));

// Location: LCCOMB_X24_Y8_N10
cycloneii_lcell_comb \hex7|outs[24]~feeder (
// Equation(s):
// \hex7|outs[24]~feeder_combout  = \st_data~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [24]),
	.cin(gnd),
	.combout(\hex7|outs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[24]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N11
cycloneii_lcell_ff \hex7|outs[24] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [24]));

// Location: LCFF_X24_Y8_N5
cycloneii_lcell_ff \hex7|outs[25] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [25]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [25]));

// Location: LCCOMB_X24_Y8_N26
cycloneii_lcell_comb \hex7|outs[26]~feeder (
// Equation(s):
// \hex7|outs[26]~feeder_combout  = \st_data~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [26]),
	.cin(gnd),
	.combout(\hex7|outs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[26]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N27
cycloneii_lcell_ff \hex7|outs[26] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [26]));

// Location: LCFF_X24_Y8_N13
cycloneii_lcell_ff \hex7|outs[27] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [27]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [27]));

// Location: LCCOMB_X24_Y8_N22
cycloneii_lcell_comb \hex7|outs[28]~feeder (
// Equation(s):
// \hex7|outs[28]~feeder_combout  = \st_data~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [28]),
	.cin(gnd),
	.combout(\hex7|outs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[28]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N23
cycloneii_lcell_ff \hex7|outs[28] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [28]));

// Location: LCFF_X10_Y3_N5
cycloneii_lcell_ff \hex7|outs[29] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [29]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [29]));

// Location: LCCOMB_X24_Y8_N20
cycloneii_lcell_comb \hex7|outs[30]~feeder (
// Equation(s):
// \hex7|outs[30]~feeder_combout  = \st_data~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\st_data~combout [30]),
	.cin(gnd),
	.combout(\hex7|outs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|outs[30]~feeder .lut_mask = 16'hFF00;
defparam \hex7|outs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N21
cycloneii_lcell_ff \hex7|outs[30] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(\hex7|outs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [30]));

// Location: LCFF_X24_Y8_N7
cycloneii_lcell_ff \hex7|outs[31] (
	.clk(\clk_i~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\st_data~combout [31]),
	.aclr(!\rst_ni~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hex7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7|outs [31]));

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[0]~I (
	.datain(\loader|data_out[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[0]));
// synopsys translate_off
defparam \ld_data[0]~I .input_async_reset = "none";
defparam \ld_data[0]~I .input_power_up = "low";
defparam \ld_data[0]~I .input_register_mode = "none";
defparam \ld_data[0]~I .input_sync_reset = "none";
defparam \ld_data[0]~I .oe_async_reset = "none";
defparam \ld_data[0]~I .oe_power_up = "low";
defparam \ld_data[0]~I .oe_register_mode = "none";
defparam \ld_data[0]~I .oe_sync_reset = "none";
defparam \ld_data[0]~I .operation_mode = "output";
defparam \ld_data[0]~I .output_async_reset = "none";
defparam \ld_data[0]~I .output_power_up = "low";
defparam \ld_data[0]~I .output_register_mode = "none";
defparam \ld_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[1]~I (
	.datain(\loader|data_out[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[1]));
// synopsys translate_off
defparam \ld_data[1]~I .input_async_reset = "none";
defparam \ld_data[1]~I .input_power_up = "low";
defparam \ld_data[1]~I .input_register_mode = "none";
defparam \ld_data[1]~I .input_sync_reset = "none";
defparam \ld_data[1]~I .oe_async_reset = "none";
defparam \ld_data[1]~I .oe_power_up = "low";
defparam \ld_data[1]~I .oe_register_mode = "none";
defparam \ld_data[1]~I .oe_sync_reset = "none";
defparam \ld_data[1]~I .operation_mode = "output";
defparam \ld_data[1]~I .output_async_reset = "none";
defparam \ld_data[1]~I .output_power_up = "low";
defparam \ld_data[1]~I .output_register_mode = "none";
defparam \ld_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[2]~I (
	.datain(\loader|data_out[2]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[2]));
// synopsys translate_off
defparam \ld_data[2]~I .input_async_reset = "none";
defparam \ld_data[2]~I .input_power_up = "low";
defparam \ld_data[2]~I .input_register_mode = "none";
defparam \ld_data[2]~I .input_sync_reset = "none";
defparam \ld_data[2]~I .oe_async_reset = "none";
defparam \ld_data[2]~I .oe_power_up = "low";
defparam \ld_data[2]~I .oe_register_mode = "none";
defparam \ld_data[2]~I .oe_sync_reset = "none";
defparam \ld_data[2]~I .operation_mode = "output";
defparam \ld_data[2]~I .output_async_reset = "none";
defparam \ld_data[2]~I .output_power_up = "low";
defparam \ld_data[2]~I .output_register_mode = "none";
defparam \ld_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[3]~I (
	.datain(\loader|data_out[3]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[3]));
// synopsys translate_off
defparam \ld_data[3]~I .input_async_reset = "none";
defparam \ld_data[3]~I .input_power_up = "low";
defparam \ld_data[3]~I .input_register_mode = "none";
defparam \ld_data[3]~I .input_sync_reset = "none";
defparam \ld_data[3]~I .oe_async_reset = "none";
defparam \ld_data[3]~I .oe_power_up = "low";
defparam \ld_data[3]~I .oe_register_mode = "none";
defparam \ld_data[3]~I .oe_sync_reset = "none";
defparam \ld_data[3]~I .operation_mode = "output";
defparam \ld_data[3]~I .output_async_reset = "none";
defparam \ld_data[3]~I .output_power_up = "low";
defparam \ld_data[3]~I .output_register_mode = "none";
defparam \ld_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[4]~I (
	.datain(\loader|data_out[4]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[4]));
// synopsys translate_off
defparam \ld_data[4]~I .input_async_reset = "none";
defparam \ld_data[4]~I .input_power_up = "low";
defparam \ld_data[4]~I .input_register_mode = "none";
defparam \ld_data[4]~I .input_sync_reset = "none";
defparam \ld_data[4]~I .oe_async_reset = "none";
defparam \ld_data[4]~I .oe_power_up = "low";
defparam \ld_data[4]~I .oe_register_mode = "none";
defparam \ld_data[4]~I .oe_sync_reset = "none";
defparam \ld_data[4]~I .operation_mode = "output";
defparam \ld_data[4]~I .output_async_reset = "none";
defparam \ld_data[4]~I .output_power_up = "low";
defparam \ld_data[4]~I .output_register_mode = "none";
defparam \ld_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[5]~I (
	.datain(\loader|data_out[5]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[5]));
// synopsys translate_off
defparam \ld_data[5]~I .input_async_reset = "none";
defparam \ld_data[5]~I .input_power_up = "low";
defparam \ld_data[5]~I .input_register_mode = "none";
defparam \ld_data[5]~I .input_sync_reset = "none";
defparam \ld_data[5]~I .oe_async_reset = "none";
defparam \ld_data[5]~I .oe_power_up = "low";
defparam \ld_data[5]~I .oe_register_mode = "none";
defparam \ld_data[5]~I .oe_sync_reset = "none";
defparam \ld_data[5]~I .operation_mode = "output";
defparam \ld_data[5]~I .output_async_reset = "none";
defparam \ld_data[5]~I .output_power_up = "low";
defparam \ld_data[5]~I .output_register_mode = "none";
defparam \ld_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[6]~I (
	.datain(\loader|data_out[6]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[6]));
// synopsys translate_off
defparam \ld_data[6]~I .input_async_reset = "none";
defparam \ld_data[6]~I .input_power_up = "low";
defparam \ld_data[6]~I .input_register_mode = "none";
defparam \ld_data[6]~I .input_sync_reset = "none";
defparam \ld_data[6]~I .oe_async_reset = "none";
defparam \ld_data[6]~I .oe_power_up = "low";
defparam \ld_data[6]~I .oe_register_mode = "none";
defparam \ld_data[6]~I .oe_sync_reset = "none";
defparam \ld_data[6]~I .operation_mode = "output";
defparam \ld_data[6]~I .output_async_reset = "none";
defparam \ld_data[6]~I .output_power_up = "low";
defparam \ld_data[6]~I .output_register_mode = "none";
defparam \ld_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[7]~I (
	.datain(\loader|data_out[7]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[7]));
// synopsys translate_off
defparam \ld_data[7]~I .input_async_reset = "none";
defparam \ld_data[7]~I .input_power_up = "low";
defparam \ld_data[7]~I .input_register_mode = "none";
defparam \ld_data[7]~I .input_sync_reset = "none";
defparam \ld_data[7]~I .oe_async_reset = "none";
defparam \ld_data[7]~I .oe_power_up = "low";
defparam \ld_data[7]~I .oe_register_mode = "none";
defparam \ld_data[7]~I .oe_sync_reset = "none";
defparam \ld_data[7]~I .operation_mode = "output";
defparam \ld_data[7]~I .output_async_reset = "none";
defparam \ld_data[7]~I .output_power_up = "low";
defparam \ld_data[7]~I .output_register_mode = "none";
defparam \ld_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[8]~I (
	.datain(\loader|data_out[8]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[8]));
// synopsys translate_off
defparam \ld_data[8]~I .input_async_reset = "none";
defparam \ld_data[8]~I .input_power_up = "low";
defparam \ld_data[8]~I .input_register_mode = "none";
defparam \ld_data[8]~I .input_sync_reset = "none";
defparam \ld_data[8]~I .oe_async_reset = "none";
defparam \ld_data[8]~I .oe_power_up = "low";
defparam \ld_data[8]~I .oe_register_mode = "none";
defparam \ld_data[8]~I .oe_sync_reset = "none";
defparam \ld_data[8]~I .operation_mode = "output";
defparam \ld_data[8]~I .output_async_reset = "none";
defparam \ld_data[8]~I .output_power_up = "low";
defparam \ld_data[8]~I .output_register_mode = "none";
defparam \ld_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[9]~I (
	.datain(\loader|data_out[9]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[9]));
// synopsys translate_off
defparam \ld_data[9]~I .input_async_reset = "none";
defparam \ld_data[9]~I .input_power_up = "low";
defparam \ld_data[9]~I .input_register_mode = "none";
defparam \ld_data[9]~I .input_sync_reset = "none";
defparam \ld_data[9]~I .oe_async_reset = "none";
defparam \ld_data[9]~I .oe_power_up = "low";
defparam \ld_data[9]~I .oe_register_mode = "none";
defparam \ld_data[9]~I .oe_sync_reset = "none";
defparam \ld_data[9]~I .operation_mode = "output";
defparam \ld_data[9]~I .output_async_reset = "none";
defparam \ld_data[9]~I .output_power_up = "low";
defparam \ld_data[9]~I .output_register_mode = "none";
defparam \ld_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[10]~I (
	.datain(\loader|data_out[10]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[10]));
// synopsys translate_off
defparam \ld_data[10]~I .input_async_reset = "none";
defparam \ld_data[10]~I .input_power_up = "low";
defparam \ld_data[10]~I .input_register_mode = "none";
defparam \ld_data[10]~I .input_sync_reset = "none";
defparam \ld_data[10]~I .oe_async_reset = "none";
defparam \ld_data[10]~I .oe_power_up = "low";
defparam \ld_data[10]~I .oe_register_mode = "none";
defparam \ld_data[10]~I .oe_sync_reset = "none";
defparam \ld_data[10]~I .operation_mode = "output";
defparam \ld_data[10]~I .output_async_reset = "none";
defparam \ld_data[10]~I .output_power_up = "low";
defparam \ld_data[10]~I .output_register_mode = "none";
defparam \ld_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[11]~I (
	.datain(\loader|data_out[11]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[11]));
// synopsys translate_off
defparam \ld_data[11]~I .input_async_reset = "none";
defparam \ld_data[11]~I .input_power_up = "low";
defparam \ld_data[11]~I .input_register_mode = "none";
defparam \ld_data[11]~I .input_sync_reset = "none";
defparam \ld_data[11]~I .oe_async_reset = "none";
defparam \ld_data[11]~I .oe_power_up = "low";
defparam \ld_data[11]~I .oe_register_mode = "none";
defparam \ld_data[11]~I .oe_sync_reset = "none";
defparam \ld_data[11]~I .operation_mode = "output";
defparam \ld_data[11]~I .output_async_reset = "none";
defparam \ld_data[11]~I .output_power_up = "low";
defparam \ld_data[11]~I .output_register_mode = "none";
defparam \ld_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[12]~I (
	.datain(\loader|data_out[12]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[12]));
// synopsys translate_off
defparam \ld_data[12]~I .input_async_reset = "none";
defparam \ld_data[12]~I .input_power_up = "low";
defparam \ld_data[12]~I .input_register_mode = "none";
defparam \ld_data[12]~I .input_sync_reset = "none";
defparam \ld_data[12]~I .oe_async_reset = "none";
defparam \ld_data[12]~I .oe_power_up = "low";
defparam \ld_data[12]~I .oe_register_mode = "none";
defparam \ld_data[12]~I .oe_sync_reset = "none";
defparam \ld_data[12]~I .operation_mode = "output";
defparam \ld_data[12]~I .output_async_reset = "none";
defparam \ld_data[12]~I .output_power_up = "low";
defparam \ld_data[12]~I .output_register_mode = "none";
defparam \ld_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[13]~I (
	.datain(\loader|data_out[13]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[13]));
// synopsys translate_off
defparam \ld_data[13]~I .input_async_reset = "none";
defparam \ld_data[13]~I .input_power_up = "low";
defparam \ld_data[13]~I .input_register_mode = "none";
defparam \ld_data[13]~I .input_sync_reset = "none";
defparam \ld_data[13]~I .oe_async_reset = "none";
defparam \ld_data[13]~I .oe_power_up = "low";
defparam \ld_data[13]~I .oe_register_mode = "none";
defparam \ld_data[13]~I .oe_sync_reset = "none";
defparam \ld_data[13]~I .operation_mode = "output";
defparam \ld_data[13]~I .output_async_reset = "none";
defparam \ld_data[13]~I .output_power_up = "low";
defparam \ld_data[13]~I .output_register_mode = "none";
defparam \ld_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[14]~I (
	.datain(\loader|data_out[14]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[14]));
// synopsys translate_off
defparam \ld_data[14]~I .input_async_reset = "none";
defparam \ld_data[14]~I .input_power_up = "low";
defparam \ld_data[14]~I .input_register_mode = "none";
defparam \ld_data[14]~I .input_sync_reset = "none";
defparam \ld_data[14]~I .oe_async_reset = "none";
defparam \ld_data[14]~I .oe_power_up = "low";
defparam \ld_data[14]~I .oe_register_mode = "none";
defparam \ld_data[14]~I .oe_sync_reset = "none";
defparam \ld_data[14]~I .operation_mode = "output";
defparam \ld_data[14]~I .output_async_reset = "none";
defparam \ld_data[14]~I .output_power_up = "low";
defparam \ld_data[14]~I .output_register_mode = "none";
defparam \ld_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[15]~I (
	.datain(\loader|data_out[15]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[15]));
// synopsys translate_off
defparam \ld_data[15]~I .input_async_reset = "none";
defparam \ld_data[15]~I .input_power_up = "low";
defparam \ld_data[15]~I .input_register_mode = "none";
defparam \ld_data[15]~I .input_sync_reset = "none";
defparam \ld_data[15]~I .oe_async_reset = "none";
defparam \ld_data[15]~I .oe_power_up = "low";
defparam \ld_data[15]~I .oe_register_mode = "none";
defparam \ld_data[15]~I .oe_sync_reset = "none";
defparam \ld_data[15]~I .operation_mode = "output";
defparam \ld_data[15]~I .output_async_reset = "none";
defparam \ld_data[15]~I .output_power_up = "low";
defparam \ld_data[15]~I .output_register_mode = "none";
defparam \ld_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[16]~I (
	.datain(\loader|data_out[16]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[16]));
// synopsys translate_off
defparam \ld_data[16]~I .input_async_reset = "none";
defparam \ld_data[16]~I .input_power_up = "low";
defparam \ld_data[16]~I .input_register_mode = "none";
defparam \ld_data[16]~I .input_sync_reset = "none";
defparam \ld_data[16]~I .oe_async_reset = "none";
defparam \ld_data[16]~I .oe_power_up = "low";
defparam \ld_data[16]~I .oe_register_mode = "none";
defparam \ld_data[16]~I .oe_sync_reset = "none";
defparam \ld_data[16]~I .operation_mode = "output";
defparam \ld_data[16]~I .output_async_reset = "none";
defparam \ld_data[16]~I .output_power_up = "low";
defparam \ld_data[16]~I .output_register_mode = "none";
defparam \ld_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[17]~I (
	.datain(\loader|data_out[17]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[17]));
// synopsys translate_off
defparam \ld_data[17]~I .input_async_reset = "none";
defparam \ld_data[17]~I .input_power_up = "low";
defparam \ld_data[17]~I .input_register_mode = "none";
defparam \ld_data[17]~I .input_sync_reset = "none";
defparam \ld_data[17]~I .oe_async_reset = "none";
defparam \ld_data[17]~I .oe_power_up = "low";
defparam \ld_data[17]~I .oe_register_mode = "none";
defparam \ld_data[17]~I .oe_sync_reset = "none";
defparam \ld_data[17]~I .operation_mode = "output";
defparam \ld_data[17]~I .output_async_reset = "none";
defparam \ld_data[17]~I .output_power_up = "low";
defparam \ld_data[17]~I .output_register_mode = "none";
defparam \ld_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[18]~I (
	.datain(\loader|data_out[18]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[18]));
// synopsys translate_off
defparam \ld_data[18]~I .input_async_reset = "none";
defparam \ld_data[18]~I .input_power_up = "low";
defparam \ld_data[18]~I .input_register_mode = "none";
defparam \ld_data[18]~I .input_sync_reset = "none";
defparam \ld_data[18]~I .oe_async_reset = "none";
defparam \ld_data[18]~I .oe_power_up = "low";
defparam \ld_data[18]~I .oe_register_mode = "none";
defparam \ld_data[18]~I .oe_sync_reset = "none";
defparam \ld_data[18]~I .operation_mode = "output";
defparam \ld_data[18]~I .output_async_reset = "none";
defparam \ld_data[18]~I .output_power_up = "low";
defparam \ld_data[18]~I .output_register_mode = "none";
defparam \ld_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[19]~I (
	.datain(\loader|data_out[19]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[19]));
// synopsys translate_off
defparam \ld_data[19]~I .input_async_reset = "none";
defparam \ld_data[19]~I .input_power_up = "low";
defparam \ld_data[19]~I .input_register_mode = "none";
defparam \ld_data[19]~I .input_sync_reset = "none";
defparam \ld_data[19]~I .oe_async_reset = "none";
defparam \ld_data[19]~I .oe_power_up = "low";
defparam \ld_data[19]~I .oe_register_mode = "none";
defparam \ld_data[19]~I .oe_sync_reset = "none";
defparam \ld_data[19]~I .operation_mode = "output";
defparam \ld_data[19]~I .output_async_reset = "none";
defparam \ld_data[19]~I .output_power_up = "low";
defparam \ld_data[19]~I .output_register_mode = "none";
defparam \ld_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[20]~I (
	.datain(\loader|data_out[20]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[20]));
// synopsys translate_off
defparam \ld_data[20]~I .input_async_reset = "none";
defparam \ld_data[20]~I .input_power_up = "low";
defparam \ld_data[20]~I .input_register_mode = "none";
defparam \ld_data[20]~I .input_sync_reset = "none";
defparam \ld_data[20]~I .oe_async_reset = "none";
defparam \ld_data[20]~I .oe_power_up = "low";
defparam \ld_data[20]~I .oe_register_mode = "none";
defparam \ld_data[20]~I .oe_sync_reset = "none";
defparam \ld_data[20]~I .operation_mode = "output";
defparam \ld_data[20]~I .output_async_reset = "none";
defparam \ld_data[20]~I .output_power_up = "low";
defparam \ld_data[20]~I .output_register_mode = "none";
defparam \ld_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[21]~I (
	.datain(\loader|data_out[21]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[21]));
// synopsys translate_off
defparam \ld_data[21]~I .input_async_reset = "none";
defparam \ld_data[21]~I .input_power_up = "low";
defparam \ld_data[21]~I .input_register_mode = "none";
defparam \ld_data[21]~I .input_sync_reset = "none";
defparam \ld_data[21]~I .oe_async_reset = "none";
defparam \ld_data[21]~I .oe_power_up = "low";
defparam \ld_data[21]~I .oe_register_mode = "none";
defparam \ld_data[21]~I .oe_sync_reset = "none";
defparam \ld_data[21]~I .operation_mode = "output";
defparam \ld_data[21]~I .output_async_reset = "none";
defparam \ld_data[21]~I .output_power_up = "low";
defparam \ld_data[21]~I .output_register_mode = "none";
defparam \ld_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[22]~I (
	.datain(\loader|data_out[22]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[22]));
// synopsys translate_off
defparam \ld_data[22]~I .input_async_reset = "none";
defparam \ld_data[22]~I .input_power_up = "low";
defparam \ld_data[22]~I .input_register_mode = "none";
defparam \ld_data[22]~I .input_sync_reset = "none";
defparam \ld_data[22]~I .oe_async_reset = "none";
defparam \ld_data[22]~I .oe_power_up = "low";
defparam \ld_data[22]~I .oe_register_mode = "none";
defparam \ld_data[22]~I .oe_sync_reset = "none";
defparam \ld_data[22]~I .operation_mode = "output";
defparam \ld_data[22]~I .output_async_reset = "none";
defparam \ld_data[22]~I .output_power_up = "low";
defparam \ld_data[22]~I .output_register_mode = "none";
defparam \ld_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[23]~I (
	.datain(\loader|data_out[23]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[23]));
// synopsys translate_off
defparam \ld_data[23]~I .input_async_reset = "none";
defparam \ld_data[23]~I .input_power_up = "low";
defparam \ld_data[23]~I .input_register_mode = "none";
defparam \ld_data[23]~I .input_sync_reset = "none";
defparam \ld_data[23]~I .oe_async_reset = "none";
defparam \ld_data[23]~I .oe_power_up = "low";
defparam \ld_data[23]~I .oe_register_mode = "none";
defparam \ld_data[23]~I .oe_sync_reset = "none";
defparam \ld_data[23]~I .operation_mode = "output";
defparam \ld_data[23]~I .output_async_reset = "none";
defparam \ld_data[23]~I .output_power_up = "low";
defparam \ld_data[23]~I .output_register_mode = "none";
defparam \ld_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[24]~I (
	.datain(\loader|data_out[24]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[24]));
// synopsys translate_off
defparam \ld_data[24]~I .input_async_reset = "none";
defparam \ld_data[24]~I .input_power_up = "low";
defparam \ld_data[24]~I .input_register_mode = "none";
defparam \ld_data[24]~I .input_sync_reset = "none";
defparam \ld_data[24]~I .oe_async_reset = "none";
defparam \ld_data[24]~I .oe_power_up = "low";
defparam \ld_data[24]~I .oe_register_mode = "none";
defparam \ld_data[24]~I .oe_sync_reset = "none";
defparam \ld_data[24]~I .operation_mode = "output";
defparam \ld_data[24]~I .output_async_reset = "none";
defparam \ld_data[24]~I .output_power_up = "low";
defparam \ld_data[24]~I .output_register_mode = "none";
defparam \ld_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[25]~I (
	.datain(\loader|data_out[25]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[25]));
// synopsys translate_off
defparam \ld_data[25]~I .input_async_reset = "none";
defparam \ld_data[25]~I .input_power_up = "low";
defparam \ld_data[25]~I .input_register_mode = "none";
defparam \ld_data[25]~I .input_sync_reset = "none";
defparam \ld_data[25]~I .oe_async_reset = "none";
defparam \ld_data[25]~I .oe_power_up = "low";
defparam \ld_data[25]~I .oe_register_mode = "none";
defparam \ld_data[25]~I .oe_sync_reset = "none";
defparam \ld_data[25]~I .operation_mode = "output";
defparam \ld_data[25]~I .output_async_reset = "none";
defparam \ld_data[25]~I .output_power_up = "low";
defparam \ld_data[25]~I .output_register_mode = "none";
defparam \ld_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[26]~I (
	.datain(\loader|data_out[26]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[26]));
// synopsys translate_off
defparam \ld_data[26]~I .input_async_reset = "none";
defparam \ld_data[26]~I .input_power_up = "low";
defparam \ld_data[26]~I .input_register_mode = "none";
defparam \ld_data[26]~I .input_sync_reset = "none";
defparam \ld_data[26]~I .oe_async_reset = "none";
defparam \ld_data[26]~I .oe_power_up = "low";
defparam \ld_data[26]~I .oe_register_mode = "none";
defparam \ld_data[26]~I .oe_sync_reset = "none";
defparam \ld_data[26]~I .operation_mode = "output";
defparam \ld_data[26]~I .output_async_reset = "none";
defparam \ld_data[26]~I .output_power_up = "low";
defparam \ld_data[26]~I .output_register_mode = "none";
defparam \ld_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[27]~I (
	.datain(\loader|data_out[27]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[27]));
// synopsys translate_off
defparam \ld_data[27]~I .input_async_reset = "none";
defparam \ld_data[27]~I .input_power_up = "low";
defparam \ld_data[27]~I .input_register_mode = "none";
defparam \ld_data[27]~I .input_sync_reset = "none";
defparam \ld_data[27]~I .oe_async_reset = "none";
defparam \ld_data[27]~I .oe_power_up = "low";
defparam \ld_data[27]~I .oe_register_mode = "none";
defparam \ld_data[27]~I .oe_sync_reset = "none";
defparam \ld_data[27]~I .operation_mode = "output";
defparam \ld_data[27]~I .output_async_reset = "none";
defparam \ld_data[27]~I .output_power_up = "low";
defparam \ld_data[27]~I .output_register_mode = "none";
defparam \ld_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[28]~I (
	.datain(\loader|data_out[28]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[28]));
// synopsys translate_off
defparam \ld_data[28]~I .input_async_reset = "none";
defparam \ld_data[28]~I .input_power_up = "low";
defparam \ld_data[28]~I .input_register_mode = "none";
defparam \ld_data[28]~I .input_sync_reset = "none";
defparam \ld_data[28]~I .oe_async_reset = "none";
defparam \ld_data[28]~I .oe_power_up = "low";
defparam \ld_data[28]~I .oe_register_mode = "none";
defparam \ld_data[28]~I .oe_sync_reset = "none";
defparam \ld_data[28]~I .operation_mode = "output";
defparam \ld_data[28]~I .output_async_reset = "none";
defparam \ld_data[28]~I .output_power_up = "low";
defparam \ld_data[28]~I .output_register_mode = "none";
defparam \ld_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[29]~I (
	.datain(\loader|data_out[29]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[29]));
// synopsys translate_off
defparam \ld_data[29]~I .input_async_reset = "none";
defparam \ld_data[29]~I .input_power_up = "low";
defparam \ld_data[29]~I .input_register_mode = "none";
defparam \ld_data[29]~I .input_sync_reset = "none";
defparam \ld_data[29]~I .oe_async_reset = "none";
defparam \ld_data[29]~I .oe_power_up = "low";
defparam \ld_data[29]~I .oe_register_mode = "none";
defparam \ld_data[29]~I .oe_sync_reset = "none";
defparam \ld_data[29]~I .operation_mode = "output";
defparam \ld_data[29]~I .output_async_reset = "none";
defparam \ld_data[29]~I .output_power_up = "low";
defparam \ld_data[29]~I .output_register_mode = "none";
defparam \ld_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[30]~I (
	.datain(\loader|data_out[30]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[30]));
// synopsys translate_off
defparam \ld_data[30]~I .input_async_reset = "none";
defparam \ld_data[30]~I .input_power_up = "low";
defparam \ld_data[30]~I .input_register_mode = "none";
defparam \ld_data[30]~I .input_sync_reset = "none";
defparam \ld_data[30]~I .oe_async_reset = "none";
defparam \ld_data[30]~I .oe_power_up = "low";
defparam \ld_data[30]~I .oe_register_mode = "none";
defparam \ld_data[30]~I .oe_sync_reset = "none";
defparam \ld_data[30]~I .operation_mode = "output";
defparam \ld_data[30]~I .output_async_reset = "none";
defparam \ld_data[30]~I .output_power_up = "low";
defparam \ld_data[30]~I .output_register_mode = "none";
defparam \ld_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ld_data[31]~I (
	.datain(\loader|data_out[31]~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_data[31]));
// synopsys translate_off
defparam \ld_data[31]~I .input_async_reset = "none";
defparam \ld_data[31]~I .input_power_up = "low";
defparam \ld_data[31]~I .input_register_mode = "none";
defparam \ld_data[31]~I .input_sync_reset = "none";
defparam \ld_data[31]~I .oe_async_reset = "none";
defparam \ld_data[31]~I .oe_power_up = "low";
defparam \ld_data[31]~I .oe_register_mode = "none";
defparam \ld_data[31]~I .oe_sync_reset = "none";
defparam \ld_data[31]~I .operation_mode = "output";
defparam \ld_data[31]~I .output_async_reset = "none";
defparam \ld_data[31]~I .output_power_up = "low";
defparam \ld_data[31]~I .output_register_mode = "none";
defparam \ld_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[0]~I (
	.datain(\lcd|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[0]));
// synopsys translate_off
defparam \io_lcd[0]~I .input_async_reset = "none";
defparam \io_lcd[0]~I .input_power_up = "low";
defparam \io_lcd[0]~I .input_register_mode = "none";
defparam \io_lcd[0]~I .input_sync_reset = "none";
defparam \io_lcd[0]~I .oe_async_reset = "none";
defparam \io_lcd[0]~I .oe_power_up = "low";
defparam \io_lcd[0]~I .oe_register_mode = "none";
defparam \io_lcd[0]~I .oe_sync_reset = "none";
defparam \io_lcd[0]~I .operation_mode = "output";
defparam \io_lcd[0]~I .output_async_reset = "none";
defparam \io_lcd[0]~I .output_power_up = "low";
defparam \io_lcd[0]~I .output_register_mode = "none";
defparam \io_lcd[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[1]~I (
	.datain(\lcd|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[1]));
// synopsys translate_off
defparam \io_lcd[1]~I .input_async_reset = "none";
defparam \io_lcd[1]~I .input_power_up = "low";
defparam \io_lcd[1]~I .input_register_mode = "none";
defparam \io_lcd[1]~I .input_sync_reset = "none";
defparam \io_lcd[1]~I .oe_async_reset = "none";
defparam \io_lcd[1]~I .oe_power_up = "low";
defparam \io_lcd[1]~I .oe_register_mode = "none";
defparam \io_lcd[1]~I .oe_sync_reset = "none";
defparam \io_lcd[1]~I .operation_mode = "output";
defparam \io_lcd[1]~I .output_async_reset = "none";
defparam \io_lcd[1]~I .output_power_up = "low";
defparam \io_lcd[1]~I .output_register_mode = "none";
defparam \io_lcd[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[2]~I (
	.datain(\lcd|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[2]));
// synopsys translate_off
defparam \io_lcd[2]~I .input_async_reset = "none";
defparam \io_lcd[2]~I .input_power_up = "low";
defparam \io_lcd[2]~I .input_register_mode = "none";
defparam \io_lcd[2]~I .input_sync_reset = "none";
defparam \io_lcd[2]~I .oe_async_reset = "none";
defparam \io_lcd[2]~I .oe_power_up = "low";
defparam \io_lcd[2]~I .oe_register_mode = "none";
defparam \io_lcd[2]~I .oe_sync_reset = "none";
defparam \io_lcd[2]~I .operation_mode = "output";
defparam \io_lcd[2]~I .output_async_reset = "none";
defparam \io_lcd[2]~I .output_power_up = "low";
defparam \io_lcd[2]~I .output_register_mode = "none";
defparam \io_lcd[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[3]~I (
	.datain(\lcd|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[3]));
// synopsys translate_off
defparam \io_lcd[3]~I .input_async_reset = "none";
defparam \io_lcd[3]~I .input_power_up = "low";
defparam \io_lcd[3]~I .input_register_mode = "none";
defparam \io_lcd[3]~I .input_sync_reset = "none";
defparam \io_lcd[3]~I .oe_async_reset = "none";
defparam \io_lcd[3]~I .oe_power_up = "low";
defparam \io_lcd[3]~I .oe_register_mode = "none";
defparam \io_lcd[3]~I .oe_sync_reset = "none";
defparam \io_lcd[3]~I .operation_mode = "output";
defparam \io_lcd[3]~I .output_async_reset = "none";
defparam \io_lcd[3]~I .output_power_up = "low";
defparam \io_lcd[3]~I .output_register_mode = "none";
defparam \io_lcd[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[4]~I (
	.datain(\lcd|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[4]));
// synopsys translate_off
defparam \io_lcd[4]~I .input_async_reset = "none";
defparam \io_lcd[4]~I .input_power_up = "low";
defparam \io_lcd[4]~I .input_register_mode = "none";
defparam \io_lcd[4]~I .input_sync_reset = "none";
defparam \io_lcd[4]~I .oe_async_reset = "none";
defparam \io_lcd[4]~I .oe_power_up = "low";
defparam \io_lcd[4]~I .oe_register_mode = "none";
defparam \io_lcd[4]~I .oe_sync_reset = "none";
defparam \io_lcd[4]~I .operation_mode = "output";
defparam \io_lcd[4]~I .output_async_reset = "none";
defparam \io_lcd[4]~I .output_power_up = "low";
defparam \io_lcd[4]~I .output_register_mode = "none";
defparam \io_lcd[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[5]~I (
	.datain(\lcd|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[5]));
// synopsys translate_off
defparam \io_lcd[5]~I .input_async_reset = "none";
defparam \io_lcd[5]~I .input_power_up = "low";
defparam \io_lcd[5]~I .input_register_mode = "none";
defparam \io_lcd[5]~I .input_sync_reset = "none";
defparam \io_lcd[5]~I .oe_async_reset = "none";
defparam \io_lcd[5]~I .oe_power_up = "low";
defparam \io_lcd[5]~I .oe_register_mode = "none";
defparam \io_lcd[5]~I .oe_sync_reset = "none";
defparam \io_lcd[5]~I .operation_mode = "output";
defparam \io_lcd[5]~I .output_async_reset = "none";
defparam \io_lcd[5]~I .output_power_up = "low";
defparam \io_lcd[5]~I .output_register_mode = "none";
defparam \io_lcd[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[6]~I (
	.datain(\lcd|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[6]));
// synopsys translate_off
defparam \io_lcd[6]~I .input_async_reset = "none";
defparam \io_lcd[6]~I .input_power_up = "low";
defparam \io_lcd[6]~I .input_register_mode = "none";
defparam \io_lcd[6]~I .input_sync_reset = "none";
defparam \io_lcd[6]~I .oe_async_reset = "none";
defparam \io_lcd[6]~I .oe_power_up = "low";
defparam \io_lcd[6]~I .oe_register_mode = "none";
defparam \io_lcd[6]~I .oe_sync_reset = "none";
defparam \io_lcd[6]~I .operation_mode = "output";
defparam \io_lcd[6]~I .output_async_reset = "none";
defparam \io_lcd[6]~I .output_power_up = "low";
defparam \io_lcd[6]~I .output_register_mode = "none";
defparam \io_lcd[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[7]~I (
	.datain(\lcd|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[7]));
// synopsys translate_off
defparam \io_lcd[7]~I .input_async_reset = "none";
defparam \io_lcd[7]~I .input_power_up = "low";
defparam \io_lcd[7]~I .input_register_mode = "none";
defparam \io_lcd[7]~I .input_sync_reset = "none";
defparam \io_lcd[7]~I .oe_async_reset = "none";
defparam \io_lcd[7]~I .oe_power_up = "low";
defparam \io_lcd[7]~I .oe_register_mode = "none";
defparam \io_lcd[7]~I .oe_sync_reset = "none";
defparam \io_lcd[7]~I .operation_mode = "output";
defparam \io_lcd[7]~I .output_async_reset = "none";
defparam \io_lcd[7]~I .output_power_up = "low";
defparam \io_lcd[7]~I .output_register_mode = "none";
defparam \io_lcd[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[8]~I (
	.datain(\lcd|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[8]));
// synopsys translate_off
defparam \io_lcd[8]~I .input_async_reset = "none";
defparam \io_lcd[8]~I .input_power_up = "low";
defparam \io_lcd[8]~I .input_register_mode = "none";
defparam \io_lcd[8]~I .input_sync_reset = "none";
defparam \io_lcd[8]~I .oe_async_reset = "none";
defparam \io_lcd[8]~I .oe_power_up = "low";
defparam \io_lcd[8]~I .oe_register_mode = "none";
defparam \io_lcd[8]~I .oe_sync_reset = "none";
defparam \io_lcd[8]~I .operation_mode = "output";
defparam \io_lcd[8]~I .output_async_reset = "none";
defparam \io_lcd[8]~I .output_power_up = "low";
defparam \io_lcd[8]~I .output_register_mode = "none";
defparam \io_lcd[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[9]~I (
	.datain(\lcd|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[9]));
// synopsys translate_off
defparam \io_lcd[9]~I .input_async_reset = "none";
defparam \io_lcd[9]~I .input_power_up = "low";
defparam \io_lcd[9]~I .input_register_mode = "none";
defparam \io_lcd[9]~I .input_sync_reset = "none";
defparam \io_lcd[9]~I .oe_async_reset = "none";
defparam \io_lcd[9]~I .oe_power_up = "low";
defparam \io_lcd[9]~I .oe_register_mode = "none";
defparam \io_lcd[9]~I .oe_sync_reset = "none";
defparam \io_lcd[9]~I .operation_mode = "output";
defparam \io_lcd[9]~I .output_async_reset = "none";
defparam \io_lcd[9]~I .output_power_up = "low";
defparam \io_lcd[9]~I .output_register_mode = "none";
defparam \io_lcd[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[10]~I (
	.datain(\lcd|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[10]));
// synopsys translate_off
defparam \io_lcd[10]~I .input_async_reset = "none";
defparam \io_lcd[10]~I .input_power_up = "low";
defparam \io_lcd[10]~I .input_register_mode = "none";
defparam \io_lcd[10]~I .input_sync_reset = "none";
defparam \io_lcd[10]~I .oe_async_reset = "none";
defparam \io_lcd[10]~I .oe_power_up = "low";
defparam \io_lcd[10]~I .oe_register_mode = "none";
defparam \io_lcd[10]~I .oe_sync_reset = "none";
defparam \io_lcd[10]~I .operation_mode = "output";
defparam \io_lcd[10]~I .output_async_reset = "none";
defparam \io_lcd[10]~I .output_power_up = "low";
defparam \io_lcd[10]~I .output_register_mode = "none";
defparam \io_lcd[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[11]~I (
	.datain(\lcd|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[11]));
// synopsys translate_off
defparam \io_lcd[11]~I .input_async_reset = "none";
defparam \io_lcd[11]~I .input_power_up = "low";
defparam \io_lcd[11]~I .input_register_mode = "none";
defparam \io_lcd[11]~I .input_sync_reset = "none";
defparam \io_lcd[11]~I .oe_async_reset = "none";
defparam \io_lcd[11]~I .oe_power_up = "low";
defparam \io_lcd[11]~I .oe_register_mode = "none";
defparam \io_lcd[11]~I .oe_sync_reset = "none";
defparam \io_lcd[11]~I .operation_mode = "output";
defparam \io_lcd[11]~I .output_async_reset = "none";
defparam \io_lcd[11]~I .output_power_up = "low";
defparam \io_lcd[11]~I .output_register_mode = "none";
defparam \io_lcd[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[12]~I (
	.datain(\lcd|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[12]));
// synopsys translate_off
defparam \io_lcd[12]~I .input_async_reset = "none";
defparam \io_lcd[12]~I .input_power_up = "low";
defparam \io_lcd[12]~I .input_register_mode = "none";
defparam \io_lcd[12]~I .input_sync_reset = "none";
defparam \io_lcd[12]~I .oe_async_reset = "none";
defparam \io_lcd[12]~I .oe_power_up = "low";
defparam \io_lcd[12]~I .oe_register_mode = "none";
defparam \io_lcd[12]~I .oe_sync_reset = "none";
defparam \io_lcd[12]~I .operation_mode = "output";
defparam \io_lcd[12]~I .output_async_reset = "none";
defparam \io_lcd[12]~I .output_power_up = "low";
defparam \io_lcd[12]~I .output_register_mode = "none";
defparam \io_lcd[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[13]~I (
	.datain(\lcd|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[13]));
// synopsys translate_off
defparam \io_lcd[13]~I .input_async_reset = "none";
defparam \io_lcd[13]~I .input_power_up = "low";
defparam \io_lcd[13]~I .input_register_mode = "none";
defparam \io_lcd[13]~I .input_sync_reset = "none";
defparam \io_lcd[13]~I .oe_async_reset = "none";
defparam \io_lcd[13]~I .oe_power_up = "low";
defparam \io_lcd[13]~I .oe_register_mode = "none";
defparam \io_lcd[13]~I .oe_sync_reset = "none";
defparam \io_lcd[13]~I .operation_mode = "output";
defparam \io_lcd[13]~I .output_async_reset = "none";
defparam \io_lcd[13]~I .output_power_up = "low";
defparam \io_lcd[13]~I .output_register_mode = "none";
defparam \io_lcd[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[14]~I (
	.datain(\lcd|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[14]));
// synopsys translate_off
defparam \io_lcd[14]~I .input_async_reset = "none";
defparam \io_lcd[14]~I .input_power_up = "low";
defparam \io_lcd[14]~I .input_register_mode = "none";
defparam \io_lcd[14]~I .input_sync_reset = "none";
defparam \io_lcd[14]~I .oe_async_reset = "none";
defparam \io_lcd[14]~I .oe_power_up = "low";
defparam \io_lcd[14]~I .oe_register_mode = "none";
defparam \io_lcd[14]~I .oe_sync_reset = "none";
defparam \io_lcd[14]~I .operation_mode = "output";
defparam \io_lcd[14]~I .output_async_reset = "none";
defparam \io_lcd[14]~I .output_power_up = "low";
defparam \io_lcd[14]~I .output_register_mode = "none";
defparam \io_lcd[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[15]~I (
	.datain(\lcd|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[15]));
// synopsys translate_off
defparam \io_lcd[15]~I .input_async_reset = "none";
defparam \io_lcd[15]~I .input_power_up = "low";
defparam \io_lcd[15]~I .input_register_mode = "none";
defparam \io_lcd[15]~I .input_sync_reset = "none";
defparam \io_lcd[15]~I .oe_async_reset = "none";
defparam \io_lcd[15]~I .oe_power_up = "low";
defparam \io_lcd[15]~I .oe_register_mode = "none";
defparam \io_lcd[15]~I .oe_sync_reset = "none";
defparam \io_lcd[15]~I .operation_mode = "output";
defparam \io_lcd[15]~I .output_async_reset = "none";
defparam \io_lcd[15]~I .output_power_up = "low";
defparam \io_lcd[15]~I .output_register_mode = "none";
defparam \io_lcd[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[16]~I (
	.datain(\lcd|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[16]));
// synopsys translate_off
defparam \io_lcd[16]~I .input_async_reset = "none";
defparam \io_lcd[16]~I .input_power_up = "low";
defparam \io_lcd[16]~I .input_register_mode = "none";
defparam \io_lcd[16]~I .input_sync_reset = "none";
defparam \io_lcd[16]~I .oe_async_reset = "none";
defparam \io_lcd[16]~I .oe_power_up = "low";
defparam \io_lcd[16]~I .oe_register_mode = "none";
defparam \io_lcd[16]~I .oe_sync_reset = "none";
defparam \io_lcd[16]~I .operation_mode = "output";
defparam \io_lcd[16]~I .output_async_reset = "none";
defparam \io_lcd[16]~I .output_power_up = "low";
defparam \io_lcd[16]~I .output_register_mode = "none";
defparam \io_lcd[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[17]~I (
	.datain(\lcd|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[17]));
// synopsys translate_off
defparam \io_lcd[17]~I .input_async_reset = "none";
defparam \io_lcd[17]~I .input_power_up = "low";
defparam \io_lcd[17]~I .input_register_mode = "none";
defparam \io_lcd[17]~I .input_sync_reset = "none";
defparam \io_lcd[17]~I .oe_async_reset = "none";
defparam \io_lcd[17]~I .oe_power_up = "low";
defparam \io_lcd[17]~I .oe_register_mode = "none";
defparam \io_lcd[17]~I .oe_sync_reset = "none";
defparam \io_lcd[17]~I .operation_mode = "output";
defparam \io_lcd[17]~I .output_async_reset = "none";
defparam \io_lcd[17]~I .output_power_up = "low";
defparam \io_lcd[17]~I .output_register_mode = "none";
defparam \io_lcd[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[18]~I (
	.datain(\lcd|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[18]));
// synopsys translate_off
defparam \io_lcd[18]~I .input_async_reset = "none";
defparam \io_lcd[18]~I .input_power_up = "low";
defparam \io_lcd[18]~I .input_register_mode = "none";
defparam \io_lcd[18]~I .input_sync_reset = "none";
defparam \io_lcd[18]~I .oe_async_reset = "none";
defparam \io_lcd[18]~I .oe_power_up = "low";
defparam \io_lcd[18]~I .oe_register_mode = "none";
defparam \io_lcd[18]~I .oe_sync_reset = "none";
defparam \io_lcd[18]~I .operation_mode = "output";
defparam \io_lcd[18]~I .output_async_reset = "none";
defparam \io_lcd[18]~I .output_power_up = "low";
defparam \io_lcd[18]~I .output_register_mode = "none";
defparam \io_lcd[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[19]~I (
	.datain(\lcd|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[19]));
// synopsys translate_off
defparam \io_lcd[19]~I .input_async_reset = "none";
defparam \io_lcd[19]~I .input_power_up = "low";
defparam \io_lcd[19]~I .input_register_mode = "none";
defparam \io_lcd[19]~I .input_sync_reset = "none";
defparam \io_lcd[19]~I .oe_async_reset = "none";
defparam \io_lcd[19]~I .oe_power_up = "low";
defparam \io_lcd[19]~I .oe_register_mode = "none";
defparam \io_lcd[19]~I .oe_sync_reset = "none";
defparam \io_lcd[19]~I .operation_mode = "output";
defparam \io_lcd[19]~I .output_async_reset = "none";
defparam \io_lcd[19]~I .output_power_up = "low";
defparam \io_lcd[19]~I .output_register_mode = "none";
defparam \io_lcd[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[20]~I (
	.datain(\lcd|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[20]));
// synopsys translate_off
defparam \io_lcd[20]~I .input_async_reset = "none";
defparam \io_lcd[20]~I .input_power_up = "low";
defparam \io_lcd[20]~I .input_register_mode = "none";
defparam \io_lcd[20]~I .input_sync_reset = "none";
defparam \io_lcd[20]~I .oe_async_reset = "none";
defparam \io_lcd[20]~I .oe_power_up = "low";
defparam \io_lcd[20]~I .oe_register_mode = "none";
defparam \io_lcd[20]~I .oe_sync_reset = "none";
defparam \io_lcd[20]~I .operation_mode = "output";
defparam \io_lcd[20]~I .output_async_reset = "none";
defparam \io_lcd[20]~I .output_power_up = "low";
defparam \io_lcd[20]~I .output_register_mode = "none";
defparam \io_lcd[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[21]~I (
	.datain(\lcd|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[21]));
// synopsys translate_off
defparam \io_lcd[21]~I .input_async_reset = "none";
defparam \io_lcd[21]~I .input_power_up = "low";
defparam \io_lcd[21]~I .input_register_mode = "none";
defparam \io_lcd[21]~I .input_sync_reset = "none";
defparam \io_lcd[21]~I .oe_async_reset = "none";
defparam \io_lcd[21]~I .oe_power_up = "low";
defparam \io_lcd[21]~I .oe_register_mode = "none";
defparam \io_lcd[21]~I .oe_sync_reset = "none";
defparam \io_lcd[21]~I .operation_mode = "output";
defparam \io_lcd[21]~I .output_async_reset = "none";
defparam \io_lcd[21]~I .output_power_up = "low";
defparam \io_lcd[21]~I .output_register_mode = "none";
defparam \io_lcd[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[22]~I (
	.datain(\lcd|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[22]));
// synopsys translate_off
defparam \io_lcd[22]~I .input_async_reset = "none";
defparam \io_lcd[22]~I .input_power_up = "low";
defparam \io_lcd[22]~I .input_register_mode = "none";
defparam \io_lcd[22]~I .input_sync_reset = "none";
defparam \io_lcd[22]~I .oe_async_reset = "none";
defparam \io_lcd[22]~I .oe_power_up = "low";
defparam \io_lcd[22]~I .oe_register_mode = "none";
defparam \io_lcd[22]~I .oe_sync_reset = "none";
defparam \io_lcd[22]~I .operation_mode = "output";
defparam \io_lcd[22]~I .output_async_reset = "none";
defparam \io_lcd[22]~I .output_power_up = "low";
defparam \io_lcd[22]~I .output_register_mode = "none";
defparam \io_lcd[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[23]~I (
	.datain(\lcd|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[23]));
// synopsys translate_off
defparam \io_lcd[23]~I .input_async_reset = "none";
defparam \io_lcd[23]~I .input_power_up = "low";
defparam \io_lcd[23]~I .input_register_mode = "none";
defparam \io_lcd[23]~I .input_sync_reset = "none";
defparam \io_lcd[23]~I .oe_async_reset = "none";
defparam \io_lcd[23]~I .oe_power_up = "low";
defparam \io_lcd[23]~I .oe_register_mode = "none";
defparam \io_lcd[23]~I .oe_sync_reset = "none";
defparam \io_lcd[23]~I .operation_mode = "output";
defparam \io_lcd[23]~I .output_async_reset = "none";
defparam \io_lcd[23]~I .output_power_up = "low";
defparam \io_lcd[23]~I .output_register_mode = "none";
defparam \io_lcd[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[24]~I (
	.datain(\lcd|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[24]));
// synopsys translate_off
defparam \io_lcd[24]~I .input_async_reset = "none";
defparam \io_lcd[24]~I .input_power_up = "low";
defparam \io_lcd[24]~I .input_register_mode = "none";
defparam \io_lcd[24]~I .input_sync_reset = "none";
defparam \io_lcd[24]~I .oe_async_reset = "none";
defparam \io_lcd[24]~I .oe_power_up = "low";
defparam \io_lcd[24]~I .oe_register_mode = "none";
defparam \io_lcd[24]~I .oe_sync_reset = "none";
defparam \io_lcd[24]~I .operation_mode = "output";
defparam \io_lcd[24]~I .output_async_reset = "none";
defparam \io_lcd[24]~I .output_power_up = "low";
defparam \io_lcd[24]~I .output_register_mode = "none";
defparam \io_lcd[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[25]~I (
	.datain(\lcd|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[25]));
// synopsys translate_off
defparam \io_lcd[25]~I .input_async_reset = "none";
defparam \io_lcd[25]~I .input_power_up = "low";
defparam \io_lcd[25]~I .input_register_mode = "none";
defparam \io_lcd[25]~I .input_sync_reset = "none";
defparam \io_lcd[25]~I .oe_async_reset = "none";
defparam \io_lcd[25]~I .oe_power_up = "low";
defparam \io_lcd[25]~I .oe_register_mode = "none";
defparam \io_lcd[25]~I .oe_sync_reset = "none";
defparam \io_lcd[25]~I .operation_mode = "output";
defparam \io_lcd[25]~I .output_async_reset = "none";
defparam \io_lcd[25]~I .output_power_up = "low";
defparam \io_lcd[25]~I .output_register_mode = "none";
defparam \io_lcd[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[26]~I (
	.datain(\lcd|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[26]));
// synopsys translate_off
defparam \io_lcd[26]~I .input_async_reset = "none";
defparam \io_lcd[26]~I .input_power_up = "low";
defparam \io_lcd[26]~I .input_register_mode = "none";
defparam \io_lcd[26]~I .input_sync_reset = "none";
defparam \io_lcd[26]~I .oe_async_reset = "none";
defparam \io_lcd[26]~I .oe_power_up = "low";
defparam \io_lcd[26]~I .oe_register_mode = "none";
defparam \io_lcd[26]~I .oe_sync_reset = "none";
defparam \io_lcd[26]~I .operation_mode = "output";
defparam \io_lcd[26]~I .output_async_reset = "none";
defparam \io_lcd[26]~I .output_power_up = "low";
defparam \io_lcd[26]~I .output_register_mode = "none";
defparam \io_lcd[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[27]~I (
	.datain(\lcd|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[27]));
// synopsys translate_off
defparam \io_lcd[27]~I .input_async_reset = "none";
defparam \io_lcd[27]~I .input_power_up = "low";
defparam \io_lcd[27]~I .input_register_mode = "none";
defparam \io_lcd[27]~I .input_sync_reset = "none";
defparam \io_lcd[27]~I .oe_async_reset = "none";
defparam \io_lcd[27]~I .oe_power_up = "low";
defparam \io_lcd[27]~I .oe_register_mode = "none";
defparam \io_lcd[27]~I .oe_sync_reset = "none";
defparam \io_lcd[27]~I .operation_mode = "output";
defparam \io_lcd[27]~I .output_async_reset = "none";
defparam \io_lcd[27]~I .output_power_up = "low";
defparam \io_lcd[27]~I .output_register_mode = "none";
defparam \io_lcd[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[28]~I (
	.datain(\lcd|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[28]));
// synopsys translate_off
defparam \io_lcd[28]~I .input_async_reset = "none";
defparam \io_lcd[28]~I .input_power_up = "low";
defparam \io_lcd[28]~I .input_register_mode = "none";
defparam \io_lcd[28]~I .input_sync_reset = "none";
defparam \io_lcd[28]~I .oe_async_reset = "none";
defparam \io_lcd[28]~I .oe_power_up = "low";
defparam \io_lcd[28]~I .oe_register_mode = "none";
defparam \io_lcd[28]~I .oe_sync_reset = "none";
defparam \io_lcd[28]~I .operation_mode = "output";
defparam \io_lcd[28]~I .output_async_reset = "none";
defparam \io_lcd[28]~I .output_power_up = "low";
defparam \io_lcd[28]~I .output_register_mode = "none";
defparam \io_lcd[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[29]~I (
	.datain(\lcd|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[29]));
// synopsys translate_off
defparam \io_lcd[29]~I .input_async_reset = "none";
defparam \io_lcd[29]~I .input_power_up = "low";
defparam \io_lcd[29]~I .input_register_mode = "none";
defparam \io_lcd[29]~I .input_sync_reset = "none";
defparam \io_lcd[29]~I .oe_async_reset = "none";
defparam \io_lcd[29]~I .oe_power_up = "low";
defparam \io_lcd[29]~I .oe_register_mode = "none";
defparam \io_lcd[29]~I .oe_sync_reset = "none";
defparam \io_lcd[29]~I .operation_mode = "output";
defparam \io_lcd[29]~I .output_async_reset = "none";
defparam \io_lcd[29]~I .output_power_up = "low";
defparam \io_lcd[29]~I .output_register_mode = "none";
defparam \io_lcd[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[30]~I (
	.datain(\lcd|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[30]));
// synopsys translate_off
defparam \io_lcd[30]~I .input_async_reset = "none";
defparam \io_lcd[30]~I .input_power_up = "low";
defparam \io_lcd[30]~I .input_register_mode = "none";
defparam \io_lcd[30]~I .input_sync_reset = "none";
defparam \io_lcd[30]~I .oe_async_reset = "none";
defparam \io_lcd[30]~I .oe_power_up = "low";
defparam \io_lcd[30]~I .oe_register_mode = "none";
defparam \io_lcd[30]~I .oe_sync_reset = "none";
defparam \io_lcd[30]~I .operation_mode = "output";
defparam \io_lcd[30]~I .output_async_reset = "none";
defparam \io_lcd[30]~I .output_power_up = "low";
defparam \io_lcd[30]~I .output_register_mode = "none";
defparam \io_lcd[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_lcd[31]~I (
	.datain(\lcd|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_lcd[31]));
// synopsys translate_off
defparam \io_lcd[31]~I .input_async_reset = "none";
defparam \io_lcd[31]~I .input_power_up = "low";
defparam \io_lcd[31]~I .input_register_mode = "none";
defparam \io_lcd[31]~I .input_sync_reset = "none";
defparam \io_lcd[31]~I .oe_async_reset = "none";
defparam \io_lcd[31]~I .oe_power_up = "low";
defparam \io_lcd[31]~I .oe_register_mode = "none";
defparam \io_lcd[31]~I .oe_sync_reset = "none";
defparam \io_lcd[31]~I .operation_mode = "output";
defparam \io_lcd[31]~I .output_async_reset = "none";
defparam \io_lcd[31]~I .output_power_up = "low";
defparam \io_lcd[31]~I .output_register_mode = "none";
defparam \io_lcd[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[0]~I (
	.datain(\ledg|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[0]));
// synopsys translate_off
defparam \io_ledg[0]~I .input_async_reset = "none";
defparam \io_ledg[0]~I .input_power_up = "low";
defparam \io_ledg[0]~I .input_register_mode = "none";
defparam \io_ledg[0]~I .input_sync_reset = "none";
defparam \io_ledg[0]~I .oe_async_reset = "none";
defparam \io_ledg[0]~I .oe_power_up = "low";
defparam \io_ledg[0]~I .oe_register_mode = "none";
defparam \io_ledg[0]~I .oe_sync_reset = "none";
defparam \io_ledg[0]~I .operation_mode = "output";
defparam \io_ledg[0]~I .output_async_reset = "none";
defparam \io_ledg[0]~I .output_power_up = "low";
defparam \io_ledg[0]~I .output_register_mode = "none";
defparam \io_ledg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[1]~I (
	.datain(\ledg|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[1]));
// synopsys translate_off
defparam \io_ledg[1]~I .input_async_reset = "none";
defparam \io_ledg[1]~I .input_power_up = "low";
defparam \io_ledg[1]~I .input_register_mode = "none";
defparam \io_ledg[1]~I .input_sync_reset = "none";
defparam \io_ledg[1]~I .oe_async_reset = "none";
defparam \io_ledg[1]~I .oe_power_up = "low";
defparam \io_ledg[1]~I .oe_register_mode = "none";
defparam \io_ledg[1]~I .oe_sync_reset = "none";
defparam \io_ledg[1]~I .operation_mode = "output";
defparam \io_ledg[1]~I .output_async_reset = "none";
defparam \io_ledg[1]~I .output_power_up = "low";
defparam \io_ledg[1]~I .output_register_mode = "none";
defparam \io_ledg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[2]~I (
	.datain(\ledg|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[2]));
// synopsys translate_off
defparam \io_ledg[2]~I .input_async_reset = "none";
defparam \io_ledg[2]~I .input_power_up = "low";
defparam \io_ledg[2]~I .input_register_mode = "none";
defparam \io_ledg[2]~I .input_sync_reset = "none";
defparam \io_ledg[2]~I .oe_async_reset = "none";
defparam \io_ledg[2]~I .oe_power_up = "low";
defparam \io_ledg[2]~I .oe_register_mode = "none";
defparam \io_ledg[2]~I .oe_sync_reset = "none";
defparam \io_ledg[2]~I .operation_mode = "output";
defparam \io_ledg[2]~I .output_async_reset = "none";
defparam \io_ledg[2]~I .output_power_up = "low";
defparam \io_ledg[2]~I .output_register_mode = "none";
defparam \io_ledg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[3]~I (
	.datain(\ledg|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[3]));
// synopsys translate_off
defparam \io_ledg[3]~I .input_async_reset = "none";
defparam \io_ledg[3]~I .input_power_up = "low";
defparam \io_ledg[3]~I .input_register_mode = "none";
defparam \io_ledg[3]~I .input_sync_reset = "none";
defparam \io_ledg[3]~I .oe_async_reset = "none";
defparam \io_ledg[3]~I .oe_power_up = "low";
defparam \io_ledg[3]~I .oe_register_mode = "none";
defparam \io_ledg[3]~I .oe_sync_reset = "none";
defparam \io_ledg[3]~I .operation_mode = "output";
defparam \io_ledg[3]~I .output_async_reset = "none";
defparam \io_ledg[3]~I .output_power_up = "low";
defparam \io_ledg[3]~I .output_register_mode = "none";
defparam \io_ledg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[4]~I (
	.datain(\ledg|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[4]));
// synopsys translate_off
defparam \io_ledg[4]~I .input_async_reset = "none";
defparam \io_ledg[4]~I .input_power_up = "low";
defparam \io_ledg[4]~I .input_register_mode = "none";
defparam \io_ledg[4]~I .input_sync_reset = "none";
defparam \io_ledg[4]~I .oe_async_reset = "none";
defparam \io_ledg[4]~I .oe_power_up = "low";
defparam \io_ledg[4]~I .oe_register_mode = "none";
defparam \io_ledg[4]~I .oe_sync_reset = "none";
defparam \io_ledg[4]~I .operation_mode = "output";
defparam \io_ledg[4]~I .output_async_reset = "none";
defparam \io_ledg[4]~I .output_power_up = "low";
defparam \io_ledg[4]~I .output_register_mode = "none";
defparam \io_ledg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[5]~I (
	.datain(\ledg|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[5]));
// synopsys translate_off
defparam \io_ledg[5]~I .input_async_reset = "none";
defparam \io_ledg[5]~I .input_power_up = "low";
defparam \io_ledg[5]~I .input_register_mode = "none";
defparam \io_ledg[5]~I .input_sync_reset = "none";
defparam \io_ledg[5]~I .oe_async_reset = "none";
defparam \io_ledg[5]~I .oe_power_up = "low";
defparam \io_ledg[5]~I .oe_register_mode = "none";
defparam \io_ledg[5]~I .oe_sync_reset = "none";
defparam \io_ledg[5]~I .operation_mode = "output";
defparam \io_ledg[5]~I .output_async_reset = "none";
defparam \io_ledg[5]~I .output_power_up = "low";
defparam \io_ledg[5]~I .output_register_mode = "none";
defparam \io_ledg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[6]~I (
	.datain(\ledg|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[6]));
// synopsys translate_off
defparam \io_ledg[6]~I .input_async_reset = "none";
defparam \io_ledg[6]~I .input_power_up = "low";
defparam \io_ledg[6]~I .input_register_mode = "none";
defparam \io_ledg[6]~I .input_sync_reset = "none";
defparam \io_ledg[6]~I .oe_async_reset = "none";
defparam \io_ledg[6]~I .oe_power_up = "low";
defparam \io_ledg[6]~I .oe_register_mode = "none";
defparam \io_ledg[6]~I .oe_sync_reset = "none";
defparam \io_ledg[6]~I .operation_mode = "output";
defparam \io_ledg[6]~I .output_async_reset = "none";
defparam \io_ledg[6]~I .output_power_up = "low";
defparam \io_ledg[6]~I .output_register_mode = "none";
defparam \io_ledg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[7]~I (
	.datain(\ledg|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[7]));
// synopsys translate_off
defparam \io_ledg[7]~I .input_async_reset = "none";
defparam \io_ledg[7]~I .input_power_up = "low";
defparam \io_ledg[7]~I .input_register_mode = "none";
defparam \io_ledg[7]~I .input_sync_reset = "none";
defparam \io_ledg[7]~I .oe_async_reset = "none";
defparam \io_ledg[7]~I .oe_power_up = "low";
defparam \io_ledg[7]~I .oe_register_mode = "none";
defparam \io_ledg[7]~I .oe_sync_reset = "none";
defparam \io_ledg[7]~I .operation_mode = "output";
defparam \io_ledg[7]~I .output_async_reset = "none";
defparam \io_ledg[7]~I .output_power_up = "low";
defparam \io_ledg[7]~I .output_register_mode = "none";
defparam \io_ledg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[8]~I (
	.datain(\ledg|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[8]));
// synopsys translate_off
defparam \io_ledg[8]~I .input_async_reset = "none";
defparam \io_ledg[8]~I .input_power_up = "low";
defparam \io_ledg[8]~I .input_register_mode = "none";
defparam \io_ledg[8]~I .input_sync_reset = "none";
defparam \io_ledg[8]~I .oe_async_reset = "none";
defparam \io_ledg[8]~I .oe_power_up = "low";
defparam \io_ledg[8]~I .oe_register_mode = "none";
defparam \io_ledg[8]~I .oe_sync_reset = "none";
defparam \io_ledg[8]~I .operation_mode = "output";
defparam \io_ledg[8]~I .output_async_reset = "none";
defparam \io_ledg[8]~I .output_power_up = "low";
defparam \io_ledg[8]~I .output_register_mode = "none";
defparam \io_ledg[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[9]~I (
	.datain(\ledg|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[9]));
// synopsys translate_off
defparam \io_ledg[9]~I .input_async_reset = "none";
defparam \io_ledg[9]~I .input_power_up = "low";
defparam \io_ledg[9]~I .input_register_mode = "none";
defparam \io_ledg[9]~I .input_sync_reset = "none";
defparam \io_ledg[9]~I .oe_async_reset = "none";
defparam \io_ledg[9]~I .oe_power_up = "low";
defparam \io_ledg[9]~I .oe_register_mode = "none";
defparam \io_ledg[9]~I .oe_sync_reset = "none";
defparam \io_ledg[9]~I .operation_mode = "output";
defparam \io_ledg[9]~I .output_async_reset = "none";
defparam \io_ledg[9]~I .output_power_up = "low";
defparam \io_ledg[9]~I .output_register_mode = "none";
defparam \io_ledg[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[10]~I (
	.datain(\ledg|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[10]));
// synopsys translate_off
defparam \io_ledg[10]~I .input_async_reset = "none";
defparam \io_ledg[10]~I .input_power_up = "low";
defparam \io_ledg[10]~I .input_register_mode = "none";
defparam \io_ledg[10]~I .input_sync_reset = "none";
defparam \io_ledg[10]~I .oe_async_reset = "none";
defparam \io_ledg[10]~I .oe_power_up = "low";
defparam \io_ledg[10]~I .oe_register_mode = "none";
defparam \io_ledg[10]~I .oe_sync_reset = "none";
defparam \io_ledg[10]~I .operation_mode = "output";
defparam \io_ledg[10]~I .output_async_reset = "none";
defparam \io_ledg[10]~I .output_power_up = "low";
defparam \io_ledg[10]~I .output_register_mode = "none";
defparam \io_ledg[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[11]~I (
	.datain(\ledg|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[11]));
// synopsys translate_off
defparam \io_ledg[11]~I .input_async_reset = "none";
defparam \io_ledg[11]~I .input_power_up = "low";
defparam \io_ledg[11]~I .input_register_mode = "none";
defparam \io_ledg[11]~I .input_sync_reset = "none";
defparam \io_ledg[11]~I .oe_async_reset = "none";
defparam \io_ledg[11]~I .oe_power_up = "low";
defparam \io_ledg[11]~I .oe_register_mode = "none";
defparam \io_ledg[11]~I .oe_sync_reset = "none";
defparam \io_ledg[11]~I .operation_mode = "output";
defparam \io_ledg[11]~I .output_async_reset = "none";
defparam \io_ledg[11]~I .output_power_up = "low";
defparam \io_ledg[11]~I .output_register_mode = "none";
defparam \io_ledg[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[12]~I (
	.datain(\ledg|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[12]));
// synopsys translate_off
defparam \io_ledg[12]~I .input_async_reset = "none";
defparam \io_ledg[12]~I .input_power_up = "low";
defparam \io_ledg[12]~I .input_register_mode = "none";
defparam \io_ledg[12]~I .input_sync_reset = "none";
defparam \io_ledg[12]~I .oe_async_reset = "none";
defparam \io_ledg[12]~I .oe_power_up = "low";
defparam \io_ledg[12]~I .oe_register_mode = "none";
defparam \io_ledg[12]~I .oe_sync_reset = "none";
defparam \io_ledg[12]~I .operation_mode = "output";
defparam \io_ledg[12]~I .output_async_reset = "none";
defparam \io_ledg[12]~I .output_power_up = "low";
defparam \io_ledg[12]~I .output_register_mode = "none";
defparam \io_ledg[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[13]~I (
	.datain(\ledg|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[13]));
// synopsys translate_off
defparam \io_ledg[13]~I .input_async_reset = "none";
defparam \io_ledg[13]~I .input_power_up = "low";
defparam \io_ledg[13]~I .input_register_mode = "none";
defparam \io_ledg[13]~I .input_sync_reset = "none";
defparam \io_ledg[13]~I .oe_async_reset = "none";
defparam \io_ledg[13]~I .oe_power_up = "low";
defparam \io_ledg[13]~I .oe_register_mode = "none";
defparam \io_ledg[13]~I .oe_sync_reset = "none";
defparam \io_ledg[13]~I .operation_mode = "output";
defparam \io_ledg[13]~I .output_async_reset = "none";
defparam \io_ledg[13]~I .output_power_up = "low";
defparam \io_ledg[13]~I .output_register_mode = "none";
defparam \io_ledg[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[14]~I (
	.datain(\ledg|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[14]));
// synopsys translate_off
defparam \io_ledg[14]~I .input_async_reset = "none";
defparam \io_ledg[14]~I .input_power_up = "low";
defparam \io_ledg[14]~I .input_register_mode = "none";
defparam \io_ledg[14]~I .input_sync_reset = "none";
defparam \io_ledg[14]~I .oe_async_reset = "none";
defparam \io_ledg[14]~I .oe_power_up = "low";
defparam \io_ledg[14]~I .oe_register_mode = "none";
defparam \io_ledg[14]~I .oe_sync_reset = "none";
defparam \io_ledg[14]~I .operation_mode = "output";
defparam \io_ledg[14]~I .output_async_reset = "none";
defparam \io_ledg[14]~I .output_power_up = "low";
defparam \io_ledg[14]~I .output_register_mode = "none";
defparam \io_ledg[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[15]~I (
	.datain(\ledg|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[15]));
// synopsys translate_off
defparam \io_ledg[15]~I .input_async_reset = "none";
defparam \io_ledg[15]~I .input_power_up = "low";
defparam \io_ledg[15]~I .input_register_mode = "none";
defparam \io_ledg[15]~I .input_sync_reset = "none";
defparam \io_ledg[15]~I .oe_async_reset = "none";
defparam \io_ledg[15]~I .oe_power_up = "low";
defparam \io_ledg[15]~I .oe_register_mode = "none";
defparam \io_ledg[15]~I .oe_sync_reset = "none";
defparam \io_ledg[15]~I .operation_mode = "output";
defparam \io_ledg[15]~I .output_async_reset = "none";
defparam \io_ledg[15]~I .output_power_up = "low";
defparam \io_ledg[15]~I .output_register_mode = "none";
defparam \io_ledg[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[16]~I (
	.datain(\ledg|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[16]));
// synopsys translate_off
defparam \io_ledg[16]~I .input_async_reset = "none";
defparam \io_ledg[16]~I .input_power_up = "low";
defparam \io_ledg[16]~I .input_register_mode = "none";
defparam \io_ledg[16]~I .input_sync_reset = "none";
defparam \io_ledg[16]~I .oe_async_reset = "none";
defparam \io_ledg[16]~I .oe_power_up = "low";
defparam \io_ledg[16]~I .oe_register_mode = "none";
defparam \io_ledg[16]~I .oe_sync_reset = "none";
defparam \io_ledg[16]~I .operation_mode = "output";
defparam \io_ledg[16]~I .output_async_reset = "none";
defparam \io_ledg[16]~I .output_power_up = "low";
defparam \io_ledg[16]~I .output_register_mode = "none";
defparam \io_ledg[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[17]~I (
	.datain(\ledg|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[17]));
// synopsys translate_off
defparam \io_ledg[17]~I .input_async_reset = "none";
defparam \io_ledg[17]~I .input_power_up = "low";
defparam \io_ledg[17]~I .input_register_mode = "none";
defparam \io_ledg[17]~I .input_sync_reset = "none";
defparam \io_ledg[17]~I .oe_async_reset = "none";
defparam \io_ledg[17]~I .oe_power_up = "low";
defparam \io_ledg[17]~I .oe_register_mode = "none";
defparam \io_ledg[17]~I .oe_sync_reset = "none";
defparam \io_ledg[17]~I .operation_mode = "output";
defparam \io_ledg[17]~I .output_async_reset = "none";
defparam \io_ledg[17]~I .output_power_up = "low";
defparam \io_ledg[17]~I .output_register_mode = "none";
defparam \io_ledg[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[18]~I (
	.datain(\ledg|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[18]));
// synopsys translate_off
defparam \io_ledg[18]~I .input_async_reset = "none";
defparam \io_ledg[18]~I .input_power_up = "low";
defparam \io_ledg[18]~I .input_register_mode = "none";
defparam \io_ledg[18]~I .input_sync_reset = "none";
defparam \io_ledg[18]~I .oe_async_reset = "none";
defparam \io_ledg[18]~I .oe_power_up = "low";
defparam \io_ledg[18]~I .oe_register_mode = "none";
defparam \io_ledg[18]~I .oe_sync_reset = "none";
defparam \io_ledg[18]~I .operation_mode = "output";
defparam \io_ledg[18]~I .output_async_reset = "none";
defparam \io_ledg[18]~I .output_power_up = "low";
defparam \io_ledg[18]~I .output_register_mode = "none";
defparam \io_ledg[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[19]~I (
	.datain(\ledg|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[19]));
// synopsys translate_off
defparam \io_ledg[19]~I .input_async_reset = "none";
defparam \io_ledg[19]~I .input_power_up = "low";
defparam \io_ledg[19]~I .input_register_mode = "none";
defparam \io_ledg[19]~I .input_sync_reset = "none";
defparam \io_ledg[19]~I .oe_async_reset = "none";
defparam \io_ledg[19]~I .oe_power_up = "low";
defparam \io_ledg[19]~I .oe_register_mode = "none";
defparam \io_ledg[19]~I .oe_sync_reset = "none";
defparam \io_ledg[19]~I .operation_mode = "output";
defparam \io_ledg[19]~I .output_async_reset = "none";
defparam \io_ledg[19]~I .output_power_up = "low";
defparam \io_ledg[19]~I .output_register_mode = "none";
defparam \io_ledg[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[20]~I (
	.datain(\ledg|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[20]));
// synopsys translate_off
defparam \io_ledg[20]~I .input_async_reset = "none";
defparam \io_ledg[20]~I .input_power_up = "low";
defparam \io_ledg[20]~I .input_register_mode = "none";
defparam \io_ledg[20]~I .input_sync_reset = "none";
defparam \io_ledg[20]~I .oe_async_reset = "none";
defparam \io_ledg[20]~I .oe_power_up = "low";
defparam \io_ledg[20]~I .oe_register_mode = "none";
defparam \io_ledg[20]~I .oe_sync_reset = "none";
defparam \io_ledg[20]~I .operation_mode = "output";
defparam \io_ledg[20]~I .output_async_reset = "none";
defparam \io_ledg[20]~I .output_power_up = "low";
defparam \io_ledg[20]~I .output_register_mode = "none";
defparam \io_ledg[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[21]~I (
	.datain(\ledg|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[21]));
// synopsys translate_off
defparam \io_ledg[21]~I .input_async_reset = "none";
defparam \io_ledg[21]~I .input_power_up = "low";
defparam \io_ledg[21]~I .input_register_mode = "none";
defparam \io_ledg[21]~I .input_sync_reset = "none";
defparam \io_ledg[21]~I .oe_async_reset = "none";
defparam \io_ledg[21]~I .oe_power_up = "low";
defparam \io_ledg[21]~I .oe_register_mode = "none";
defparam \io_ledg[21]~I .oe_sync_reset = "none";
defparam \io_ledg[21]~I .operation_mode = "output";
defparam \io_ledg[21]~I .output_async_reset = "none";
defparam \io_ledg[21]~I .output_power_up = "low";
defparam \io_ledg[21]~I .output_register_mode = "none";
defparam \io_ledg[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[22]~I (
	.datain(\ledg|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[22]));
// synopsys translate_off
defparam \io_ledg[22]~I .input_async_reset = "none";
defparam \io_ledg[22]~I .input_power_up = "low";
defparam \io_ledg[22]~I .input_register_mode = "none";
defparam \io_ledg[22]~I .input_sync_reset = "none";
defparam \io_ledg[22]~I .oe_async_reset = "none";
defparam \io_ledg[22]~I .oe_power_up = "low";
defparam \io_ledg[22]~I .oe_register_mode = "none";
defparam \io_ledg[22]~I .oe_sync_reset = "none";
defparam \io_ledg[22]~I .operation_mode = "output";
defparam \io_ledg[22]~I .output_async_reset = "none";
defparam \io_ledg[22]~I .output_power_up = "low";
defparam \io_ledg[22]~I .output_register_mode = "none";
defparam \io_ledg[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[23]~I (
	.datain(\ledg|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[23]));
// synopsys translate_off
defparam \io_ledg[23]~I .input_async_reset = "none";
defparam \io_ledg[23]~I .input_power_up = "low";
defparam \io_ledg[23]~I .input_register_mode = "none";
defparam \io_ledg[23]~I .input_sync_reset = "none";
defparam \io_ledg[23]~I .oe_async_reset = "none";
defparam \io_ledg[23]~I .oe_power_up = "low";
defparam \io_ledg[23]~I .oe_register_mode = "none";
defparam \io_ledg[23]~I .oe_sync_reset = "none";
defparam \io_ledg[23]~I .operation_mode = "output";
defparam \io_ledg[23]~I .output_async_reset = "none";
defparam \io_ledg[23]~I .output_power_up = "low";
defparam \io_ledg[23]~I .output_register_mode = "none";
defparam \io_ledg[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[24]~I (
	.datain(\ledg|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[24]));
// synopsys translate_off
defparam \io_ledg[24]~I .input_async_reset = "none";
defparam \io_ledg[24]~I .input_power_up = "low";
defparam \io_ledg[24]~I .input_register_mode = "none";
defparam \io_ledg[24]~I .input_sync_reset = "none";
defparam \io_ledg[24]~I .oe_async_reset = "none";
defparam \io_ledg[24]~I .oe_power_up = "low";
defparam \io_ledg[24]~I .oe_register_mode = "none";
defparam \io_ledg[24]~I .oe_sync_reset = "none";
defparam \io_ledg[24]~I .operation_mode = "output";
defparam \io_ledg[24]~I .output_async_reset = "none";
defparam \io_ledg[24]~I .output_power_up = "low";
defparam \io_ledg[24]~I .output_register_mode = "none";
defparam \io_ledg[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[25]~I (
	.datain(\ledg|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[25]));
// synopsys translate_off
defparam \io_ledg[25]~I .input_async_reset = "none";
defparam \io_ledg[25]~I .input_power_up = "low";
defparam \io_ledg[25]~I .input_register_mode = "none";
defparam \io_ledg[25]~I .input_sync_reset = "none";
defparam \io_ledg[25]~I .oe_async_reset = "none";
defparam \io_ledg[25]~I .oe_power_up = "low";
defparam \io_ledg[25]~I .oe_register_mode = "none";
defparam \io_ledg[25]~I .oe_sync_reset = "none";
defparam \io_ledg[25]~I .operation_mode = "output";
defparam \io_ledg[25]~I .output_async_reset = "none";
defparam \io_ledg[25]~I .output_power_up = "low";
defparam \io_ledg[25]~I .output_register_mode = "none";
defparam \io_ledg[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[26]~I (
	.datain(\ledg|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[26]));
// synopsys translate_off
defparam \io_ledg[26]~I .input_async_reset = "none";
defparam \io_ledg[26]~I .input_power_up = "low";
defparam \io_ledg[26]~I .input_register_mode = "none";
defparam \io_ledg[26]~I .input_sync_reset = "none";
defparam \io_ledg[26]~I .oe_async_reset = "none";
defparam \io_ledg[26]~I .oe_power_up = "low";
defparam \io_ledg[26]~I .oe_register_mode = "none";
defparam \io_ledg[26]~I .oe_sync_reset = "none";
defparam \io_ledg[26]~I .operation_mode = "output";
defparam \io_ledg[26]~I .output_async_reset = "none";
defparam \io_ledg[26]~I .output_power_up = "low";
defparam \io_ledg[26]~I .output_register_mode = "none";
defparam \io_ledg[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[27]~I (
	.datain(\ledg|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[27]));
// synopsys translate_off
defparam \io_ledg[27]~I .input_async_reset = "none";
defparam \io_ledg[27]~I .input_power_up = "low";
defparam \io_ledg[27]~I .input_register_mode = "none";
defparam \io_ledg[27]~I .input_sync_reset = "none";
defparam \io_ledg[27]~I .oe_async_reset = "none";
defparam \io_ledg[27]~I .oe_power_up = "low";
defparam \io_ledg[27]~I .oe_register_mode = "none";
defparam \io_ledg[27]~I .oe_sync_reset = "none";
defparam \io_ledg[27]~I .operation_mode = "output";
defparam \io_ledg[27]~I .output_async_reset = "none";
defparam \io_ledg[27]~I .output_power_up = "low";
defparam \io_ledg[27]~I .output_register_mode = "none";
defparam \io_ledg[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[28]~I (
	.datain(\ledg|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[28]));
// synopsys translate_off
defparam \io_ledg[28]~I .input_async_reset = "none";
defparam \io_ledg[28]~I .input_power_up = "low";
defparam \io_ledg[28]~I .input_register_mode = "none";
defparam \io_ledg[28]~I .input_sync_reset = "none";
defparam \io_ledg[28]~I .oe_async_reset = "none";
defparam \io_ledg[28]~I .oe_power_up = "low";
defparam \io_ledg[28]~I .oe_register_mode = "none";
defparam \io_ledg[28]~I .oe_sync_reset = "none";
defparam \io_ledg[28]~I .operation_mode = "output";
defparam \io_ledg[28]~I .output_async_reset = "none";
defparam \io_ledg[28]~I .output_power_up = "low";
defparam \io_ledg[28]~I .output_register_mode = "none";
defparam \io_ledg[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[29]~I (
	.datain(\ledg|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[29]));
// synopsys translate_off
defparam \io_ledg[29]~I .input_async_reset = "none";
defparam \io_ledg[29]~I .input_power_up = "low";
defparam \io_ledg[29]~I .input_register_mode = "none";
defparam \io_ledg[29]~I .input_sync_reset = "none";
defparam \io_ledg[29]~I .oe_async_reset = "none";
defparam \io_ledg[29]~I .oe_power_up = "low";
defparam \io_ledg[29]~I .oe_register_mode = "none";
defparam \io_ledg[29]~I .oe_sync_reset = "none";
defparam \io_ledg[29]~I .operation_mode = "output";
defparam \io_ledg[29]~I .output_async_reset = "none";
defparam \io_ledg[29]~I .output_power_up = "low";
defparam \io_ledg[29]~I .output_register_mode = "none";
defparam \io_ledg[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[30]~I (
	.datain(\ledg|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[30]));
// synopsys translate_off
defparam \io_ledg[30]~I .input_async_reset = "none";
defparam \io_ledg[30]~I .input_power_up = "low";
defparam \io_ledg[30]~I .input_register_mode = "none";
defparam \io_ledg[30]~I .input_sync_reset = "none";
defparam \io_ledg[30]~I .oe_async_reset = "none";
defparam \io_ledg[30]~I .oe_power_up = "low";
defparam \io_ledg[30]~I .oe_register_mode = "none";
defparam \io_ledg[30]~I .oe_sync_reset = "none";
defparam \io_ledg[30]~I .operation_mode = "output";
defparam \io_ledg[30]~I .output_async_reset = "none";
defparam \io_ledg[30]~I .output_power_up = "low";
defparam \io_ledg[30]~I .output_register_mode = "none";
defparam \io_ledg[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledg[31]~I (
	.datain(\ledg|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledg[31]));
// synopsys translate_off
defparam \io_ledg[31]~I .input_async_reset = "none";
defparam \io_ledg[31]~I .input_power_up = "low";
defparam \io_ledg[31]~I .input_register_mode = "none";
defparam \io_ledg[31]~I .input_sync_reset = "none";
defparam \io_ledg[31]~I .oe_async_reset = "none";
defparam \io_ledg[31]~I .oe_power_up = "low";
defparam \io_ledg[31]~I .oe_register_mode = "none";
defparam \io_ledg[31]~I .oe_sync_reset = "none";
defparam \io_ledg[31]~I .operation_mode = "output";
defparam \io_ledg[31]~I .output_async_reset = "none";
defparam \io_ledg[31]~I .output_power_up = "low";
defparam \io_ledg[31]~I .output_register_mode = "none";
defparam \io_ledg[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[0]~I (
	.datain(\ledr|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[0]));
// synopsys translate_off
defparam \io_ledr[0]~I .input_async_reset = "none";
defparam \io_ledr[0]~I .input_power_up = "low";
defparam \io_ledr[0]~I .input_register_mode = "none";
defparam \io_ledr[0]~I .input_sync_reset = "none";
defparam \io_ledr[0]~I .oe_async_reset = "none";
defparam \io_ledr[0]~I .oe_power_up = "low";
defparam \io_ledr[0]~I .oe_register_mode = "none";
defparam \io_ledr[0]~I .oe_sync_reset = "none";
defparam \io_ledr[0]~I .operation_mode = "output";
defparam \io_ledr[0]~I .output_async_reset = "none";
defparam \io_ledr[0]~I .output_power_up = "low";
defparam \io_ledr[0]~I .output_register_mode = "none";
defparam \io_ledr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[1]~I (
	.datain(\ledr|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[1]));
// synopsys translate_off
defparam \io_ledr[1]~I .input_async_reset = "none";
defparam \io_ledr[1]~I .input_power_up = "low";
defparam \io_ledr[1]~I .input_register_mode = "none";
defparam \io_ledr[1]~I .input_sync_reset = "none";
defparam \io_ledr[1]~I .oe_async_reset = "none";
defparam \io_ledr[1]~I .oe_power_up = "low";
defparam \io_ledr[1]~I .oe_register_mode = "none";
defparam \io_ledr[1]~I .oe_sync_reset = "none";
defparam \io_ledr[1]~I .operation_mode = "output";
defparam \io_ledr[1]~I .output_async_reset = "none";
defparam \io_ledr[1]~I .output_power_up = "low";
defparam \io_ledr[1]~I .output_register_mode = "none";
defparam \io_ledr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[2]~I (
	.datain(\ledr|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[2]));
// synopsys translate_off
defparam \io_ledr[2]~I .input_async_reset = "none";
defparam \io_ledr[2]~I .input_power_up = "low";
defparam \io_ledr[2]~I .input_register_mode = "none";
defparam \io_ledr[2]~I .input_sync_reset = "none";
defparam \io_ledr[2]~I .oe_async_reset = "none";
defparam \io_ledr[2]~I .oe_power_up = "low";
defparam \io_ledr[2]~I .oe_register_mode = "none";
defparam \io_ledr[2]~I .oe_sync_reset = "none";
defparam \io_ledr[2]~I .operation_mode = "output";
defparam \io_ledr[2]~I .output_async_reset = "none";
defparam \io_ledr[2]~I .output_power_up = "low";
defparam \io_ledr[2]~I .output_register_mode = "none";
defparam \io_ledr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[3]~I (
	.datain(\ledr|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[3]));
// synopsys translate_off
defparam \io_ledr[3]~I .input_async_reset = "none";
defparam \io_ledr[3]~I .input_power_up = "low";
defparam \io_ledr[3]~I .input_register_mode = "none";
defparam \io_ledr[3]~I .input_sync_reset = "none";
defparam \io_ledr[3]~I .oe_async_reset = "none";
defparam \io_ledr[3]~I .oe_power_up = "low";
defparam \io_ledr[3]~I .oe_register_mode = "none";
defparam \io_ledr[3]~I .oe_sync_reset = "none";
defparam \io_ledr[3]~I .operation_mode = "output";
defparam \io_ledr[3]~I .output_async_reset = "none";
defparam \io_ledr[3]~I .output_power_up = "low";
defparam \io_ledr[3]~I .output_register_mode = "none";
defparam \io_ledr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[4]~I (
	.datain(\ledr|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[4]));
// synopsys translate_off
defparam \io_ledr[4]~I .input_async_reset = "none";
defparam \io_ledr[4]~I .input_power_up = "low";
defparam \io_ledr[4]~I .input_register_mode = "none";
defparam \io_ledr[4]~I .input_sync_reset = "none";
defparam \io_ledr[4]~I .oe_async_reset = "none";
defparam \io_ledr[4]~I .oe_power_up = "low";
defparam \io_ledr[4]~I .oe_register_mode = "none";
defparam \io_ledr[4]~I .oe_sync_reset = "none";
defparam \io_ledr[4]~I .operation_mode = "output";
defparam \io_ledr[4]~I .output_async_reset = "none";
defparam \io_ledr[4]~I .output_power_up = "low";
defparam \io_ledr[4]~I .output_register_mode = "none";
defparam \io_ledr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[5]~I (
	.datain(\ledr|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[5]));
// synopsys translate_off
defparam \io_ledr[5]~I .input_async_reset = "none";
defparam \io_ledr[5]~I .input_power_up = "low";
defparam \io_ledr[5]~I .input_register_mode = "none";
defparam \io_ledr[5]~I .input_sync_reset = "none";
defparam \io_ledr[5]~I .oe_async_reset = "none";
defparam \io_ledr[5]~I .oe_power_up = "low";
defparam \io_ledr[5]~I .oe_register_mode = "none";
defparam \io_ledr[5]~I .oe_sync_reset = "none";
defparam \io_ledr[5]~I .operation_mode = "output";
defparam \io_ledr[5]~I .output_async_reset = "none";
defparam \io_ledr[5]~I .output_power_up = "low";
defparam \io_ledr[5]~I .output_register_mode = "none";
defparam \io_ledr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[6]~I (
	.datain(\ledr|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[6]));
// synopsys translate_off
defparam \io_ledr[6]~I .input_async_reset = "none";
defparam \io_ledr[6]~I .input_power_up = "low";
defparam \io_ledr[6]~I .input_register_mode = "none";
defparam \io_ledr[6]~I .input_sync_reset = "none";
defparam \io_ledr[6]~I .oe_async_reset = "none";
defparam \io_ledr[6]~I .oe_power_up = "low";
defparam \io_ledr[6]~I .oe_register_mode = "none";
defparam \io_ledr[6]~I .oe_sync_reset = "none";
defparam \io_ledr[6]~I .operation_mode = "output";
defparam \io_ledr[6]~I .output_async_reset = "none";
defparam \io_ledr[6]~I .output_power_up = "low";
defparam \io_ledr[6]~I .output_register_mode = "none";
defparam \io_ledr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[7]~I (
	.datain(\ledr|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[7]));
// synopsys translate_off
defparam \io_ledr[7]~I .input_async_reset = "none";
defparam \io_ledr[7]~I .input_power_up = "low";
defparam \io_ledr[7]~I .input_register_mode = "none";
defparam \io_ledr[7]~I .input_sync_reset = "none";
defparam \io_ledr[7]~I .oe_async_reset = "none";
defparam \io_ledr[7]~I .oe_power_up = "low";
defparam \io_ledr[7]~I .oe_register_mode = "none";
defparam \io_ledr[7]~I .oe_sync_reset = "none";
defparam \io_ledr[7]~I .operation_mode = "output";
defparam \io_ledr[7]~I .output_async_reset = "none";
defparam \io_ledr[7]~I .output_power_up = "low";
defparam \io_ledr[7]~I .output_register_mode = "none";
defparam \io_ledr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[8]~I (
	.datain(\ledr|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[8]));
// synopsys translate_off
defparam \io_ledr[8]~I .input_async_reset = "none";
defparam \io_ledr[8]~I .input_power_up = "low";
defparam \io_ledr[8]~I .input_register_mode = "none";
defparam \io_ledr[8]~I .input_sync_reset = "none";
defparam \io_ledr[8]~I .oe_async_reset = "none";
defparam \io_ledr[8]~I .oe_power_up = "low";
defparam \io_ledr[8]~I .oe_register_mode = "none";
defparam \io_ledr[8]~I .oe_sync_reset = "none";
defparam \io_ledr[8]~I .operation_mode = "output";
defparam \io_ledr[8]~I .output_async_reset = "none";
defparam \io_ledr[8]~I .output_power_up = "low";
defparam \io_ledr[8]~I .output_register_mode = "none";
defparam \io_ledr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[9]~I (
	.datain(\ledr|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[9]));
// synopsys translate_off
defparam \io_ledr[9]~I .input_async_reset = "none";
defparam \io_ledr[9]~I .input_power_up = "low";
defparam \io_ledr[9]~I .input_register_mode = "none";
defparam \io_ledr[9]~I .input_sync_reset = "none";
defparam \io_ledr[9]~I .oe_async_reset = "none";
defparam \io_ledr[9]~I .oe_power_up = "low";
defparam \io_ledr[9]~I .oe_register_mode = "none";
defparam \io_ledr[9]~I .oe_sync_reset = "none";
defparam \io_ledr[9]~I .operation_mode = "output";
defparam \io_ledr[9]~I .output_async_reset = "none";
defparam \io_ledr[9]~I .output_power_up = "low";
defparam \io_ledr[9]~I .output_register_mode = "none";
defparam \io_ledr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[10]~I (
	.datain(\ledr|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[10]));
// synopsys translate_off
defparam \io_ledr[10]~I .input_async_reset = "none";
defparam \io_ledr[10]~I .input_power_up = "low";
defparam \io_ledr[10]~I .input_register_mode = "none";
defparam \io_ledr[10]~I .input_sync_reset = "none";
defparam \io_ledr[10]~I .oe_async_reset = "none";
defparam \io_ledr[10]~I .oe_power_up = "low";
defparam \io_ledr[10]~I .oe_register_mode = "none";
defparam \io_ledr[10]~I .oe_sync_reset = "none";
defparam \io_ledr[10]~I .operation_mode = "output";
defparam \io_ledr[10]~I .output_async_reset = "none";
defparam \io_ledr[10]~I .output_power_up = "low";
defparam \io_ledr[10]~I .output_register_mode = "none";
defparam \io_ledr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[11]~I (
	.datain(\ledr|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[11]));
// synopsys translate_off
defparam \io_ledr[11]~I .input_async_reset = "none";
defparam \io_ledr[11]~I .input_power_up = "low";
defparam \io_ledr[11]~I .input_register_mode = "none";
defparam \io_ledr[11]~I .input_sync_reset = "none";
defparam \io_ledr[11]~I .oe_async_reset = "none";
defparam \io_ledr[11]~I .oe_power_up = "low";
defparam \io_ledr[11]~I .oe_register_mode = "none";
defparam \io_ledr[11]~I .oe_sync_reset = "none";
defparam \io_ledr[11]~I .operation_mode = "output";
defparam \io_ledr[11]~I .output_async_reset = "none";
defparam \io_ledr[11]~I .output_power_up = "low";
defparam \io_ledr[11]~I .output_register_mode = "none";
defparam \io_ledr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[12]~I (
	.datain(\ledr|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[12]));
// synopsys translate_off
defparam \io_ledr[12]~I .input_async_reset = "none";
defparam \io_ledr[12]~I .input_power_up = "low";
defparam \io_ledr[12]~I .input_register_mode = "none";
defparam \io_ledr[12]~I .input_sync_reset = "none";
defparam \io_ledr[12]~I .oe_async_reset = "none";
defparam \io_ledr[12]~I .oe_power_up = "low";
defparam \io_ledr[12]~I .oe_register_mode = "none";
defparam \io_ledr[12]~I .oe_sync_reset = "none";
defparam \io_ledr[12]~I .operation_mode = "output";
defparam \io_ledr[12]~I .output_async_reset = "none";
defparam \io_ledr[12]~I .output_power_up = "low";
defparam \io_ledr[12]~I .output_register_mode = "none";
defparam \io_ledr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[13]~I (
	.datain(\ledr|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[13]));
// synopsys translate_off
defparam \io_ledr[13]~I .input_async_reset = "none";
defparam \io_ledr[13]~I .input_power_up = "low";
defparam \io_ledr[13]~I .input_register_mode = "none";
defparam \io_ledr[13]~I .input_sync_reset = "none";
defparam \io_ledr[13]~I .oe_async_reset = "none";
defparam \io_ledr[13]~I .oe_power_up = "low";
defparam \io_ledr[13]~I .oe_register_mode = "none";
defparam \io_ledr[13]~I .oe_sync_reset = "none";
defparam \io_ledr[13]~I .operation_mode = "output";
defparam \io_ledr[13]~I .output_async_reset = "none";
defparam \io_ledr[13]~I .output_power_up = "low";
defparam \io_ledr[13]~I .output_register_mode = "none";
defparam \io_ledr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[14]~I (
	.datain(\ledr|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[14]));
// synopsys translate_off
defparam \io_ledr[14]~I .input_async_reset = "none";
defparam \io_ledr[14]~I .input_power_up = "low";
defparam \io_ledr[14]~I .input_register_mode = "none";
defparam \io_ledr[14]~I .input_sync_reset = "none";
defparam \io_ledr[14]~I .oe_async_reset = "none";
defparam \io_ledr[14]~I .oe_power_up = "low";
defparam \io_ledr[14]~I .oe_register_mode = "none";
defparam \io_ledr[14]~I .oe_sync_reset = "none";
defparam \io_ledr[14]~I .operation_mode = "output";
defparam \io_ledr[14]~I .output_async_reset = "none";
defparam \io_ledr[14]~I .output_power_up = "low";
defparam \io_ledr[14]~I .output_register_mode = "none";
defparam \io_ledr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[15]~I (
	.datain(\ledr|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[15]));
// synopsys translate_off
defparam \io_ledr[15]~I .input_async_reset = "none";
defparam \io_ledr[15]~I .input_power_up = "low";
defparam \io_ledr[15]~I .input_register_mode = "none";
defparam \io_ledr[15]~I .input_sync_reset = "none";
defparam \io_ledr[15]~I .oe_async_reset = "none";
defparam \io_ledr[15]~I .oe_power_up = "low";
defparam \io_ledr[15]~I .oe_register_mode = "none";
defparam \io_ledr[15]~I .oe_sync_reset = "none";
defparam \io_ledr[15]~I .operation_mode = "output";
defparam \io_ledr[15]~I .output_async_reset = "none";
defparam \io_ledr[15]~I .output_power_up = "low";
defparam \io_ledr[15]~I .output_register_mode = "none";
defparam \io_ledr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[16]~I (
	.datain(\ledr|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[16]));
// synopsys translate_off
defparam \io_ledr[16]~I .input_async_reset = "none";
defparam \io_ledr[16]~I .input_power_up = "low";
defparam \io_ledr[16]~I .input_register_mode = "none";
defparam \io_ledr[16]~I .input_sync_reset = "none";
defparam \io_ledr[16]~I .oe_async_reset = "none";
defparam \io_ledr[16]~I .oe_power_up = "low";
defparam \io_ledr[16]~I .oe_register_mode = "none";
defparam \io_ledr[16]~I .oe_sync_reset = "none";
defparam \io_ledr[16]~I .operation_mode = "output";
defparam \io_ledr[16]~I .output_async_reset = "none";
defparam \io_ledr[16]~I .output_power_up = "low";
defparam \io_ledr[16]~I .output_register_mode = "none";
defparam \io_ledr[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[17]~I (
	.datain(\ledr|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[17]));
// synopsys translate_off
defparam \io_ledr[17]~I .input_async_reset = "none";
defparam \io_ledr[17]~I .input_power_up = "low";
defparam \io_ledr[17]~I .input_register_mode = "none";
defparam \io_ledr[17]~I .input_sync_reset = "none";
defparam \io_ledr[17]~I .oe_async_reset = "none";
defparam \io_ledr[17]~I .oe_power_up = "low";
defparam \io_ledr[17]~I .oe_register_mode = "none";
defparam \io_ledr[17]~I .oe_sync_reset = "none";
defparam \io_ledr[17]~I .operation_mode = "output";
defparam \io_ledr[17]~I .output_async_reset = "none";
defparam \io_ledr[17]~I .output_power_up = "low";
defparam \io_ledr[17]~I .output_register_mode = "none";
defparam \io_ledr[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[18]~I (
	.datain(\ledr|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[18]));
// synopsys translate_off
defparam \io_ledr[18]~I .input_async_reset = "none";
defparam \io_ledr[18]~I .input_power_up = "low";
defparam \io_ledr[18]~I .input_register_mode = "none";
defparam \io_ledr[18]~I .input_sync_reset = "none";
defparam \io_ledr[18]~I .oe_async_reset = "none";
defparam \io_ledr[18]~I .oe_power_up = "low";
defparam \io_ledr[18]~I .oe_register_mode = "none";
defparam \io_ledr[18]~I .oe_sync_reset = "none";
defparam \io_ledr[18]~I .operation_mode = "output";
defparam \io_ledr[18]~I .output_async_reset = "none";
defparam \io_ledr[18]~I .output_power_up = "low";
defparam \io_ledr[18]~I .output_register_mode = "none";
defparam \io_ledr[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[19]~I (
	.datain(\ledr|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[19]));
// synopsys translate_off
defparam \io_ledr[19]~I .input_async_reset = "none";
defparam \io_ledr[19]~I .input_power_up = "low";
defparam \io_ledr[19]~I .input_register_mode = "none";
defparam \io_ledr[19]~I .input_sync_reset = "none";
defparam \io_ledr[19]~I .oe_async_reset = "none";
defparam \io_ledr[19]~I .oe_power_up = "low";
defparam \io_ledr[19]~I .oe_register_mode = "none";
defparam \io_ledr[19]~I .oe_sync_reset = "none";
defparam \io_ledr[19]~I .operation_mode = "output";
defparam \io_ledr[19]~I .output_async_reset = "none";
defparam \io_ledr[19]~I .output_power_up = "low";
defparam \io_ledr[19]~I .output_register_mode = "none";
defparam \io_ledr[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[20]~I (
	.datain(\ledr|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[20]));
// synopsys translate_off
defparam \io_ledr[20]~I .input_async_reset = "none";
defparam \io_ledr[20]~I .input_power_up = "low";
defparam \io_ledr[20]~I .input_register_mode = "none";
defparam \io_ledr[20]~I .input_sync_reset = "none";
defparam \io_ledr[20]~I .oe_async_reset = "none";
defparam \io_ledr[20]~I .oe_power_up = "low";
defparam \io_ledr[20]~I .oe_register_mode = "none";
defparam \io_ledr[20]~I .oe_sync_reset = "none";
defparam \io_ledr[20]~I .operation_mode = "output";
defparam \io_ledr[20]~I .output_async_reset = "none";
defparam \io_ledr[20]~I .output_power_up = "low";
defparam \io_ledr[20]~I .output_register_mode = "none";
defparam \io_ledr[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[21]~I (
	.datain(\ledr|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[21]));
// synopsys translate_off
defparam \io_ledr[21]~I .input_async_reset = "none";
defparam \io_ledr[21]~I .input_power_up = "low";
defparam \io_ledr[21]~I .input_register_mode = "none";
defparam \io_ledr[21]~I .input_sync_reset = "none";
defparam \io_ledr[21]~I .oe_async_reset = "none";
defparam \io_ledr[21]~I .oe_power_up = "low";
defparam \io_ledr[21]~I .oe_register_mode = "none";
defparam \io_ledr[21]~I .oe_sync_reset = "none";
defparam \io_ledr[21]~I .operation_mode = "output";
defparam \io_ledr[21]~I .output_async_reset = "none";
defparam \io_ledr[21]~I .output_power_up = "low";
defparam \io_ledr[21]~I .output_register_mode = "none";
defparam \io_ledr[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[22]~I (
	.datain(\ledr|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[22]));
// synopsys translate_off
defparam \io_ledr[22]~I .input_async_reset = "none";
defparam \io_ledr[22]~I .input_power_up = "low";
defparam \io_ledr[22]~I .input_register_mode = "none";
defparam \io_ledr[22]~I .input_sync_reset = "none";
defparam \io_ledr[22]~I .oe_async_reset = "none";
defparam \io_ledr[22]~I .oe_power_up = "low";
defparam \io_ledr[22]~I .oe_register_mode = "none";
defparam \io_ledr[22]~I .oe_sync_reset = "none";
defparam \io_ledr[22]~I .operation_mode = "output";
defparam \io_ledr[22]~I .output_async_reset = "none";
defparam \io_ledr[22]~I .output_power_up = "low";
defparam \io_ledr[22]~I .output_register_mode = "none";
defparam \io_ledr[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[23]~I (
	.datain(\ledr|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[23]));
// synopsys translate_off
defparam \io_ledr[23]~I .input_async_reset = "none";
defparam \io_ledr[23]~I .input_power_up = "low";
defparam \io_ledr[23]~I .input_register_mode = "none";
defparam \io_ledr[23]~I .input_sync_reset = "none";
defparam \io_ledr[23]~I .oe_async_reset = "none";
defparam \io_ledr[23]~I .oe_power_up = "low";
defparam \io_ledr[23]~I .oe_register_mode = "none";
defparam \io_ledr[23]~I .oe_sync_reset = "none";
defparam \io_ledr[23]~I .operation_mode = "output";
defparam \io_ledr[23]~I .output_async_reset = "none";
defparam \io_ledr[23]~I .output_power_up = "low";
defparam \io_ledr[23]~I .output_register_mode = "none";
defparam \io_ledr[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[24]~I (
	.datain(\ledr|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[24]));
// synopsys translate_off
defparam \io_ledr[24]~I .input_async_reset = "none";
defparam \io_ledr[24]~I .input_power_up = "low";
defparam \io_ledr[24]~I .input_register_mode = "none";
defparam \io_ledr[24]~I .input_sync_reset = "none";
defparam \io_ledr[24]~I .oe_async_reset = "none";
defparam \io_ledr[24]~I .oe_power_up = "low";
defparam \io_ledr[24]~I .oe_register_mode = "none";
defparam \io_ledr[24]~I .oe_sync_reset = "none";
defparam \io_ledr[24]~I .operation_mode = "output";
defparam \io_ledr[24]~I .output_async_reset = "none";
defparam \io_ledr[24]~I .output_power_up = "low";
defparam \io_ledr[24]~I .output_register_mode = "none";
defparam \io_ledr[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[25]~I (
	.datain(\ledr|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[25]));
// synopsys translate_off
defparam \io_ledr[25]~I .input_async_reset = "none";
defparam \io_ledr[25]~I .input_power_up = "low";
defparam \io_ledr[25]~I .input_register_mode = "none";
defparam \io_ledr[25]~I .input_sync_reset = "none";
defparam \io_ledr[25]~I .oe_async_reset = "none";
defparam \io_ledr[25]~I .oe_power_up = "low";
defparam \io_ledr[25]~I .oe_register_mode = "none";
defparam \io_ledr[25]~I .oe_sync_reset = "none";
defparam \io_ledr[25]~I .operation_mode = "output";
defparam \io_ledr[25]~I .output_async_reset = "none";
defparam \io_ledr[25]~I .output_power_up = "low";
defparam \io_ledr[25]~I .output_register_mode = "none";
defparam \io_ledr[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[26]~I (
	.datain(\ledr|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[26]));
// synopsys translate_off
defparam \io_ledr[26]~I .input_async_reset = "none";
defparam \io_ledr[26]~I .input_power_up = "low";
defparam \io_ledr[26]~I .input_register_mode = "none";
defparam \io_ledr[26]~I .input_sync_reset = "none";
defparam \io_ledr[26]~I .oe_async_reset = "none";
defparam \io_ledr[26]~I .oe_power_up = "low";
defparam \io_ledr[26]~I .oe_register_mode = "none";
defparam \io_ledr[26]~I .oe_sync_reset = "none";
defparam \io_ledr[26]~I .operation_mode = "output";
defparam \io_ledr[26]~I .output_async_reset = "none";
defparam \io_ledr[26]~I .output_power_up = "low";
defparam \io_ledr[26]~I .output_register_mode = "none";
defparam \io_ledr[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[27]~I (
	.datain(\ledr|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[27]));
// synopsys translate_off
defparam \io_ledr[27]~I .input_async_reset = "none";
defparam \io_ledr[27]~I .input_power_up = "low";
defparam \io_ledr[27]~I .input_register_mode = "none";
defparam \io_ledr[27]~I .input_sync_reset = "none";
defparam \io_ledr[27]~I .oe_async_reset = "none";
defparam \io_ledr[27]~I .oe_power_up = "low";
defparam \io_ledr[27]~I .oe_register_mode = "none";
defparam \io_ledr[27]~I .oe_sync_reset = "none";
defparam \io_ledr[27]~I .operation_mode = "output";
defparam \io_ledr[27]~I .output_async_reset = "none";
defparam \io_ledr[27]~I .output_power_up = "low";
defparam \io_ledr[27]~I .output_register_mode = "none";
defparam \io_ledr[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[28]~I (
	.datain(\ledr|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[28]));
// synopsys translate_off
defparam \io_ledr[28]~I .input_async_reset = "none";
defparam \io_ledr[28]~I .input_power_up = "low";
defparam \io_ledr[28]~I .input_register_mode = "none";
defparam \io_ledr[28]~I .input_sync_reset = "none";
defparam \io_ledr[28]~I .oe_async_reset = "none";
defparam \io_ledr[28]~I .oe_power_up = "low";
defparam \io_ledr[28]~I .oe_register_mode = "none";
defparam \io_ledr[28]~I .oe_sync_reset = "none";
defparam \io_ledr[28]~I .operation_mode = "output";
defparam \io_ledr[28]~I .output_async_reset = "none";
defparam \io_ledr[28]~I .output_power_up = "low";
defparam \io_ledr[28]~I .output_register_mode = "none";
defparam \io_ledr[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[29]~I (
	.datain(\ledr|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[29]));
// synopsys translate_off
defparam \io_ledr[29]~I .input_async_reset = "none";
defparam \io_ledr[29]~I .input_power_up = "low";
defparam \io_ledr[29]~I .input_register_mode = "none";
defparam \io_ledr[29]~I .input_sync_reset = "none";
defparam \io_ledr[29]~I .oe_async_reset = "none";
defparam \io_ledr[29]~I .oe_power_up = "low";
defparam \io_ledr[29]~I .oe_register_mode = "none";
defparam \io_ledr[29]~I .oe_sync_reset = "none";
defparam \io_ledr[29]~I .operation_mode = "output";
defparam \io_ledr[29]~I .output_async_reset = "none";
defparam \io_ledr[29]~I .output_power_up = "low";
defparam \io_ledr[29]~I .output_register_mode = "none";
defparam \io_ledr[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[30]~I (
	.datain(\ledr|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[30]));
// synopsys translate_off
defparam \io_ledr[30]~I .input_async_reset = "none";
defparam \io_ledr[30]~I .input_power_up = "low";
defparam \io_ledr[30]~I .input_register_mode = "none";
defparam \io_ledr[30]~I .input_sync_reset = "none";
defparam \io_ledr[30]~I .oe_async_reset = "none";
defparam \io_ledr[30]~I .oe_power_up = "low";
defparam \io_ledr[30]~I .oe_register_mode = "none";
defparam \io_ledr[30]~I .oe_sync_reset = "none";
defparam \io_ledr[30]~I .operation_mode = "output";
defparam \io_ledr[30]~I .output_async_reset = "none";
defparam \io_ledr[30]~I .output_power_up = "low";
defparam \io_ledr[30]~I .output_register_mode = "none";
defparam \io_ledr[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_ledr[31]~I (
	.datain(\ledr|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_ledr[31]));
// synopsys translate_off
defparam \io_ledr[31]~I .input_async_reset = "none";
defparam \io_ledr[31]~I .input_power_up = "low";
defparam \io_ledr[31]~I .input_register_mode = "none";
defparam \io_ledr[31]~I .input_sync_reset = "none";
defparam \io_ledr[31]~I .oe_async_reset = "none";
defparam \io_ledr[31]~I .oe_power_up = "low";
defparam \io_ledr[31]~I .oe_register_mode = "none";
defparam \io_ledr[31]~I .oe_sync_reset = "none";
defparam \io_ledr[31]~I .operation_mode = "output";
defparam \io_ledr[31]~I .output_async_reset = "none";
defparam \io_ledr[31]~I .output_power_up = "low";
defparam \io_ledr[31]~I .output_register_mode = "none";
defparam \io_ledr[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[0]~I (
	.datain(\hex0|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[0]));
// synopsys translate_off
defparam \io_hex0[0]~I .input_async_reset = "none";
defparam \io_hex0[0]~I .input_power_up = "low";
defparam \io_hex0[0]~I .input_register_mode = "none";
defparam \io_hex0[0]~I .input_sync_reset = "none";
defparam \io_hex0[0]~I .oe_async_reset = "none";
defparam \io_hex0[0]~I .oe_power_up = "low";
defparam \io_hex0[0]~I .oe_register_mode = "none";
defparam \io_hex0[0]~I .oe_sync_reset = "none";
defparam \io_hex0[0]~I .operation_mode = "output";
defparam \io_hex0[0]~I .output_async_reset = "none";
defparam \io_hex0[0]~I .output_power_up = "low";
defparam \io_hex0[0]~I .output_register_mode = "none";
defparam \io_hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[1]~I (
	.datain(\hex0|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[1]));
// synopsys translate_off
defparam \io_hex0[1]~I .input_async_reset = "none";
defparam \io_hex0[1]~I .input_power_up = "low";
defparam \io_hex0[1]~I .input_register_mode = "none";
defparam \io_hex0[1]~I .input_sync_reset = "none";
defparam \io_hex0[1]~I .oe_async_reset = "none";
defparam \io_hex0[1]~I .oe_power_up = "low";
defparam \io_hex0[1]~I .oe_register_mode = "none";
defparam \io_hex0[1]~I .oe_sync_reset = "none";
defparam \io_hex0[1]~I .operation_mode = "output";
defparam \io_hex0[1]~I .output_async_reset = "none";
defparam \io_hex0[1]~I .output_power_up = "low";
defparam \io_hex0[1]~I .output_register_mode = "none";
defparam \io_hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[2]~I (
	.datain(\hex0|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[2]));
// synopsys translate_off
defparam \io_hex0[2]~I .input_async_reset = "none";
defparam \io_hex0[2]~I .input_power_up = "low";
defparam \io_hex0[2]~I .input_register_mode = "none";
defparam \io_hex0[2]~I .input_sync_reset = "none";
defparam \io_hex0[2]~I .oe_async_reset = "none";
defparam \io_hex0[2]~I .oe_power_up = "low";
defparam \io_hex0[2]~I .oe_register_mode = "none";
defparam \io_hex0[2]~I .oe_sync_reset = "none";
defparam \io_hex0[2]~I .operation_mode = "output";
defparam \io_hex0[2]~I .output_async_reset = "none";
defparam \io_hex0[2]~I .output_power_up = "low";
defparam \io_hex0[2]~I .output_register_mode = "none";
defparam \io_hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[3]~I (
	.datain(\hex0|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[3]));
// synopsys translate_off
defparam \io_hex0[3]~I .input_async_reset = "none";
defparam \io_hex0[3]~I .input_power_up = "low";
defparam \io_hex0[3]~I .input_register_mode = "none";
defparam \io_hex0[3]~I .input_sync_reset = "none";
defparam \io_hex0[3]~I .oe_async_reset = "none";
defparam \io_hex0[3]~I .oe_power_up = "low";
defparam \io_hex0[3]~I .oe_register_mode = "none";
defparam \io_hex0[3]~I .oe_sync_reset = "none";
defparam \io_hex0[3]~I .operation_mode = "output";
defparam \io_hex0[3]~I .output_async_reset = "none";
defparam \io_hex0[3]~I .output_power_up = "low";
defparam \io_hex0[3]~I .output_register_mode = "none";
defparam \io_hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[4]~I (
	.datain(\hex0|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[4]));
// synopsys translate_off
defparam \io_hex0[4]~I .input_async_reset = "none";
defparam \io_hex0[4]~I .input_power_up = "low";
defparam \io_hex0[4]~I .input_register_mode = "none";
defparam \io_hex0[4]~I .input_sync_reset = "none";
defparam \io_hex0[4]~I .oe_async_reset = "none";
defparam \io_hex0[4]~I .oe_power_up = "low";
defparam \io_hex0[4]~I .oe_register_mode = "none";
defparam \io_hex0[4]~I .oe_sync_reset = "none";
defparam \io_hex0[4]~I .operation_mode = "output";
defparam \io_hex0[4]~I .output_async_reset = "none";
defparam \io_hex0[4]~I .output_power_up = "low";
defparam \io_hex0[4]~I .output_register_mode = "none";
defparam \io_hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[5]~I (
	.datain(\hex0|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[5]));
// synopsys translate_off
defparam \io_hex0[5]~I .input_async_reset = "none";
defparam \io_hex0[5]~I .input_power_up = "low";
defparam \io_hex0[5]~I .input_register_mode = "none";
defparam \io_hex0[5]~I .input_sync_reset = "none";
defparam \io_hex0[5]~I .oe_async_reset = "none";
defparam \io_hex0[5]~I .oe_power_up = "low";
defparam \io_hex0[5]~I .oe_register_mode = "none";
defparam \io_hex0[5]~I .oe_sync_reset = "none";
defparam \io_hex0[5]~I .operation_mode = "output";
defparam \io_hex0[5]~I .output_async_reset = "none";
defparam \io_hex0[5]~I .output_power_up = "low";
defparam \io_hex0[5]~I .output_register_mode = "none";
defparam \io_hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[6]~I (
	.datain(\hex0|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[6]));
// synopsys translate_off
defparam \io_hex0[6]~I .input_async_reset = "none";
defparam \io_hex0[6]~I .input_power_up = "low";
defparam \io_hex0[6]~I .input_register_mode = "none";
defparam \io_hex0[6]~I .input_sync_reset = "none";
defparam \io_hex0[6]~I .oe_async_reset = "none";
defparam \io_hex0[6]~I .oe_power_up = "low";
defparam \io_hex0[6]~I .oe_register_mode = "none";
defparam \io_hex0[6]~I .oe_sync_reset = "none";
defparam \io_hex0[6]~I .operation_mode = "output";
defparam \io_hex0[6]~I .output_async_reset = "none";
defparam \io_hex0[6]~I .output_power_up = "low";
defparam \io_hex0[6]~I .output_register_mode = "none";
defparam \io_hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[7]~I (
	.datain(\hex0|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[7]));
// synopsys translate_off
defparam \io_hex0[7]~I .input_async_reset = "none";
defparam \io_hex0[7]~I .input_power_up = "low";
defparam \io_hex0[7]~I .input_register_mode = "none";
defparam \io_hex0[7]~I .input_sync_reset = "none";
defparam \io_hex0[7]~I .oe_async_reset = "none";
defparam \io_hex0[7]~I .oe_power_up = "low";
defparam \io_hex0[7]~I .oe_register_mode = "none";
defparam \io_hex0[7]~I .oe_sync_reset = "none";
defparam \io_hex0[7]~I .operation_mode = "output";
defparam \io_hex0[7]~I .output_async_reset = "none";
defparam \io_hex0[7]~I .output_power_up = "low";
defparam \io_hex0[7]~I .output_register_mode = "none";
defparam \io_hex0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[8]~I (
	.datain(\hex0|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[8]));
// synopsys translate_off
defparam \io_hex0[8]~I .input_async_reset = "none";
defparam \io_hex0[8]~I .input_power_up = "low";
defparam \io_hex0[8]~I .input_register_mode = "none";
defparam \io_hex0[8]~I .input_sync_reset = "none";
defparam \io_hex0[8]~I .oe_async_reset = "none";
defparam \io_hex0[8]~I .oe_power_up = "low";
defparam \io_hex0[8]~I .oe_register_mode = "none";
defparam \io_hex0[8]~I .oe_sync_reset = "none";
defparam \io_hex0[8]~I .operation_mode = "output";
defparam \io_hex0[8]~I .output_async_reset = "none";
defparam \io_hex0[8]~I .output_power_up = "low";
defparam \io_hex0[8]~I .output_register_mode = "none";
defparam \io_hex0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[9]~I (
	.datain(\hex0|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[9]));
// synopsys translate_off
defparam \io_hex0[9]~I .input_async_reset = "none";
defparam \io_hex0[9]~I .input_power_up = "low";
defparam \io_hex0[9]~I .input_register_mode = "none";
defparam \io_hex0[9]~I .input_sync_reset = "none";
defparam \io_hex0[9]~I .oe_async_reset = "none";
defparam \io_hex0[9]~I .oe_power_up = "low";
defparam \io_hex0[9]~I .oe_register_mode = "none";
defparam \io_hex0[9]~I .oe_sync_reset = "none";
defparam \io_hex0[9]~I .operation_mode = "output";
defparam \io_hex0[9]~I .output_async_reset = "none";
defparam \io_hex0[9]~I .output_power_up = "low";
defparam \io_hex0[9]~I .output_register_mode = "none";
defparam \io_hex0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[10]~I (
	.datain(\hex0|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[10]));
// synopsys translate_off
defparam \io_hex0[10]~I .input_async_reset = "none";
defparam \io_hex0[10]~I .input_power_up = "low";
defparam \io_hex0[10]~I .input_register_mode = "none";
defparam \io_hex0[10]~I .input_sync_reset = "none";
defparam \io_hex0[10]~I .oe_async_reset = "none";
defparam \io_hex0[10]~I .oe_power_up = "low";
defparam \io_hex0[10]~I .oe_register_mode = "none";
defparam \io_hex0[10]~I .oe_sync_reset = "none";
defparam \io_hex0[10]~I .operation_mode = "output";
defparam \io_hex0[10]~I .output_async_reset = "none";
defparam \io_hex0[10]~I .output_power_up = "low";
defparam \io_hex0[10]~I .output_register_mode = "none";
defparam \io_hex0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[11]~I (
	.datain(\hex0|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[11]));
// synopsys translate_off
defparam \io_hex0[11]~I .input_async_reset = "none";
defparam \io_hex0[11]~I .input_power_up = "low";
defparam \io_hex0[11]~I .input_register_mode = "none";
defparam \io_hex0[11]~I .input_sync_reset = "none";
defparam \io_hex0[11]~I .oe_async_reset = "none";
defparam \io_hex0[11]~I .oe_power_up = "low";
defparam \io_hex0[11]~I .oe_register_mode = "none";
defparam \io_hex0[11]~I .oe_sync_reset = "none";
defparam \io_hex0[11]~I .operation_mode = "output";
defparam \io_hex0[11]~I .output_async_reset = "none";
defparam \io_hex0[11]~I .output_power_up = "low";
defparam \io_hex0[11]~I .output_register_mode = "none";
defparam \io_hex0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[12]~I (
	.datain(\hex0|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[12]));
// synopsys translate_off
defparam \io_hex0[12]~I .input_async_reset = "none";
defparam \io_hex0[12]~I .input_power_up = "low";
defparam \io_hex0[12]~I .input_register_mode = "none";
defparam \io_hex0[12]~I .input_sync_reset = "none";
defparam \io_hex0[12]~I .oe_async_reset = "none";
defparam \io_hex0[12]~I .oe_power_up = "low";
defparam \io_hex0[12]~I .oe_register_mode = "none";
defparam \io_hex0[12]~I .oe_sync_reset = "none";
defparam \io_hex0[12]~I .operation_mode = "output";
defparam \io_hex0[12]~I .output_async_reset = "none";
defparam \io_hex0[12]~I .output_power_up = "low";
defparam \io_hex0[12]~I .output_register_mode = "none";
defparam \io_hex0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[13]~I (
	.datain(\hex0|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[13]));
// synopsys translate_off
defparam \io_hex0[13]~I .input_async_reset = "none";
defparam \io_hex0[13]~I .input_power_up = "low";
defparam \io_hex0[13]~I .input_register_mode = "none";
defparam \io_hex0[13]~I .input_sync_reset = "none";
defparam \io_hex0[13]~I .oe_async_reset = "none";
defparam \io_hex0[13]~I .oe_power_up = "low";
defparam \io_hex0[13]~I .oe_register_mode = "none";
defparam \io_hex0[13]~I .oe_sync_reset = "none";
defparam \io_hex0[13]~I .operation_mode = "output";
defparam \io_hex0[13]~I .output_async_reset = "none";
defparam \io_hex0[13]~I .output_power_up = "low";
defparam \io_hex0[13]~I .output_register_mode = "none";
defparam \io_hex0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[14]~I (
	.datain(\hex0|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[14]));
// synopsys translate_off
defparam \io_hex0[14]~I .input_async_reset = "none";
defparam \io_hex0[14]~I .input_power_up = "low";
defparam \io_hex0[14]~I .input_register_mode = "none";
defparam \io_hex0[14]~I .input_sync_reset = "none";
defparam \io_hex0[14]~I .oe_async_reset = "none";
defparam \io_hex0[14]~I .oe_power_up = "low";
defparam \io_hex0[14]~I .oe_register_mode = "none";
defparam \io_hex0[14]~I .oe_sync_reset = "none";
defparam \io_hex0[14]~I .operation_mode = "output";
defparam \io_hex0[14]~I .output_async_reset = "none";
defparam \io_hex0[14]~I .output_power_up = "low";
defparam \io_hex0[14]~I .output_register_mode = "none";
defparam \io_hex0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[15]~I (
	.datain(\hex0|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[15]));
// synopsys translate_off
defparam \io_hex0[15]~I .input_async_reset = "none";
defparam \io_hex0[15]~I .input_power_up = "low";
defparam \io_hex0[15]~I .input_register_mode = "none";
defparam \io_hex0[15]~I .input_sync_reset = "none";
defparam \io_hex0[15]~I .oe_async_reset = "none";
defparam \io_hex0[15]~I .oe_power_up = "low";
defparam \io_hex0[15]~I .oe_register_mode = "none";
defparam \io_hex0[15]~I .oe_sync_reset = "none";
defparam \io_hex0[15]~I .operation_mode = "output";
defparam \io_hex0[15]~I .output_async_reset = "none";
defparam \io_hex0[15]~I .output_power_up = "low";
defparam \io_hex0[15]~I .output_register_mode = "none";
defparam \io_hex0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[16]~I (
	.datain(\hex0|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[16]));
// synopsys translate_off
defparam \io_hex0[16]~I .input_async_reset = "none";
defparam \io_hex0[16]~I .input_power_up = "low";
defparam \io_hex0[16]~I .input_register_mode = "none";
defparam \io_hex0[16]~I .input_sync_reset = "none";
defparam \io_hex0[16]~I .oe_async_reset = "none";
defparam \io_hex0[16]~I .oe_power_up = "low";
defparam \io_hex0[16]~I .oe_register_mode = "none";
defparam \io_hex0[16]~I .oe_sync_reset = "none";
defparam \io_hex0[16]~I .operation_mode = "output";
defparam \io_hex0[16]~I .output_async_reset = "none";
defparam \io_hex0[16]~I .output_power_up = "low";
defparam \io_hex0[16]~I .output_register_mode = "none";
defparam \io_hex0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[17]~I (
	.datain(\hex0|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[17]));
// synopsys translate_off
defparam \io_hex0[17]~I .input_async_reset = "none";
defparam \io_hex0[17]~I .input_power_up = "low";
defparam \io_hex0[17]~I .input_register_mode = "none";
defparam \io_hex0[17]~I .input_sync_reset = "none";
defparam \io_hex0[17]~I .oe_async_reset = "none";
defparam \io_hex0[17]~I .oe_power_up = "low";
defparam \io_hex0[17]~I .oe_register_mode = "none";
defparam \io_hex0[17]~I .oe_sync_reset = "none";
defparam \io_hex0[17]~I .operation_mode = "output";
defparam \io_hex0[17]~I .output_async_reset = "none";
defparam \io_hex0[17]~I .output_power_up = "low";
defparam \io_hex0[17]~I .output_register_mode = "none";
defparam \io_hex0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[18]~I (
	.datain(\hex0|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[18]));
// synopsys translate_off
defparam \io_hex0[18]~I .input_async_reset = "none";
defparam \io_hex0[18]~I .input_power_up = "low";
defparam \io_hex0[18]~I .input_register_mode = "none";
defparam \io_hex0[18]~I .input_sync_reset = "none";
defparam \io_hex0[18]~I .oe_async_reset = "none";
defparam \io_hex0[18]~I .oe_power_up = "low";
defparam \io_hex0[18]~I .oe_register_mode = "none";
defparam \io_hex0[18]~I .oe_sync_reset = "none";
defparam \io_hex0[18]~I .operation_mode = "output";
defparam \io_hex0[18]~I .output_async_reset = "none";
defparam \io_hex0[18]~I .output_power_up = "low";
defparam \io_hex0[18]~I .output_register_mode = "none";
defparam \io_hex0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[19]~I (
	.datain(\hex0|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[19]));
// synopsys translate_off
defparam \io_hex0[19]~I .input_async_reset = "none";
defparam \io_hex0[19]~I .input_power_up = "low";
defparam \io_hex0[19]~I .input_register_mode = "none";
defparam \io_hex0[19]~I .input_sync_reset = "none";
defparam \io_hex0[19]~I .oe_async_reset = "none";
defparam \io_hex0[19]~I .oe_power_up = "low";
defparam \io_hex0[19]~I .oe_register_mode = "none";
defparam \io_hex0[19]~I .oe_sync_reset = "none";
defparam \io_hex0[19]~I .operation_mode = "output";
defparam \io_hex0[19]~I .output_async_reset = "none";
defparam \io_hex0[19]~I .output_power_up = "low";
defparam \io_hex0[19]~I .output_register_mode = "none";
defparam \io_hex0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[20]~I (
	.datain(\hex0|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[20]));
// synopsys translate_off
defparam \io_hex0[20]~I .input_async_reset = "none";
defparam \io_hex0[20]~I .input_power_up = "low";
defparam \io_hex0[20]~I .input_register_mode = "none";
defparam \io_hex0[20]~I .input_sync_reset = "none";
defparam \io_hex0[20]~I .oe_async_reset = "none";
defparam \io_hex0[20]~I .oe_power_up = "low";
defparam \io_hex0[20]~I .oe_register_mode = "none";
defparam \io_hex0[20]~I .oe_sync_reset = "none";
defparam \io_hex0[20]~I .operation_mode = "output";
defparam \io_hex0[20]~I .output_async_reset = "none";
defparam \io_hex0[20]~I .output_power_up = "low";
defparam \io_hex0[20]~I .output_register_mode = "none";
defparam \io_hex0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[21]~I (
	.datain(\hex0|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[21]));
// synopsys translate_off
defparam \io_hex0[21]~I .input_async_reset = "none";
defparam \io_hex0[21]~I .input_power_up = "low";
defparam \io_hex0[21]~I .input_register_mode = "none";
defparam \io_hex0[21]~I .input_sync_reset = "none";
defparam \io_hex0[21]~I .oe_async_reset = "none";
defparam \io_hex0[21]~I .oe_power_up = "low";
defparam \io_hex0[21]~I .oe_register_mode = "none";
defparam \io_hex0[21]~I .oe_sync_reset = "none";
defparam \io_hex0[21]~I .operation_mode = "output";
defparam \io_hex0[21]~I .output_async_reset = "none";
defparam \io_hex0[21]~I .output_power_up = "low";
defparam \io_hex0[21]~I .output_register_mode = "none";
defparam \io_hex0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[22]~I (
	.datain(\hex0|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[22]));
// synopsys translate_off
defparam \io_hex0[22]~I .input_async_reset = "none";
defparam \io_hex0[22]~I .input_power_up = "low";
defparam \io_hex0[22]~I .input_register_mode = "none";
defparam \io_hex0[22]~I .input_sync_reset = "none";
defparam \io_hex0[22]~I .oe_async_reset = "none";
defparam \io_hex0[22]~I .oe_power_up = "low";
defparam \io_hex0[22]~I .oe_register_mode = "none";
defparam \io_hex0[22]~I .oe_sync_reset = "none";
defparam \io_hex0[22]~I .operation_mode = "output";
defparam \io_hex0[22]~I .output_async_reset = "none";
defparam \io_hex0[22]~I .output_power_up = "low";
defparam \io_hex0[22]~I .output_register_mode = "none";
defparam \io_hex0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[23]~I (
	.datain(\hex0|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[23]));
// synopsys translate_off
defparam \io_hex0[23]~I .input_async_reset = "none";
defparam \io_hex0[23]~I .input_power_up = "low";
defparam \io_hex0[23]~I .input_register_mode = "none";
defparam \io_hex0[23]~I .input_sync_reset = "none";
defparam \io_hex0[23]~I .oe_async_reset = "none";
defparam \io_hex0[23]~I .oe_power_up = "low";
defparam \io_hex0[23]~I .oe_register_mode = "none";
defparam \io_hex0[23]~I .oe_sync_reset = "none";
defparam \io_hex0[23]~I .operation_mode = "output";
defparam \io_hex0[23]~I .output_async_reset = "none";
defparam \io_hex0[23]~I .output_power_up = "low";
defparam \io_hex0[23]~I .output_register_mode = "none";
defparam \io_hex0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[24]~I (
	.datain(\hex0|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[24]));
// synopsys translate_off
defparam \io_hex0[24]~I .input_async_reset = "none";
defparam \io_hex0[24]~I .input_power_up = "low";
defparam \io_hex0[24]~I .input_register_mode = "none";
defparam \io_hex0[24]~I .input_sync_reset = "none";
defparam \io_hex0[24]~I .oe_async_reset = "none";
defparam \io_hex0[24]~I .oe_power_up = "low";
defparam \io_hex0[24]~I .oe_register_mode = "none";
defparam \io_hex0[24]~I .oe_sync_reset = "none";
defparam \io_hex0[24]~I .operation_mode = "output";
defparam \io_hex0[24]~I .output_async_reset = "none";
defparam \io_hex0[24]~I .output_power_up = "low";
defparam \io_hex0[24]~I .output_register_mode = "none";
defparam \io_hex0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[25]~I (
	.datain(\hex0|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[25]));
// synopsys translate_off
defparam \io_hex0[25]~I .input_async_reset = "none";
defparam \io_hex0[25]~I .input_power_up = "low";
defparam \io_hex0[25]~I .input_register_mode = "none";
defparam \io_hex0[25]~I .input_sync_reset = "none";
defparam \io_hex0[25]~I .oe_async_reset = "none";
defparam \io_hex0[25]~I .oe_power_up = "low";
defparam \io_hex0[25]~I .oe_register_mode = "none";
defparam \io_hex0[25]~I .oe_sync_reset = "none";
defparam \io_hex0[25]~I .operation_mode = "output";
defparam \io_hex0[25]~I .output_async_reset = "none";
defparam \io_hex0[25]~I .output_power_up = "low";
defparam \io_hex0[25]~I .output_register_mode = "none";
defparam \io_hex0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[26]~I (
	.datain(\hex0|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[26]));
// synopsys translate_off
defparam \io_hex0[26]~I .input_async_reset = "none";
defparam \io_hex0[26]~I .input_power_up = "low";
defparam \io_hex0[26]~I .input_register_mode = "none";
defparam \io_hex0[26]~I .input_sync_reset = "none";
defparam \io_hex0[26]~I .oe_async_reset = "none";
defparam \io_hex0[26]~I .oe_power_up = "low";
defparam \io_hex0[26]~I .oe_register_mode = "none";
defparam \io_hex0[26]~I .oe_sync_reset = "none";
defparam \io_hex0[26]~I .operation_mode = "output";
defparam \io_hex0[26]~I .output_async_reset = "none";
defparam \io_hex0[26]~I .output_power_up = "low";
defparam \io_hex0[26]~I .output_register_mode = "none";
defparam \io_hex0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[27]~I (
	.datain(\hex0|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[27]));
// synopsys translate_off
defparam \io_hex0[27]~I .input_async_reset = "none";
defparam \io_hex0[27]~I .input_power_up = "low";
defparam \io_hex0[27]~I .input_register_mode = "none";
defparam \io_hex0[27]~I .input_sync_reset = "none";
defparam \io_hex0[27]~I .oe_async_reset = "none";
defparam \io_hex0[27]~I .oe_power_up = "low";
defparam \io_hex0[27]~I .oe_register_mode = "none";
defparam \io_hex0[27]~I .oe_sync_reset = "none";
defparam \io_hex0[27]~I .operation_mode = "output";
defparam \io_hex0[27]~I .output_async_reset = "none";
defparam \io_hex0[27]~I .output_power_up = "low";
defparam \io_hex0[27]~I .output_register_mode = "none";
defparam \io_hex0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[28]~I (
	.datain(\hex0|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[28]));
// synopsys translate_off
defparam \io_hex0[28]~I .input_async_reset = "none";
defparam \io_hex0[28]~I .input_power_up = "low";
defparam \io_hex0[28]~I .input_register_mode = "none";
defparam \io_hex0[28]~I .input_sync_reset = "none";
defparam \io_hex0[28]~I .oe_async_reset = "none";
defparam \io_hex0[28]~I .oe_power_up = "low";
defparam \io_hex0[28]~I .oe_register_mode = "none";
defparam \io_hex0[28]~I .oe_sync_reset = "none";
defparam \io_hex0[28]~I .operation_mode = "output";
defparam \io_hex0[28]~I .output_async_reset = "none";
defparam \io_hex0[28]~I .output_power_up = "low";
defparam \io_hex0[28]~I .output_register_mode = "none";
defparam \io_hex0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[29]~I (
	.datain(\hex0|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[29]));
// synopsys translate_off
defparam \io_hex0[29]~I .input_async_reset = "none";
defparam \io_hex0[29]~I .input_power_up = "low";
defparam \io_hex0[29]~I .input_register_mode = "none";
defparam \io_hex0[29]~I .input_sync_reset = "none";
defparam \io_hex0[29]~I .oe_async_reset = "none";
defparam \io_hex0[29]~I .oe_power_up = "low";
defparam \io_hex0[29]~I .oe_register_mode = "none";
defparam \io_hex0[29]~I .oe_sync_reset = "none";
defparam \io_hex0[29]~I .operation_mode = "output";
defparam \io_hex0[29]~I .output_async_reset = "none";
defparam \io_hex0[29]~I .output_power_up = "low";
defparam \io_hex0[29]~I .output_register_mode = "none";
defparam \io_hex0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[30]~I (
	.datain(\hex0|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[30]));
// synopsys translate_off
defparam \io_hex0[30]~I .input_async_reset = "none";
defparam \io_hex0[30]~I .input_power_up = "low";
defparam \io_hex0[30]~I .input_register_mode = "none";
defparam \io_hex0[30]~I .input_sync_reset = "none";
defparam \io_hex0[30]~I .oe_async_reset = "none";
defparam \io_hex0[30]~I .oe_power_up = "low";
defparam \io_hex0[30]~I .oe_register_mode = "none";
defparam \io_hex0[30]~I .oe_sync_reset = "none";
defparam \io_hex0[30]~I .operation_mode = "output";
defparam \io_hex0[30]~I .output_async_reset = "none";
defparam \io_hex0[30]~I .output_power_up = "low";
defparam \io_hex0[30]~I .output_register_mode = "none";
defparam \io_hex0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex0[31]~I (
	.datain(\hex0|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex0[31]));
// synopsys translate_off
defparam \io_hex0[31]~I .input_async_reset = "none";
defparam \io_hex0[31]~I .input_power_up = "low";
defparam \io_hex0[31]~I .input_register_mode = "none";
defparam \io_hex0[31]~I .input_sync_reset = "none";
defparam \io_hex0[31]~I .oe_async_reset = "none";
defparam \io_hex0[31]~I .oe_power_up = "low";
defparam \io_hex0[31]~I .oe_register_mode = "none";
defparam \io_hex0[31]~I .oe_sync_reset = "none";
defparam \io_hex0[31]~I .operation_mode = "output";
defparam \io_hex0[31]~I .output_async_reset = "none";
defparam \io_hex0[31]~I .output_power_up = "low";
defparam \io_hex0[31]~I .output_register_mode = "none";
defparam \io_hex0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[0]~I (
	.datain(\hex1|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[0]));
// synopsys translate_off
defparam \io_hex1[0]~I .input_async_reset = "none";
defparam \io_hex1[0]~I .input_power_up = "low";
defparam \io_hex1[0]~I .input_register_mode = "none";
defparam \io_hex1[0]~I .input_sync_reset = "none";
defparam \io_hex1[0]~I .oe_async_reset = "none";
defparam \io_hex1[0]~I .oe_power_up = "low";
defparam \io_hex1[0]~I .oe_register_mode = "none";
defparam \io_hex1[0]~I .oe_sync_reset = "none";
defparam \io_hex1[0]~I .operation_mode = "output";
defparam \io_hex1[0]~I .output_async_reset = "none";
defparam \io_hex1[0]~I .output_power_up = "low";
defparam \io_hex1[0]~I .output_register_mode = "none";
defparam \io_hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[1]~I (
	.datain(\hex1|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[1]));
// synopsys translate_off
defparam \io_hex1[1]~I .input_async_reset = "none";
defparam \io_hex1[1]~I .input_power_up = "low";
defparam \io_hex1[1]~I .input_register_mode = "none";
defparam \io_hex1[1]~I .input_sync_reset = "none";
defparam \io_hex1[1]~I .oe_async_reset = "none";
defparam \io_hex1[1]~I .oe_power_up = "low";
defparam \io_hex1[1]~I .oe_register_mode = "none";
defparam \io_hex1[1]~I .oe_sync_reset = "none";
defparam \io_hex1[1]~I .operation_mode = "output";
defparam \io_hex1[1]~I .output_async_reset = "none";
defparam \io_hex1[1]~I .output_power_up = "low";
defparam \io_hex1[1]~I .output_register_mode = "none";
defparam \io_hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[2]~I (
	.datain(\hex1|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[2]));
// synopsys translate_off
defparam \io_hex1[2]~I .input_async_reset = "none";
defparam \io_hex1[2]~I .input_power_up = "low";
defparam \io_hex1[2]~I .input_register_mode = "none";
defparam \io_hex1[2]~I .input_sync_reset = "none";
defparam \io_hex1[2]~I .oe_async_reset = "none";
defparam \io_hex1[2]~I .oe_power_up = "low";
defparam \io_hex1[2]~I .oe_register_mode = "none";
defparam \io_hex1[2]~I .oe_sync_reset = "none";
defparam \io_hex1[2]~I .operation_mode = "output";
defparam \io_hex1[2]~I .output_async_reset = "none";
defparam \io_hex1[2]~I .output_power_up = "low";
defparam \io_hex1[2]~I .output_register_mode = "none";
defparam \io_hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[3]~I (
	.datain(\hex1|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[3]));
// synopsys translate_off
defparam \io_hex1[3]~I .input_async_reset = "none";
defparam \io_hex1[3]~I .input_power_up = "low";
defparam \io_hex1[3]~I .input_register_mode = "none";
defparam \io_hex1[3]~I .input_sync_reset = "none";
defparam \io_hex1[3]~I .oe_async_reset = "none";
defparam \io_hex1[3]~I .oe_power_up = "low";
defparam \io_hex1[3]~I .oe_register_mode = "none";
defparam \io_hex1[3]~I .oe_sync_reset = "none";
defparam \io_hex1[3]~I .operation_mode = "output";
defparam \io_hex1[3]~I .output_async_reset = "none";
defparam \io_hex1[3]~I .output_power_up = "low";
defparam \io_hex1[3]~I .output_register_mode = "none";
defparam \io_hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[4]~I (
	.datain(\hex1|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[4]));
// synopsys translate_off
defparam \io_hex1[4]~I .input_async_reset = "none";
defparam \io_hex1[4]~I .input_power_up = "low";
defparam \io_hex1[4]~I .input_register_mode = "none";
defparam \io_hex1[4]~I .input_sync_reset = "none";
defparam \io_hex1[4]~I .oe_async_reset = "none";
defparam \io_hex1[4]~I .oe_power_up = "low";
defparam \io_hex1[4]~I .oe_register_mode = "none";
defparam \io_hex1[4]~I .oe_sync_reset = "none";
defparam \io_hex1[4]~I .operation_mode = "output";
defparam \io_hex1[4]~I .output_async_reset = "none";
defparam \io_hex1[4]~I .output_power_up = "low";
defparam \io_hex1[4]~I .output_register_mode = "none";
defparam \io_hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[5]~I (
	.datain(\hex1|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[5]));
// synopsys translate_off
defparam \io_hex1[5]~I .input_async_reset = "none";
defparam \io_hex1[5]~I .input_power_up = "low";
defparam \io_hex1[5]~I .input_register_mode = "none";
defparam \io_hex1[5]~I .input_sync_reset = "none";
defparam \io_hex1[5]~I .oe_async_reset = "none";
defparam \io_hex1[5]~I .oe_power_up = "low";
defparam \io_hex1[5]~I .oe_register_mode = "none";
defparam \io_hex1[5]~I .oe_sync_reset = "none";
defparam \io_hex1[5]~I .operation_mode = "output";
defparam \io_hex1[5]~I .output_async_reset = "none";
defparam \io_hex1[5]~I .output_power_up = "low";
defparam \io_hex1[5]~I .output_register_mode = "none";
defparam \io_hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[6]~I (
	.datain(\hex1|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[6]));
// synopsys translate_off
defparam \io_hex1[6]~I .input_async_reset = "none";
defparam \io_hex1[6]~I .input_power_up = "low";
defparam \io_hex1[6]~I .input_register_mode = "none";
defparam \io_hex1[6]~I .input_sync_reset = "none";
defparam \io_hex1[6]~I .oe_async_reset = "none";
defparam \io_hex1[6]~I .oe_power_up = "low";
defparam \io_hex1[6]~I .oe_register_mode = "none";
defparam \io_hex1[6]~I .oe_sync_reset = "none";
defparam \io_hex1[6]~I .operation_mode = "output";
defparam \io_hex1[6]~I .output_async_reset = "none";
defparam \io_hex1[6]~I .output_power_up = "low";
defparam \io_hex1[6]~I .output_register_mode = "none";
defparam \io_hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[7]~I (
	.datain(\hex1|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[7]));
// synopsys translate_off
defparam \io_hex1[7]~I .input_async_reset = "none";
defparam \io_hex1[7]~I .input_power_up = "low";
defparam \io_hex1[7]~I .input_register_mode = "none";
defparam \io_hex1[7]~I .input_sync_reset = "none";
defparam \io_hex1[7]~I .oe_async_reset = "none";
defparam \io_hex1[7]~I .oe_power_up = "low";
defparam \io_hex1[7]~I .oe_register_mode = "none";
defparam \io_hex1[7]~I .oe_sync_reset = "none";
defparam \io_hex1[7]~I .operation_mode = "output";
defparam \io_hex1[7]~I .output_async_reset = "none";
defparam \io_hex1[7]~I .output_power_up = "low";
defparam \io_hex1[7]~I .output_register_mode = "none";
defparam \io_hex1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[8]~I (
	.datain(\hex1|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[8]));
// synopsys translate_off
defparam \io_hex1[8]~I .input_async_reset = "none";
defparam \io_hex1[8]~I .input_power_up = "low";
defparam \io_hex1[8]~I .input_register_mode = "none";
defparam \io_hex1[8]~I .input_sync_reset = "none";
defparam \io_hex1[8]~I .oe_async_reset = "none";
defparam \io_hex1[8]~I .oe_power_up = "low";
defparam \io_hex1[8]~I .oe_register_mode = "none";
defparam \io_hex1[8]~I .oe_sync_reset = "none";
defparam \io_hex1[8]~I .operation_mode = "output";
defparam \io_hex1[8]~I .output_async_reset = "none";
defparam \io_hex1[8]~I .output_power_up = "low";
defparam \io_hex1[8]~I .output_register_mode = "none";
defparam \io_hex1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[9]~I (
	.datain(\hex1|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[9]));
// synopsys translate_off
defparam \io_hex1[9]~I .input_async_reset = "none";
defparam \io_hex1[9]~I .input_power_up = "low";
defparam \io_hex1[9]~I .input_register_mode = "none";
defparam \io_hex1[9]~I .input_sync_reset = "none";
defparam \io_hex1[9]~I .oe_async_reset = "none";
defparam \io_hex1[9]~I .oe_power_up = "low";
defparam \io_hex1[9]~I .oe_register_mode = "none";
defparam \io_hex1[9]~I .oe_sync_reset = "none";
defparam \io_hex1[9]~I .operation_mode = "output";
defparam \io_hex1[9]~I .output_async_reset = "none";
defparam \io_hex1[9]~I .output_power_up = "low";
defparam \io_hex1[9]~I .output_register_mode = "none";
defparam \io_hex1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[10]~I (
	.datain(\hex1|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[10]));
// synopsys translate_off
defparam \io_hex1[10]~I .input_async_reset = "none";
defparam \io_hex1[10]~I .input_power_up = "low";
defparam \io_hex1[10]~I .input_register_mode = "none";
defparam \io_hex1[10]~I .input_sync_reset = "none";
defparam \io_hex1[10]~I .oe_async_reset = "none";
defparam \io_hex1[10]~I .oe_power_up = "low";
defparam \io_hex1[10]~I .oe_register_mode = "none";
defparam \io_hex1[10]~I .oe_sync_reset = "none";
defparam \io_hex1[10]~I .operation_mode = "output";
defparam \io_hex1[10]~I .output_async_reset = "none";
defparam \io_hex1[10]~I .output_power_up = "low";
defparam \io_hex1[10]~I .output_register_mode = "none";
defparam \io_hex1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[11]~I (
	.datain(\hex1|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[11]));
// synopsys translate_off
defparam \io_hex1[11]~I .input_async_reset = "none";
defparam \io_hex1[11]~I .input_power_up = "low";
defparam \io_hex1[11]~I .input_register_mode = "none";
defparam \io_hex1[11]~I .input_sync_reset = "none";
defparam \io_hex1[11]~I .oe_async_reset = "none";
defparam \io_hex1[11]~I .oe_power_up = "low";
defparam \io_hex1[11]~I .oe_register_mode = "none";
defparam \io_hex1[11]~I .oe_sync_reset = "none";
defparam \io_hex1[11]~I .operation_mode = "output";
defparam \io_hex1[11]~I .output_async_reset = "none";
defparam \io_hex1[11]~I .output_power_up = "low";
defparam \io_hex1[11]~I .output_register_mode = "none";
defparam \io_hex1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[12]~I (
	.datain(\hex1|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[12]));
// synopsys translate_off
defparam \io_hex1[12]~I .input_async_reset = "none";
defparam \io_hex1[12]~I .input_power_up = "low";
defparam \io_hex1[12]~I .input_register_mode = "none";
defparam \io_hex1[12]~I .input_sync_reset = "none";
defparam \io_hex1[12]~I .oe_async_reset = "none";
defparam \io_hex1[12]~I .oe_power_up = "low";
defparam \io_hex1[12]~I .oe_register_mode = "none";
defparam \io_hex1[12]~I .oe_sync_reset = "none";
defparam \io_hex1[12]~I .operation_mode = "output";
defparam \io_hex1[12]~I .output_async_reset = "none";
defparam \io_hex1[12]~I .output_power_up = "low";
defparam \io_hex1[12]~I .output_register_mode = "none";
defparam \io_hex1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[13]~I (
	.datain(\hex1|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[13]));
// synopsys translate_off
defparam \io_hex1[13]~I .input_async_reset = "none";
defparam \io_hex1[13]~I .input_power_up = "low";
defparam \io_hex1[13]~I .input_register_mode = "none";
defparam \io_hex1[13]~I .input_sync_reset = "none";
defparam \io_hex1[13]~I .oe_async_reset = "none";
defparam \io_hex1[13]~I .oe_power_up = "low";
defparam \io_hex1[13]~I .oe_register_mode = "none";
defparam \io_hex1[13]~I .oe_sync_reset = "none";
defparam \io_hex1[13]~I .operation_mode = "output";
defparam \io_hex1[13]~I .output_async_reset = "none";
defparam \io_hex1[13]~I .output_power_up = "low";
defparam \io_hex1[13]~I .output_register_mode = "none";
defparam \io_hex1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[14]~I (
	.datain(\hex1|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[14]));
// synopsys translate_off
defparam \io_hex1[14]~I .input_async_reset = "none";
defparam \io_hex1[14]~I .input_power_up = "low";
defparam \io_hex1[14]~I .input_register_mode = "none";
defparam \io_hex1[14]~I .input_sync_reset = "none";
defparam \io_hex1[14]~I .oe_async_reset = "none";
defparam \io_hex1[14]~I .oe_power_up = "low";
defparam \io_hex1[14]~I .oe_register_mode = "none";
defparam \io_hex1[14]~I .oe_sync_reset = "none";
defparam \io_hex1[14]~I .operation_mode = "output";
defparam \io_hex1[14]~I .output_async_reset = "none";
defparam \io_hex1[14]~I .output_power_up = "low";
defparam \io_hex1[14]~I .output_register_mode = "none";
defparam \io_hex1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[15]~I (
	.datain(\hex1|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[15]));
// synopsys translate_off
defparam \io_hex1[15]~I .input_async_reset = "none";
defparam \io_hex1[15]~I .input_power_up = "low";
defparam \io_hex1[15]~I .input_register_mode = "none";
defparam \io_hex1[15]~I .input_sync_reset = "none";
defparam \io_hex1[15]~I .oe_async_reset = "none";
defparam \io_hex1[15]~I .oe_power_up = "low";
defparam \io_hex1[15]~I .oe_register_mode = "none";
defparam \io_hex1[15]~I .oe_sync_reset = "none";
defparam \io_hex1[15]~I .operation_mode = "output";
defparam \io_hex1[15]~I .output_async_reset = "none";
defparam \io_hex1[15]~I .output_power_up = "low";
defparam \io_hex1[15]~I .output_register_mode = "none";
defparam \io_hex1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[16]~I (
	.datain(\hex1|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[16]));
// synopsys translate_off
defparam \io_hex1[16]~I .input_async_reset = "none";
defparam \io_hex1[16]~I .input_power_up = "low";
defparam \io_hex1[16]~I .input_register_mode = "none";
defparam \io_hex1[16]~I .input_sync_reset = "none";
defparam \io_hex1[16]~I .oe_async_reset = "none";
defparam \io_hex1[16]~I .oe_power_up = "low";
defparam \io_hex1[16]~I .oe_register_mode = "none";
defparam \io_hex1[16]~I .oe_sync_reset = "none";
defparam \io_hex1[16]~I .operation_mode = "output";
defparam \io_hex1[16]~I .output_async_reset = "none";
defparam \io_hex1[16]~I .output_power_up = "low";
defparam \io_hex1[16]~I .output_register_mode = "none";
defparam \io_hex1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[17]~I (
	.datain(\hex1|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[17]));
// synopsys translate_off
defparam \io_hex1[17]~I .input_async_reset = "none";
defparam \io_hex1[17]~I .input_power_up = "low";
defparam \io_hex1[17]~I .input_register_mode = "none";
defparam \io_hex1[17]~I .input_sync_reset = "none";
defparam \io_hex1[17]~I .oe_async_reset = "none";
defparam \io_hex1[17]~I .oe_power_up = "low";
defparam \io_hex1[17]~I .oe_register_mode = "none";
defparam \io_hex1[17]~I .oe_sync_reset = "none";
defparam \io_hex1[17]~I .operation_mode = "output";
defparam \io_hex1[17]~I .output_async_reset = "none";
defparam \io_hex1[17]~I .output_power_up = "low";
defparam \io_hex1[17]~I .output_register_mode = "none";
defparam \io_hex1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[18]~I (
	.datain(\hex1|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[18]));
// synopsys translate_off
defparam \io_hex1[18]~I .input_async_reset = "none";
defparam \io_hex1[18]~I .input_power_up = "low";
defparam \io_hex1[18]~I .input_register_mode = "none";
defparam \io_hex1[18]~I .input_sync_reset = "none";
defparam \io_hex1[18]~I .oe_async_reset = "none";
defparam \io_hex1[18]~I .oe_power_up = "low";
defparam \io_hex1[18]~I .oe_register_mode = "none";
defparam \io_hex1[18]~I .oe_sync_reset = "none";
defparam \io_hex1[18]~I .operation_mode = "output";
defparam \io_hex1[18]~I .output_async_reset = "none";
defparam \io_hex1[18]~I .output_power_up = "low";
defparam \io_hex1[18]~I .output_register_mode = "none";
defparam \io_hex1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[19]~I (
	.datain(\hex1|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[19]));
// synopsys translate_off
defparam \io_hex1[19]~I .input_async_reset = "none";
defparam \io_hex1[19]~I .input_power_up = "low";
defparam \io_hex1[19]~I .input_register_mode = "none";
defparam \io_hex1[19]~I .input_sync_reset = "none";
defparam \io_hex1[19]~I .oe_async_reset = "none";
defparam \io_hex1[19]~I .oe_power_up = "low";
defparam \io_hex1[19]~I .oe_register_mode = "none";
defparam \io_hex1[19]~I .oe_sync_reset = "none";
defparam \io_hex1[19]~I .operation_mode = "output";
defparam \io_hex1[19]~I .output_async_reset = "none";
defparam \io_hex1[19]~I .output_power_up = "low";
defparam \io_hex1[19]~I .output_register_mode = "none";
defparam \io_hex1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[20]~I (
	.datain(\hex1|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[20]));
// synopsys translate_off
defparam \io_hex1[20]~I .input_async_reset = "none";
defparam \io_hex1[20]~I .input_power_up = "low";
defparam \io_hex1[20]~I .input_register_mode = "none";
defparam \io_hex1[20]~I .input_sync_reset = "none";
defparam \io_hex1[20]~I .oe_async_reset = "none";
defparam \io_hex1[20]~I .oe_power_up = "low";
defparam \io_hex1[20]~I .oe_register_mode = "none";
defparam \io_hex1[20]~I .oe_sync_reset = "none";
defparam \io_hex1[20]~I .operation_mode = "output";
defparam \io_hex1[20]~I .output_async_reset = "none";
defparam \io_hex1[20]~I .output_power_up = "low";
defparam \io_hex1[20]~I .output_register_mode = "none";
defparam \io_hex1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[21]~I (
	.datain(\hex1|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[21]));
// synopsys translate_off
defparam \io_hex1[21]~I .input_async_reset = "none";
defparam \io_hex1[21]~I .input_power_up = "low";
defparam \io_hex1[21]~I .input_register_mode = "none";
defparam \io_hex1[21]~I .input_sync_reset = "none";
defparam \io_hex1[21]~I .oe_async_reset = "none";
defparam \io_hex1[21]~I .oe_power_up = "low";
defparam \io_hex1[21]~I .oe_register_mode = "none";
defparam \io_hex1[21]~I .oe_sync_reset = "none";
defparam \io_hex1[21]~I .operation_mode = "output";
defparam \io_hex1[21]~I .output_async_reset = "none";
defparam \io_hex1[21]~I .output_power_up = "low";
defparam \io_hex1[21]~I .output_register_mode = "none";
defparam \io_hex1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[22]~I (
	.datain(\hex1|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[22]));
// synopsys translate_off
defparam \io_hex1[22]~I .input_async_reset = "none";
defparam \io_hex1[22]~I .input_power_up = "low";
defparam \io_hex1[22]~I .input_register_mode = "none";
defparam \io_hex1[22]~I .input_sync_reset = "none";
defparam \io_hex1[22]~I .oe_async_reset = "none";
defparam \io_hex1[22]~I .oe_power_up = "low";
defparam \io_hex1[22]~I .oe_register_mode = "none";
defparam \io_hex1[22]~I .oe_sync_reset = "none";
defparam \io_hex1[22]~I .operation_mode = "output";
defparam \io_hex1[22]~I .output_async_reset = "none";
defparam \io_hex1[22]~I .output_power_up = "low";
defparam \io_hex1[22]~I .output_register_mode = "none";
defparam \io_hex1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[23]~I (
	.datain(\hex1|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[23]));
// synopsys translate_off
defparam \io_hex1[23]~I .input_async_reset = "none";
defparam \io_hex1[23]~I .input_power_up = "low";
defparam \io_hex1[23]~I .input_register_mode = "none";
defparam \io_hex1[23]~I .input_sync_reset = "none";
defparam \io_hex1[23]~I .oe_async_reset = "none";
defparam \io_hex1[23]~I .oe_power_up = "low";
defparam \io_hex1[23]~I .oe_register_mode = "none";
defparam \io_hex1[23]~I .oe_sync_reset = "none";
defparam \io_hex1[23]~I .operation_mode = "output";
defparam \io_hex1[23]~I .output_async_reset = "none";
defparam \io_hex1[23]~I .output_power_up = "low";
defparam \io_hex1[23]~I .output_register_mode = "none";
defparam \io_hex1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[24]~I (
	.datain(\hex1|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[24]));
// synopsys translate_off
defparam \io_hex1[24]~I .input_async_reset = "none";
defparam \io_hex1[24]~I .input_power_up = "low";
defparam \io_hex1[24]~I .input_register_mode = "none";
defparam \io_hex1[24]~I .input_sync_reset = "none";
defparam \io_hex1[24]~I .oe_async_reset = "none";
defparam \io_hex1[24]~I .oe_power_up = "low";
defparam \io_hex1[24]~I .oe_register_mode = "none";
defparam \io_hex1[24]~I .oe_sync_reset = "none";
defparam \io_hex1[24]~I .operation_mode = "output";
defparam \io_hex1[24]~I .output_async_reset = "none";
defparam \io_hex1[24]~I .output_power_up = "low";
defparam \io_hex1[24]~I .output_register_mode = "none";
defparam \io_hex1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[25]~I (
	.datain(\hex1|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[25]));
// synopsys translate_off
defparam \io_hex1[25]~I .input_async_reset = "none";
defparam \io_hex1[25]~I .input_power_up = "low";
defparam \io_hex1[25]~I .input_register_mode = "none";
defparam \io_hex1[25]~I .input_sync_reset = "none";
defparam \io_hex1[25]~I .oe_async_reset = "none";
defparam \io_hex1[25]~I .oe_power_up = "low";
defparam \io_hex1[25]~I .oe_register_mode = "none";
defparam \io_hex1[25]~I .oe_sync_reset = "none";
defparam \io_hex1[25]~I .operation_mode = "output";
defparam \io_hex1[25]~I .output_async_reset = "none";
defparam \io_hex1[25]~I .output_power_up = "low";
defparam \io_hex1[25]~I .output_register_mode = "none";
defparam \io_hex1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[26]~I (
	.datain(\hex1|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[26]));
// synopsys translate_off
defparam \io_hex1[26]~I .input_async_reset = "none";
defparam \io_hex1[26]~I .input_power_up = "low";
defparam \io_hex1[26]~I .input_register_mode = "none";
defparam \io_hex1[26]~I .input_sync_reset = "none";
defparam \io_hex1[26]~I .oe_async_reset = "none";
defparam \io_hex1[26]~I .oe_power_up = "low";
defparam \io_hex1[26]~I .oe_register_mode = "none";
defparam \io_hex1[26]~I .oe_sync_reset = "none";
defparam \io_hex1[26]~I .operation_mode = "output";
defparam \io_hex1[26]~I .output_async_reset = "none";
defparam \io_hex1[26]~I .output_power_up = "low";
defparam \io_hex1[26]~I .output_register_mode = "none";
defparam \io_hex1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[27]~I (
	.datain(\hex1|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[27]));
// synopsys translate_off
defparam \io_hex1[27]~I .input_async_reset = "none";
defparam \io_hex1[27]~I .input_power_up = "low";
defparam \io_hex1[27]~I .input_register_mode = "none";
defparam \io_hex1[27]~I .input_sync_reset = "none";
defparam \io_hex1[27]~I .oe_async_reset = "none";
defparam \io_hex1[27]~I .oe_power_up = "low";
defparam \io_hex1[27]~I .oe_register_mode = "none";
defparam \io_hex1[27]~I .oe_sync_reset = "none";
defparam \io_hex1[27]~I .operation_mode = "output";
defparam \io_hex1[27]~I .output_async_reset = "none";
defparam \io_hex1[27]~I .output_power_up = "low";
defparam \io_hex1[27]~I .output_register_mode = "none";
defparam \io_hex1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[28]~I (
	.datain(\hex1|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[28]));
// synopsys translate_off
defparam \io_hex1[28]~I .input_async_reset = "none";
defparam \io_hex1[28]~I .input_power_up = "low";
defparam \io_hex1[28]~I .input_register_mode = "none";
defparam \io_hex1[28]~I .input_sync_reset = "none";
defparam \io_hex1[28]~I .oe_async_reset = "none";
defparam \io_hex1[28]~I .oe_power_up = "low";
defparam \io_hex1[28]~I .oe_register_mode = "none";
defparam \io_hex1[28]~I .oe_sync_reset = "none";
defparam \io_hex1[28]~I .operation_mode = "output";
defparam \io_hex1[28]~I .output_async_reset = "none";
defparam \io_hex1[28]~I .output_power_up = "low";
defparam \io_hex1[28]~I .output_register_mode = "none";
defparam \io_hex1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[29]~I (
	.datain(\hex1|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[29]));
// synopsys translate_off
defparam \io_hex1[29]~I .input_async_reset = "none";
defparam \io_hex1[29]~I .input_power_up = "low";
defparam \io_hex1[29]~I .input_register_mode = "none";
defparam \io_hex1[29]~I .input_sync_reset = "none";
defparam \io_hex1[29]~I .oe_async_reset = "none";
defparam \io_hex1[29]~I .oe_power_up = "low";
defparam \io_hex1[29]~I .oe_register_mode = "none";
defparam \io_hex1[29]~I .oe_sync_reset = "none";
defparam \io_hex1[29]~I .operation_mode = "output";
defparam \io_hex1[29]~I .output_async_reset = "none";
defparam \io_hex1[29]~I .output_power_up = "low";
defparam \io_hex1[29]~I .output_register_mode = "none";
defparam \io_hex1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[30]~I (
	.datain(\hex1|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[30]));
// synopsys translate_off
defparam \io_hex1[30]~I .input_async_reset = "none";
defparam \io_hex1[30]~I .input_power_up = "low";
defparam \io_hex1[30]~I .input_register_mode = "none";
defparam \io_hex1[30]~I .input_sync_reset = "none";
defparam \io_hex1[30]~I .oe_async_reset = "none";
defparam \io_hex1[30]~I .oe_power_up = "low";
defparam \io_hex1[30]~I .oe_register_mode = "none";
defparam \io_hex1[30]~I .oe_sync_reset = "none";
defparam \io_hex1[30]~I .operation_mode = "output";
defparam \io_hex1[30]~I .output_async_reset = "none";
defparam \io_hex1[30]~I .output_power_up = "low";
defparam \io_hex1[30]~I .output_register_mode = "none";
defparam \io_hex1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex1[31]~I (
	.datain(\hex1|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex1[31]));
// synopsys translate_off
defparam \io_hex1[31]~I .input_async_reset = "none";
defparam \io_hex1[31]~I .input_power_up = "low";
defparam \io_hex1[31]~I .input_register_mode = "none";
defparam \io_hex1[31]~I .input_sync_reset = "none";
defparam \io_hex1[31]~I .oe_async_reset = "none";
defparam \io_hex1[31]~I .oe_power_up = "low";
defparam \io_hex1[31]~I .oe_register_mode = "none";
defparam \io_hex1[31]~I .oe_sync_reset = "none";
defparam \io_hex1[31]~I .operation_mode = "output";
defparam \io_hex1[31]~I .output_async_reset = "none";
defparam \io_hex1[31]~I .output_power_up = "low";
defparam \io_hex1[31]~I .output_register_mode = "none";
defparam \io_hex1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[0]~I (
	.datain(\hex2|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[0]));
// synopsys translate_off
defparam \io_hex2[0]~I .input_async_reset = "none";
defparam \io_hex2[0]~I .input_power_up = "low";
defparam \io_hex2[0]~I .input_register_mode = "none";
defparam \io_hex2[0]~I .input_sync_reset = "none";
defparam \io_hex2[0]~I .oe_async_reset = "none";
defparam \io_hex2[0]~I .oe_power_up = "low";
defparam \io_hex2[0]~I .oe_register_mode = "none";
defparam \io_hex2[0]~I .oe_sync_reset = "none";
defparam \io_hex2[0]~I .operation_mode = "output";
defparam \io_hex2[0]~I .output_async_reset = "none";
defparam \io_hex2[0]~I .output_power_up = "low";
defparam \io_hex2[0]~I .output_register_mode = "none";
defparam \io_hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[1]~I (
	.datain(\hex2|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[1]));
// synopsys translate_off
defparam \io_hex2[1]~I .input_async_reset = "none";
defparam \io_hex2[1]~I .input_power_up = "low";
defparam \io_hex2[1]~I .input_register_mode = "none";
defparam \io_hex2[1]~I .input_sync_reset = "none";
defparam \io_hex2[1]~I .oe_async_reset = "none";
defparam \io_hex2[1]~I .oe_power_up = "low";
defparam \io_hex2[1]~I .oe_register_mode = "none";
defparam \io_hex2[1]~I .oe_sync_reset = "none";
defparam \io_hex2[1]~I .operation_mode = "output";
defparam \io_hex2[1]~I .output_async_reset = "none";
defparam \io_hex2[1]~I .output_power_up = "low";
defparam \io_hex2[1]~I .output_register_mode = "none";
defparam \io_hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[2]~I (
	.datain(\hex2|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[2]));
// synopsys translate_off
defparam \io_hex2[2]~I .input_async_reset = "none";
defparam \io_hex2[2]~I .input_power_up = "low";
defparam \io_hex2[2]~I .input_register_mode = "none";
defparam \io_hex2[2]~I .input_sync_reset = "none";
defparam \io_hex2[2]~I .oe_async_reset = "none";
defparam \io_hex2[2]~I .oe_power_up = "low";
defparam \io_hex2[2]~I .oe_register_mode = "none";
defparam \io_hex2[2]~I .oe_sync_reset = "none";
defparam \io_hex2[2]~I .operation_mode = "output";
defparam \io_hex2[2]~I .output_async_reset = "none";
defparam \io_hex2[2]~I .output_power_up = "low";
defparam \io_hex2[2]~I .output_register_mode = "none";
defparam \io_hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[3]~I (
	.datain(\hex2|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[3]));
// synopsys translate_off
defparam \io_hex2[3]~I .input_async_reset = "none";
defparam \io_hex2[3]~I .input_power_up = "low";
defparam \io_hex2[3]~I .input_register_mode = "none";
defparam \io_hex2[3]~I .input_sync_reset = "none";
defparam \io_hex2[3]~I .oe_async_reset = "none";
defparam \io_hex2[3]~I .oe_power_up = "low";
defparam \io_hex2[3]~I .oe_register_mode = "none";
defparam \io_hex2[3]~I .oe_sync_reset = "none";
defparam \io_hex2[3]~I .operation_mode = "output";
defparam \io_hex2[3]~I .output_async_reset = "none";
defparam \io_hex2[3]~I .output_power_up = "low";
defparam \io_hex2[3]~I .output_register_mode = "none";
defparam \io_hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[4]~I (
	.datain(\hex2|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[4]));
// synopsys translate_off
defparam \io_hex2[4]~I .input_async_reset = "none";
defparam \io_hex2[4]~I .input_power_up = "low";
defparam \io_hex2[4]~I .input_register_mode = "none";
defparam \io_hex2[4]~I .input_sync_reset = "none";
defparam \io_hex2[4]~I .oe_async_reset = "none";
defparam \io_hex2[4]~I .oe_power_up = "low";
defparam \io_hex2[4]~I .oe_register_mode = "none";
defparam \io_hex2[4]~I .oe_sync_reset = "none";
defparam \io_hex2[4]~I .operation_mode = "output";
defparam \io_hex2[4]~I .output_async_reset = "none";
defparam \io_hex2[4]~I .output_power_up = "low";
defparam \io_hex2[4]~I .output_register_mode = "none";
defparam \io_hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[5]~I (
	.datain(\hex2|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[5]));
// synopsys translate_off
defparam \io_hex2[5]~I .input_async_reset = "none";
defparam \io_hex2[5]~I .input_power_up = "low";
defparam \io_hex2[5]~I .input_register_mode = "none";
defparam \io_hex2[5]~I .input_sync_reset = "none";
defparam \io_hex2[5]~I .oe_async_reset = "none";
defparam \io_hex2[5]~I .oe_power_up = "low";
defparam \io_hex2[5]~I .oe_register_mode = "none";
defparam \io_hex2[5]~I .oe_sync_reset = "none";
defparam \io_hex2[5]~I .operation_mode = "output";
defparam \io_hex2[5]~I .output_async_reset = "none";
defparam \io_hex2[5]~I .output_power_up = "low";
defparam \io_hex2[5]~I .output_register_mode = "none";
defparam \io_hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[6]~I (
	.datain(\hex2|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[6]));
// synopsys translate_off
defparam \io_hex2[6]~I .input_async_reset = "none";
defparam \io_hex2[6]~I .input_power_up = "low";
defparam \io_hex2[6]~I .input_register_mode = "none";
defparam \io_hex2[6]~I .input_sync_reset = "none";
defparam \io_hex2[6]~I .oe_async_reset = "none";
defparam \io_hex2[6]~I .oe_power_up = "low";
defparam \io_hex2[6]~I .oe_register_mode = "none";
defparam \io_hex2[6]~I .oe_sync_reset = "none";
defparam \io_hex2[6]~I .operation_mode = "output";
defparam \io_hex2[6]~I .output_async_reset = "none";
defparam \io_hex2[6]~I .output_power_up = "low";
defparam \io_hex2[6]~I .output_register_mode = "none";
defparam \io_hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[7]~I (
	.datain(\hex2|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[7]));
// synopsys translate_off
defparam \io_hex2[7]~I .input_async_reset = "none";
defparam \io_hex2[7]~I .input_power_up = "low";
defparam \io_hex2[7]~I .input_register_mode = "none";
defparam \io_hex2[7]~I .input_sync_reset = "none";
defparam \io_hex2[7]~I .oe_async_reset = "none";
defparam \io_hex2[7]~I .oe_power_up = "low";
defparam \io_hex2[7]~I .oe_register_mode = "none";
defparam \io_hex2[7]~I .oe_sync_reset = "none";
defparam \io_hex2[7]~I .operation_mode = "output";
defparam \io_hex2[7]~I .output_async_reset = "none";
defparam \io_hex2[7]~I .output_power_up = "low";
defparam \io_hex2[7]~I .output_register_mode = "none";
defparam \io_hex2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[8]~I (
	.datain(\hex2|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[8]));
// synopsys translate_off
defparam \io_hex2[8]~I .input_async_reset = "none";
defparam \io_hex2[8]~I .input_power_up = "low";
defparam \io_hex2[8]~I .input_register_mode = "none";
defparam \io_hex2[8]~I .input_sync_reset = "none";
defparam \io_hex2[8]~I .oe_async_reset = "none";
defparam \io_hex2[8]~I .oe_power_up = "low";
defparam \io_hex2[8]~I .oe_register_mode = "none";
defparam \io_hex2[8]~I .oe_sync_reset = "none";
defparam \io_hex2[8]~I .operation_mode = "output";
defparam \io_hex2[8]~I .output_async_reset = "none";
defparam \io_hex2[8]~I .output_power_up = "low";
defparam \io_hex2[8]~I .output_register_mode = "none";
defparam \io_hex2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[9]~I (
	.datain(\hex2|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[9]));
// synopsys translate_off
defparam \io_hex2[9]~I .input_async_reset = "none";
defparam \io_hex2[9]~I .input_power_up = "low";
defparam \io_hex2[9]~I .input_register_mode = "none";
defparam \io_hex2[9]~I .input_sync_reset = "none";
defparam \io_hex2[9]~I .oe_async_reset = "none";
defparam \io_hex2[9]~I .oe_power_up = "low";
defparam \io_hex2[9]~I .oe_register_mode = "none";
defparam \io_hex2[9]~I .oe_sync_reset = "none";
defparam \io_hex2[9]~I .operation_mode = "output";
defparam \io_hex2[9]~I .output_async_reset = "none";
defparam \io_hex2[9]~I .output_power_up = "low";
defparam \io_hex2[9]~I .output_register_mode = "none";
defparam \io_hex2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[10]~I (
	.datain(\hex2|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[10]));
// synopsys translate_off
defparam \io_hex2[10]~I .input_async_reset = "none";
defparam \io_hex2[10]~I .input_power_up = "low";
defparam \io_hex2[10]~I .input_register_mode = "none";
defparam \io_hex2[10]~I .input_sync_reset = "none";
defparam \io_hex2[10]~I .oe_async_reset = "none";
defparam \io_hex2[10]~I .oe_power_up = "low";
defparam \io_hex2[10]~I .oe_register_mode = "none";
defparam \io_hex2[10]~I .oe_sync_reset = "none";
defparam \io_hex2[10]~I .operation_mode = "output";
defparam \io_hex2[10]~I .output_async_reset = "none";
defparam \io_hex2[10]~I .output_power_up = "low";
defparam \io_hex2[10]~I .output_register_mode = "none";
defparam \io_hex2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[11]~I (
	.datain(\hex2|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[11]));
// synopsys translate_off
defparam \io_hex2[11]~I .input_async_reset = "none";
defparam \io_hex2[11]~I .input_power_up = "low";
defparam \io_hex2[11]~I .input_register_mode = "none";
defparam \io_hex2[11]~I .input_sync_reset = "none";
defparam \io_hex2[11]~I .oe_async_reset = "none";
defparam \io_hex2[11]~I .oe_power_up = "low";
defparam \io_hex2[11]~I .oe_register_mode = "none";
defparam \io_hex2[11]~I .oe_sync_reset = "none";
defparam \io_hex2[11]~I .operation_mode = "output";
defparam \io_hex2[11]~I .output_async_reset = "none";
defparam \io_hex2[11]~I .output_power_up = "low";
defparam \io_hex2[11]~I .output_register_mode = "none";
defparam \io_hex2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[12]~I (
	.datain(\hex2|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[12]));
// synopsys translate_off
defparam \io_hex2[12]~I .input_async_reset = "none";
defparam \io_hex2[12]~I .input_power_up = "low";
defparam \io_hex2[12]~I .input_register_mode = "none";
defparam \io_hex2[12]~I .input_sync_reset = "none";
defparam \io_hex2[12]~I .oe_async_reset = "none";
defparam \io_hex2[12]~I .oe_power_up = "low";
defparam \io_hex2[12]~I .oe_register_mode = "none";
defparam \io_hex2[12]~I .oe_sync_reset = "none";
defparam \io_hex2[12]~I .operation_mode = "output";
defparam \io_hex2[12]~I .output_async_reset = "none";
defparam \io_hex2[12]~I .output_power_up = "low";
defparam \io_hex2[12]~I .output_register_mode = "none";
defparam \io_hex2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[13]~I (
	.datain(\hex2|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[13]));
// synopsys translate_off
defparam \io_hex2[13]~I .input_async_reset = "none";
defparam \io_hex2[13]~I .input_power_up = "low";
defparam \io_hex2[13]~I .input_register_mode = "none";
defparam \io_hex2[13]~I .input_sync_reset = "none";
defparam \io_hex2[13]~I .oe_async_reset = "none";
defparam \io_hex2[13]~I .oe_power_up = "low";
defparam \io_hex2[13]~I .oe_register_mode = "none";
defparam \io_hex2[13]~I .oe_sync_reset = "none";
defparam \io_hex2[13]~I .operation_mode = "output";
defparam \io_hex2[13]~I .output_async_reset = "none";
defparam \io_hex2[13]~I .output_power_up = "low";
defparam \io_hex2[13]~I .output_register_mode = "none";
defparam \io_hex2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[14]~I (
	.datain(\hex2|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[14]));
// synopsys translate_off
defparam \io_hex2[14]~I .input_async_reset = "none";
defparam \io_hex2[14]~I .input_power_up = "low";
defparam \io_hex2[14]~I .input_register_mode = "none";
defparam \io_hex2[14]~I .input_sync_reset = "none";
defparam \io_hex2[14]~I .oe_async_reset = "none";
defparam \io_hex2[14]~I .oe_power_up = "low";
defparam \io_hex2[14]~I .oe_register_mode = "none";
defparam \io_hex2[14]~I .oe_sync_reset = "none";
defparam \io_hex2[14]~I .operation_mode = "output";
defparam \io_hex2[14]~I .output_async_reset = "none";
defparam \io_hex2[14]~I .output_power_up = "low";
defparam \io_hex2[14]~I .output_register_mode = "none";
defparam \io_hex2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[15]~I (
	.datain(\hex2|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[15]));
// synopsys translate_off
defparam \io_hex2[15]~I .input_async_reset = "none";
defparam \io_hex2[15]~I .input_power_up = "low";
defparam \io_hex2[15]~I .input_register_mode = "none";
defparam \io_hex2[15]~I .input_sync_reset = "none";
defparam \io_hex2[15]~I .oe_async_reset = "none";
defparam \io_hex2[15]~I .oe_power_up = "low";
defparam \io_hex2[15]~I .oe_register_mode = "none";
defparam \io_hex2[15]~I .oe_sync_reset = "none";
defparam \io_hex2[15]~I .operation_mode = "output";
defparam \io_hex2[15]~I .output_async_reset = "none";
defparam \io_hex2[15]~I .output_power_up = "low";
defparam \io_hex2[15]~I .output_register_mode = "none";
defparam \io_hex2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[16]~I (
	.datain(\hex2|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[16]));
// synopsys translate_off
defparam \io_hex2[16]~I .input_async_reset = "none";
defparam \io_hex2[16]~I .input_power_up = "low";
defparam \io_hex2[16]~I .input_register_mode = "none";
defparam \io_hex2[16]~I .input_sync_reset = "none";
defparam \io_hex2[16]~I .oe_async_reset = "none";
defparam \io_hex2[16]~I .oe_power_up = "low";
defparam \io_hex2[16]~I .oe_register_mode = "none";
defparam \io_hex2[16]~I .oe_sync_reset = "none";
defparam \io_hex2[16]~I .operation_mode = "output";
defparam \io_hex2[16]~I .output_async_reset = "none";
defparam \io_hex2[16]~I .output_power_up = "low";
defparam \io_hex2[16]~I .output_register_mode = "none";
defparam \io_hex2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[17]~I (
	.datain(\hex2|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[17]));
// synopsys translate_off
defparam \io_hex2[17]~I .input_async_reset = "none";
defparam \io_hex2[17]~I .input_power_up = "low";
defparam \io_hex2[17]~I .input_register_mode = "none";
defparam \io_hex2[17]~I .input_sync_reset = "none";
defparam \io_hex2[17]~I .oe_async_reset = "none";
defparam \io_hex2[17]~I .oe_power_up = "low";
defparam \io_hex2[17]~I .oe_register_mode = "none";
defparam \io_hex2[17]~I .oe_sync_reset = "none";
defparam \io_hex2[17]~I .operation_mode = "output";
defparam \io_hex2[17]~I .output_async_reset = "none";
defparam \io_hex2[17]~I .output_power_up = "low";
defparam \io_hex2[17]~I .output_register_mode = "none";
defparam \io_hex2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[18]~I (
	.datain(\hex2|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[18]));
// synopsys translate_off
defparam \io_hex2[18]~I .input_async_reset = "none";
defparam \io_hex2[18]~I .input_power_up = "low";
defparam \io_hex2[18]~I .input_register_mode = "none";
defparam \io_hex2[18]~I .input_sync_reset = "none";
defparam \io_hex2[18]~I .oe_async_reset = "none";
defparam \io_hex2[18]~I .oe_power_up = "low";
defparam \io_hex2[18]~I .oe_register_mode = "none";
defparam \io_hex2[18]~I .oe_sync_reset = "none";
defparam \io_hex2[18]~I .operation_mode = "output";
defparam \io_hex2[18]~I .output_async_reset = "none";
defparam \io_hex2[18]~I .output_power_up = "low";
defparam \io_hex2[18]~I .output_register_mode = "none";
defparam \io_hex2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[19]~I (
	.datain(\hex2|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[19]));
// synopsys translate_off
defparam \io_hex2[19]~I .input_async_reset = "none";
defparam \io_hex2[19]~I .input_power_up = "low";
defparam \io_hex2[19]~I .input_register_mode = "none";
defparam \io_hex2[19]~I .input_sync_reset = "none";
defparam \io_hex2[19]~I .oe_async_reset = "none";
defparam \io_hex2[19]~I .oe_power_up = "low";
defparam \io_hex2[19]~I .oe_register_mode = "none";
defparam \io_hex2[19]~I .oe_sync_reset = "none";
defparam \io_hex2[19]~I .operation_mode = "output";
defparam \io_hex2[19]~I .output_async_reset = "none";
defparam \io_hex2[19]~I .output_power_up = "low";
defparam \io_hex2[19]~I .output_register_mode = "none";
defparam \io_hex2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[20]~I (
	.datain(\hex2|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[20]));
// synopsys translate_off
defparam \io_hex2[20]~I .input_async_reset = "none";
defparam \io_hex2[20]~I .input_power_up = "low";
defparam \io_hex2[20]~I .input_register_mode = "none";
defparam \io_hex2[20]~I .input_sync_reset = "none";
defparam \io_hex2[20]~I .oe_async_reset = "none";
defparam \io_hex2[20]~I .oe_power_up = "low";
defparam \io_hex2[20]~I .oe_register_mode = "none";
defparam \io_hex2[20]~I .oe_sync_reset = "none";
defparam \io_hex2[20]~I .operation_mode = "output";
defparam \io_hex2[20]~I .output_async_reset = "none";
defparam \io_hex2[20]~I .output_power_up = "low";
defparam \io_hex2[20]~I .output_register_mode = "none";
defparam \io_hex2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[21]~I (
	.datain(\hex2|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[21]));
// synopsys translate_off
defparam \io_hex2[21]~I .input_async_reset = "none";
defparam \io_hex2[21]~I .input_power_up = "low";
defparam \io_hex2[21]~I .input_register_mode = "none";
defparam \io_hex2[21]~I .input_sync_reset = "none";
defparam \io_hex2[21]~I .oe_async_reset = "none";
defparam \io_hex2[21]~I .oe_power_up = "low";
defparam \io_hex2[21]~I .oe_register_mode = "none";
defparam \io_hex2[21]~I .oe_sync_reset = "none";
defparam \io_hex2[21]~I .operation_mode = "output";
defparam \io_hex2[21]~I .output_async_reset = "none";
defparam \io_hex2[21]~I .output_power_up = "low";
defparam \io_hex2[21]~I .output_register_mode = "none";
defparam \io_hex2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[22]~I (
	.datain(\hex2|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[22]));
// synopsys translate_off
defparam \io_hex2[22]~I .input_async_reset = "none";
defparam \io_hex2[22]~I .input_power_up = "low";
defparam \io_hex2[22]~I .input_register_mode = "none";
defparam \io_hex2[22]~I .input_sync_reset = "none";
defparam \io_hex2[22]~I .oe_async_reset = "none";
defparam \io_hex2[22]~I .oe_power_up = "low";
defparam \io_hex2[22]~I .oe_register_mode = "none";
defparam \io_hex2[22]~I .oe_sync_reset = "none";
defparam \io_hex2[22]~I .operation_mode = "output";
defparam \io_hex2[22]~I .output_async_reset = "none";
defparam \io_hex2[22]~I .output_power_up = "low";
defparam \io_hex2[22]~I .output_register_mode = "none";
defparam \io_hex2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[23]~I (
	.datain(\hex2|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[23]));
// synopsys translate_off
defparam \io_hex2[23]~I .input_async_reset = "none";
defparam \io_hex2[23]~I .input_power_up = "low";
defparam \io_hex2[23]~I .input_register_mode = "none";
defparam \io_hex2[23]~I .input_sync_reset = "none";
defparam \io_hex2[23]~I .oe_async_reset = "none";
defparam \io_hex2[23]~I .oe_power_up = "low";
defparam \io_hex2[23]~I .oe_register_mode = "none";
defparam \io_hex2[23]~I .oe_sync_reset = "none";
defparam \io_hex2[23]~I .operation_mode = "output";
defparam \io_hex2[23]~I .output_async_reset = "none";
defparam \io_hex2[23]~I .output_power_up = "low";
defparam \io_hex2[23]~I .output_register_mode = "none";
defparam \io_hex2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[24]~I (
	.datain(\hex2|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[24]));
// synopsys translate_off
defparam \io_hex2[24]~I .input_async_reset = "none";
defparam \io_hex2[24]~I .input_power_up = "low";
defparam \io_hex2[24]~I .input_register_mode = "none";
defparam \io_hex2[24]~I .input_sync_reset = "none";
defparam \io_hex2[24]~I .oe_async_reset = "none";
defparam \io_hex2[24]~I .oe_power_up = "low";
defparam \io_hex2[24]~I .oe_register_mode = "none";
defparam \io_hex2[24]~I .oe_sync_reset = "none";
defparam \io_hex2[24]~I .operation_mode = "output";
defparam \io_hex2[24]~I .output_async_reset = "none";
defparam \io_hex2[24]~I .output_power_up = "low";
defparam \io_hex2[24]~I .output_register_mode = "none";
defparam \io_hex2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[25]~I (
	.datain(\hex2|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[25]));
// synopsys translate_off
defparam \io_hex2[25]~I .input_async_reset = "none";
defparam \io_hex2[25]~I .input_power_up = "low";
defparam \io_hex2[25]~I .input_register_mode = "none";
defparam \io_hex2[25]~I .input_sync_reset = "none";
defparam \io_hex2[25]~I .oe_async_reset = "none";
defparam \io_hex2[25]~I .oe_power_up = "low";
defparam \io_hex2[25]~I .oe_register_mode = "none";
defparam \io_hex2[25]~I .oe_sync_reset = "none";
defparam \io_hex2[25]~I .operation_mode = "output";
defparam \io_hex2[25]~I .output_async_reset = "none";
defparam \io_hex2[25]~I .output_power_up = "low";
defparam \io_hex2[25]~I .output_register_mode = "none";
defparam \io_hex2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[26]~I (
	.datain(\hex2|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[26]));
// synopsys translate_off
defparam \io_hex2[26]~I .input_async_reset = "none";
defparam \io_hex2[26]~I .input_power_up = "low";
defparam \io_hex2[26]~I .input_register_mode = "none";
defparam \io_hex2[26]~I .input_sync_reset = "none";
defparam \io_hex2[26]~I .oe_async_reset = "none";
defparam \io_hex2[26]~I .oe_power_up = "low";
defparam \io_hex2[26]~I .oe_register_mode = "none";
defparam \io_hex2[26]~I .oe_sync_reset = "none";
defparam \io_hex2[26]~I .operation_mode = "output";
defparam \io_hex2[26]~I .output_async_reset = "none";
defparam \io_hex2[26]~I .output_power_up = "low";
defparam \io_hex2[26]~I .output_register_mode = "none";
defparam \io_hex2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[27]~I (
	.datain(\hex2|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[27]));
// synopsys translate_off
defparam \io_hex2[27]~I .input_async_reset = "none";
defparam \io_hex2[27]~I .input_power_up = "low";
defparam \io_hex2[27]~I .input_register_mode = "none";
defparam \io_hex2[27]~I .input_sync_reset = "none";
defparam \io_hex2[27]~I .oe_async_reset = "none";
defparam \io_hex2[27]~I .oe_power_up = "low";
defparam \io_hex2[27]~I .oe_register_mode = "none";
defparam \io_hex2[27]~I .oe_sync_reset = "none";
defparam \io_hex2[27]~I .operation_mode = "output";
defparam \io_hex2[27]~I .output_async_reset = "none";
defparam \io_hex2[27]~I .output_power_up = "low";
defparam \io_hex2[27]~I .output_register_mode = "none";
defparam \io_hex2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[28]~I (
	.datain(\hex2|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[28]));
// synopsys translate_off
defparam \io_hex2[28]~I .input_async_reset = "none";
defparam \io_hex2[28]~I .input_power_up = "low";
defparam \io_hex2[28]~I .input_register_mode = "none";
defparam \io_hex2[28]~I .input_sync_reset = "none";
defparam \io_hex2[28]~I .oe_async_reset = "none";
defparam \io_hex2[28]~I .oe_power_up = "low";
defparam \io_hex2[28]~I .oe_register_mode = "none";
defparam \io_hex2[28]~I .oe_sync_reset = "none";
defparam \io_hex2[28]~I .operation_mode = "output";
defparam \io_hex2[28]~I .output_async_reset = "none";
defparam \io_hex2[28]~I .output_power_up = "low";
defparam \io_hex2[28]~I .output_register_mode = "none";
defparam \io_hex2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[29]~I (
	.datain(\hex2|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[29]));
// synopsys translate_off
defparam \io_hex2[29]~I .input_async_reset = "none";
defparam \io_hex2[29]~I .input_power_up = "low";
defparam \io_hex2[29]~I .input_register_mode = "none";
defparam \io_hex2[29]~I .input_sync_reset = "none";
defparam \io_hex2[29]~I .oe_async_reset = "none";
defparam \io_hex2[29]~I .oe_power_up = "low";
defparam \io_hex2[29]~I .oe_register_mode = "none";
defparam \io_hex2[29]~I .oe_sync_reset = "none";
defparam \io_hex2[29]~I .operation_mode = "output";
defparam \io_hex2[29]~I .output_async_reset = "none";
defparam \io_hex2[29]~I .output_power_up = "low";
defparam \io_hex2[29]~I .output_register_mode = "none";
defparam \io_hex2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[30]~I (
	.datain(\hex2|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[30]));
// synopsys translate_off
defparam \io_hex2[30]~I .input_async_reset = "none";
defparam \io_hex2[30]~I .input_power_up = "low";
defparam \io_hex2[30]~I .input_register_mode = "none";
defparam \io_hex2[30]~I .input_sync_reset = "none";
defparam \io_hex2[30]~I .oe_async_reset = "none";
defparam \io_hex2[30]~I .oe_power_up = "low";
defparam \io_hex2[30]~I .oe_register_mode = "none";
defparam \io_hex2[30]~I .oe_sync_reset = "none";
defparam \io_hex2[30]~I .operation_mode = "output";
defparam \io_hex2[30]~I .output_async_reset = "none";
defparam \io_hex2[30]~I .output_power_up = "low";
defparam \io_hex2[30]~I .output_register_mode = "none";
defparam \io_hex2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex2[31]~I (
	.datain(\hex2|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex2[31]));
// synopsys translate_off
defparam \io_hex2[31]~I .input_async_reset = "none";
defparam \io_hex2[31]~I .input_power_up = "low";
defparam \io_hex2[31]~I .input_register_mode = "none";
defparam \io_hex2[31]~I .input_sync_reset = "none";
defparam \io_hex2[31]~I .oe_async_reset = "none";
defparam \io_hex2[31]~I .oe_power_up = "low";
defparam \io_hex2[31]~I .oe_register_mode = "none";
defparam \io_hex2[31]~I .oe_sync_reset = "none";
defparam \io_hex2[31]~I .operation_mode = "output";
defparam \io_hex2[31]~I .output_async_reset = "none";
defparam \io_hex2[31]~I .output_power_up = "low";
defparam \io_hex2[31]~I .output_register_mode = "none";
defparam \io_hex2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[0]~I (
	.datain(\hex3|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[0]));
// synopsys translate_off
defparam \io_hex3[0]~I .input_async_reset = "none";
defparam \io_hex3[0]~I .input_power_up = "low";
defparam \io_hex3[0]~I .input_register_mode = "none";
defparam \io_hex3[0]~I .input_sync_reset = "none";
defparam \io_hex3[0]~I .oe_async_reset = "none";
defparam \io_hex3[0]~I .oe_power_up = "low";
defparam \io_hex3[0]~I .oe_register_mode = "none";
defparam \io_hex3[0]~I .oe_sync_reset = "none";
defparam \io_hex3[0]~I .operation_mode = "output";
defparam \io_hex3[0]~I .output_async_reset = "none";
defparam \io_hex3[0]~I .output_power_up = "low";
defparam \io_hex3[0]~I .output_register_mode = "none";
defparam \io_hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[1]~I (
	.datain(\hex3|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[1]));
// synopsys translate_off
defparam \io_hex3[1]~I .input_async_reset = "none";
defparam \io_hex3[1]~I .input_power_up = "low";
defparam \io_hex3[1]~I .input_register_mode = "none";
defparam \io_hex3[1]~I .input_sync_reset = "none";
defparam \io_hex3[1]~I .oe_async_reset = "none";
defparam \io_hex3[1]~I .oe_power_up = "low";
defparam \io_hex3[1]~I .oe_register_mode = "none";
defparam \io_hex3[1]~I .oe_sync_reset = "none";
defparam \io_hex3[1]~I .operation_mode = "output";
defparam \io_hex3[1]~I .output_async_reset = "none";
defparam \io_hex3[1]~I .output_power_up = "low";
defparam \io_hex3[1]~I .output_register_mode = "none";
defparam \io_hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[2]~I (
	.datain(\hex3|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[2]));
// synopsys translate_off
defparam \io_hex3[2]~I .input_async_reset = "none";
defparam \io_hex3[2]~I .input_power_up = "low";
defparam \io_hex3[2]~I .input_register_mode = "none";
defparam \io_hex3[2]~I .input_sync_reset = "none";
defparam \io_hex3[2]~I .oe_async_reset = "none";
defparam \io_hex3[2]~I .oe_power_up = "low";
defparam \io_hex3[2]~I .oe_register_mode = "none";
defparam \io_hex3[2]~I .oe_sync_reset = "none";
defparam \io_hex3[2]~I .operation_mode = "output";
defparam \io_hex3[2]~I .output_async_reset = "none";
defparam \io_hex3[2]~I .output_power_up = "low";
defparam \io_hex3[2]~I .output_register_mode = "none";
defparam \io_hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[3]~I (
	.datain(\hex3|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[3]));
// synopsys translate_off
defparam \io_hex3[3]~I .input_async_reset = "none";
defparam \io_hex3[3]~I .input_power_up = "low";
defparam \io_hex3[3]~I .input_register_mode = "none";
defparam \io_hex3[3]~I .input_sync_reset = "none";
defparam \io_hex3[3]~I .oe_async_reset = "none";
defparam \io_hex3[3]~I .oe_power_up = "low";
defparam \io_hex3[3]~I .oe_register_mode = "none";
defparam \io_hex3[3]~I .oe_sync_reset = "none";
defparam \io_hex3[3]~I .operation_mode = "output";
defparam \io_hex3[3]~I .output_async_reset = "none";
defparam \io_hex3[3]~I .output_power_up = "low";
defparam \io_hex3[3]~I .output_register_mode = "none";
defparam \io_hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[4]~I (
	.datain(\hex3|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[4]));
// synopsys translate_off
defparam \io_hex3[4]~I .input_async_reset = "none";
defparam \io_hex3[4]~I .input_power_up = "low";
defparam \io_hex3[4]~I .input_register_mode = "none";
defparam \io_hex3[4]~I .input_sync_reset = "none";
defparam \io_hex3[4]~I .oe_async_reset = "none";
defparam \io_hex3[4]~I .oe_power_up = "low";
defparam \io_hex3[4]~I .oe_register_mode = "none";
defparam \io_hex3[4]~I .oe_sync_reset = "none";
defparam \io_hex3[4]~I .operation_mode = "output";
defparam \io_hex3[4]~I .output_async_reset = "none";
defparam \io_hex3[4]~I .output_power_up = "low";
defparam \io_hex3[4]~I .output_register_mode = "none";
defparam \io_hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[5]~I (
	.datain(\hex3|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[5]));
// synopsys translate_off
defparam \io_hex3[5]~I .input_async_reset = "none";
defparam \io_hex3[5]~I .input_power_up = "low";
defparam \io_hex3[5]~I .input_register_mode = "none";
defparam \io_hex3[5]~I .input_sync_reset = "none";
defparam \io_hex3[5]~I .oe_async_reset = "none";
defparam \io_hex3[5]~I .oe_power_up = "low";
defparam \io_hex3[5]~I .oe_register_mode = "none";
defparam \io_hex3[5]~I .oe_sync_reset = "none";
defparam \io_hex3[5]~I .operation_mode = "output";
defparam \io_hex3[5]~I .output_async_reset = "none";
defparam \io_hex3[5]~I .output_power_up = "low";
defparam \io_hex3[5]~I .output_register_mode = "none";
defparam \io_hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[6]~I (
	.datain(\hex3|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[6]));
// synopsys translate_off
defparam \io_hex3[6]~I .input_async_reset = "none";
defparam \io_hex3[6]~I .input_power_up = "low";
defparam \io_hex3[6]~I .input_register_mode = "none";
defparam \io_hex3[6]~I .input_sync_reset = "none";
defparam \io_hex3[6]~I .oe_async_reset = "none";
defparam \io_hex3[6]~I .oe_power_up = "low";
defparam \io_hex3[6]~I .oe_register_mode = "none";
defparam \io_hex3[6]~I .oe_sync_reset = "none";
defparam \io_hex3[6]~I .operation_mode = "output";
defparam \io_hex3[6]~I .output_async_reset = "none";
defparam \io_hex3[6]~I .output_power_up = "low";
defparam \io_hex3[6]~I .output_register_mode = "none";
defparam \io_hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[7]~I (
	.datain(\hex3|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[7]));
// synopsys translate_off
defparam \io_hex3[7]~I .input_async_reset = "none";
defparam \io_hex3[7]~I .input_power_up = "low";
defparam \io_hex3[7]~I .input_register_mode = "none";
defparam \io_hex3[7]~I .input_sync_reset = "none";
defparam \io_hex3[7]~I .oe_async_reset = "none";
defparam \io_hex3[7]~I .oe_power_up = "low";
defparam \io_hex3[7]~I .oe_register_mode = "none";
defparam \io_hex3[7]~I .oe_sync_reset = "none";
defparam \io_hex3[7]~I .operation_mode = "output";
defparam \io_hex3[7]~I .output_async_reset = "none";
defparam \io_hex3[7]~I .output_power_up = "low";
defparam \io_hex3[7]~I .output_register_mode = "none";
defparam \io_hex3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[8]~I (
	.datain(\hex3|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[8]));
// synopsys translate_off
defparam \io_hex3[8]~I .input_async_reset = "none";
defparam \io_hex3[8]~I .input_power_up = "low";
defparam \io_hex3[8]~I .input_register_mode = "none";
defparam \io_hex3[8]~I .input_sync_reset = "none";
defparam \io_hex3[8]~I .oe_async_reset = "none";
defparam \io_hex3[8]~I .oe_power_up = "low";
defparam \io_hex3[8]~I .oe_register_mode = "none";
defparam \io_hex3[8]~I .oe_sync_reset = "none";
defparam \io_hex3[8]~I .operation_mode = "output";
defparam \io_hex3[8]~I .output_async_reset = "none";
defparam \io_hex3[8]~I .output_power_up = "low";
defparam \io_hex3[8]~I .output_register_mode = "none";
defparam \io_hex3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[9]~I (
	.datain(\hex3|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[9]));
// synopsys translate_off
defparam \io_hex3[9]~I .input_async_reset = "none";
defparam \io_hex3[9]~I .input_power_up = "low";
defparam \io_hex3[9]~I .input_register_mode = "none";
defparam \io_hex3[9]~I .input_sync_reset = "none";
defparam \io_hex3[9]~I .oe_async_reset = "none";
defparam \io_hex3[9]~I .oe_power_up = "low";
defparam \io_hex3[9]~I .oe_register_mode = "none";
defparam \io_hex3[9]~I .oe_sync_reset = "none";
defparam \io_hex3[9]~I .operation_mode = "output";
defparam \io_hex3[9]~I .output_async_reset = "none";
defparam \io_hex3[9]~I .output_power_up = "low";
defparam \io_hex3[9]~I .output_register_mode = "none";
defparam \io_hex3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[10]~I (
	.datain(\hex3|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[10]));
// synopsys translate_off
defparam \io_hex3[10]~I .input_async_reset = "none";
defparam \io_hex3[10]~I .input_power_up = "low";
defparam \io_hex3[10]~I .input_register_mode = "none";
defparam \io_hex3[10]~I .input_sync_reset = "none";
defparam \io_hex3[10]~I .oe_async_reset = "none";
defparam \io_hex3[10]~I .oe_power_up = "low";
defparam \io_hex3[10]~I .oe_register_mode = "none";
defparam \io_hex3[10]~I .oe_sync_reset = "none";
defparam \io_hex3[10]~I .operation_mode = "output";
defparam \io_hex3[10]~I .output_async_reset = "none";
defparam \io_hex3[10]~I .output_power_up = "low";
defparam \io_hex3[10]~I .output_register_mode = "none";
defparam \io_hex3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[11]~I (
	.datain(\hex3|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[11]));
// synopsys translate_off
defparam \io_hex3[11]~I .input_async_reset = "none";
defparam \io_hex3[11]~I .input_power_up = "low";
defparam \io_hex3[11]~I .input_register_mode = "none";
defparam \io_hex3[11]~I .input_sync_reset = "none";
defparam \io_hex3[11]~I .oe_async_reset = "none";
defparam \io_hex3[11]~I .oe_power_up = "low";
defparam \io_hex3[11]~I .oe_register_mode = "none";
defparam \io_hex3[11]~I .oe_sync_reset = "none";
defparam \io_hex3[11]~I .operation_mode = "output";
defparam \io_hex3[11]~I .output_async_reset = "none";
defparam \io_hex3[11]~I .output_power_up = "low";
defparam \io_hex3[11]~I .output_register_mode = "none";
defparam \io_hex3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[12]~I (
	.datain(\hex3|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[12]));
// synopsys translate_off
defparam \io_hex3[12]~I .input_async_reset = "none";
defparam \io_hex3[12]~I .input_power_up = "low";
defparam \io_hex3[12]~I .input_register_mode = "none";
defparam \io_hex3[12]~I .input_sync_reset = "none";
defparam \io_hex3[12]~I .oe_async_reset = "none";
defparam \io_hex3[12]~I .oe_power_up = "low";
defparam \io_hex3[12]~I .oe_register_mode = "none";
defparam \io_hex3[12]~I .oe_sync_reset = "none";
defparam \io_hex3[12]~I .operation_mode = "output";
defparam \io_hex3[12]~I .output_async_reset = "none";
defparam \io_hex3[12]~I .output_power_up = "low";
defparam \io_hex3[12]~I .output_register_mode = "none";
defparam \io_hex3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[13]~I (
	.datain(\hex3|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[13]));
// synopsys translate_off
defparam \io_hex3[13]~I .input_async_reset = "none";
defparam \io_hex3[13]~I .input_power_up = "low";
defparam \io_hex3[13]~I .input_register_mode = "none";
defparam \io_hex3[13]~I .input_sync_reset = "none";
defparam \io_hex3[13]~I .oe_async_reset = "none";
defparam \io_hex3[13]~I .oe_power_up = "low";
defparam \io_hex3[13]~I .oe_register_mode = "none";
defparam \io_hex3[13]~I .oe_sync_reset = "none";
defparam \io_hex3[13]~I .operation_mode = "output";
defparam \io_hex3[13]~I .output_async_reset = "none";
defparam \io_hex3[13]~I .output_power_up = "low";
defparam \io_hex3[13]~I .output_register_mode = "none";
defparam \io_hex3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[14]~I (
	.datain(\hex3|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[14]));
// synopsys translate_off
defparam \io_hex3[14]~I .input_async_reset = "none";
defparam \io_hex3[14]~I .input_power_up = "low";
defparam \io_hex3[14]~I .input_register_mode = "none";
defparam \io_hex3[14]~I .input_sync_reset = "none";
defparam \io_hex3[14]~I .oe_async_reset = "none";
defparam \io_hex3[14]~I .oe_power_up = "low";
defparam \io_hex3[14]~I .oe_register_mode = "none";
defparam \io_hex3[14]~I .oe_sync_reset = "none";
defparam \io_hex3[14]~I .operation_mode = "output";
defparam \io_hex3[14]~I .output_async_reset = "none";
defparam \io_hex3[14]~I .output_power_up = "low";
defparam \io_hex3[14]~I .output_register_mode = "none";
defparam \io_hex3[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[15]~I (
	.datain(\hex3|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[15]));
// synopsys translate_off
defparam \io_hex3[15]~I .input_async_reset = "none";
defparam \io_hex3[15]~I .input_power_up = "low";
defparam \io_hex3[15]~I .input_register_mode = "none";
defparam \io_hex3[15]~I .input_sync_reset = "none";
defparam \io_hex3[15]~I .oe_async_reset = "none";
defparam \io_hex3[15]~I .oe_power_up = "low";
defparam \io_hex3[15]~I .oe_register_mode = "none";
defparam \io_hex3[15]~I .oe_sync_reset = "none";
defparam \io_hex3[15]~I .operation_mode = "output";
defparam \io_hex3[15]~I .output_async_reset = "none";
defparam \io_hex3[15]~I .output_power_up = "low";
defparam \io_hex3[15]~I .output_register_mode = "none";
defparam \io_hex3[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[16]~I (
	.datain(\hex3|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[16]));
// synopsys translate_off
defparam \io_hex3[16]~I .input_async_reset = "none";
defparam \io_hex3[16]~I .input_power_up = "low";
defparam \io_hex3[16]~I .input_register_mode = "none";
defparam \io_hex3[16]~I .input_sync_reset = "none";
defparam \io_hex3[16]~I .oe_async_reset = "none";
defparam \io_hex3[16]~I .oe_power_up = "low";
defparam \io_hex3[16]~I .oe_register_mode = "none";
defparam \io_hex3[16]~I .oe_sync_reset = "none";
defparam \io_hex3[16]~I .operation_mode = "output";
defparam \io_hex3[16]~I .output_async_reset = "none";
defparam \io_hex3[16]~I .output_power_up = "low";
defparam \io_hex3[16]~I .output_register_mode = "none";
defparam \io_hex3[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[17]~I (
	.datain(\hex3|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[17]));
// synopsys translate_off
defparam \io_hex3[17]~I .input_async_reset = "none";
defparam \io_hex3[17]~I .input_power_up = "low";
defparam \io_hex3[17]~I .input_register_mode = "none";
defparam \io_hex3[17]~I .input_sync_reset = "none";
defparam \io_hex3[17]~I .oe_async_reset = "none";
defparam \io_hex3[17]~I .oe_power_up = "low";
defparam \io_hex3[17]~I .oe_register_mode = "none";
defparam \io_hex3[17]~I .oe_sync_reset = "none";
defparam \io_hex3[17]~I .operation_mode = "output";
defparam \io_hex3[17]~I .output_async_reset = "none";
defparam \io_hex3[17]~I .output_power_up = "low";
defparam \io_hex3[17]~I .output_register_mode = "none";
defparam \io_hex3[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[18]~I (
	.datain(\hex3|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[18]));
// synopsys translate_off
defparam \io_hex3[18]~I .input_async_reset = "none";
defparam \io_hex3[18]~I .input_power_up = "low";
defparam \io_hex3[18]~I .input_register_mode = "none";
defparam \io_hex3[18]~I .input_sync_reset = "none";
defparam \io_hex3[18]~I .oe_async_reset = "none";
defparam \io_hex3[18]~I .oe_power_up = "low";
defparam \io_hex3[18]~I .oe_register_mode = "none";
defparam \io_hex3[18]~I .oe_sync_reset = "none";
defparam \io_hex3[18]~I .operation_mode = "output";
defparam \io_hex3[18]~I .output_async_reset = "none";
defparam \io_hex3[18]~I .output_power_up = "low";
defparam \io_hex3[18]~I .output_register_mode = "none";
defparam \io_hex3[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[19]~I (
	.datain(\hex3|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[19]));
// synopsys translate_off
defparam \io_hex3[19]~I .input_async_reset = "none";
defparam \io_hex3[19]~I .input_power_up = "low";
defparam \io_hex3[19]~I .input_register_mode = "none";
defparam \io_hex3[19]~I .input_sync_reset = "none";
defparam \io_hex3[19]~I .oe_async_reset = "none";
defparam \io_hex3[19]~I .oe_power_up = "low";
defparam \io_hex3[19]~I .oe_register_mode = "none";
defparam \io_hex3[19]~I .oe_sync_reset = "none";
defparam \io_hex3[19]~I .operation_mode = "output";
defparam \io_hex3[19]~I .output_async_reset = "none";
defparam \io_hex3[19]~I .output_power_up = "low";
defparam \io_hex3[19]~I .output_register_mode = "none";
defparam \io_hex3[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[20]~I (
	.datain(\hex3|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[20]));
// synopsys translate_off
defparam \io_hex3[20]~I .input_async_reset = "none";
defparam \io_hex3[20]~I .input_power_up = "low";
defparam \io_hex3[20]~I .input_register_mode = "none";
defparam \io_hex3[20]~I .input_sync_reset = "none";
defparam \io_hex3[20]~I .oe_async_reset = "none";
defparam \io_hex3[20]~I .oe_power_up = "low";
defparam \io_hex3[20]~I .oe_register_mode = "none";
defparam \io_hex3[20]~I .oe_sync_reset = "none";
defparam \io_hex3[20]~I .operation_mode = "output";
defparam \io_hex3[20]~I .output_async_reset = "none";
defparam \io_hex3[20]~I .output_power_up = "low";
defparam \io_hex3[20]~I .output_register_mode = "none";
defparam \io_hex3[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[21]~I (
	.datain(\hex3|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[21]));
// synopsys translate_off
defparam \io_hex3[21]~I .input_async_reset = "none";
defparam \io_hex3[21]~I .input_power_up = "low";
defparam \io_hex3[21]~I .input_register_mode = "none";
defparam \io_hex3[21]~I .input_sync_reset = "none";
defparam \io_hex3[21]~I .oe_async_reset = "none";
defparam \io_hex3[21]~I .oe_power_up = "low";
defparam \io_hex3[21]~I .oe_register_mode = "none";
defparam \io_hex3[21]~I .oe_sync_reset = "none";
defparam \io_hex3[21]~I .operation_mode = "output";
defparam \io_hex3[21]~I .output_async_reset = "none";
defparam \io_hex3[21]~I .output_power_up = "low";
defparam \io_hex3[21]~I .output_register_mode = "none";
defparam \io_hex3[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[22]~I (
	.datain(\hex3|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[22]));
// synopsys translate_off
defparam \io_hex3[22]~I .input_async_reset = "none";
defparam \io_hex3[22]~I .input_power_up = "low";
defparam \io_hex3[22]~I .input_register_mode = "none";
defparam \io_hex3[22]~I .input_sync_reset = "none";
defparam \io_hex3[22]~I .oe_async_reset = "none";
defparam \io_hex3[22]~I .oe_power_up = "low";
defparam \io_hex3[22]~I .oe_register_mode = "none";
defparam \io_hex3[22]~I .oe_sync_reset = "none";
defparam \io_hex3[22]~I .operation_mode = "output";
defparam \io_hex3[22]~I .output_async_reset = "none";
defparam \io_hex3[22]~I .output_power_up = "low";
defparam \io_hex3[22]~I .output_register_mode = "none";
defparam \io_hex3[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[23]~I (
	.datain(\hex3|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[23]));
// synopsys translate_off
defparam \io_hex3[23]~I .input_async_reset = "none";
defparam \io_hex3[23]~I .input_power_up = "low";
defparam \io_hex3[23]~I .input_register_mode = "none";
defparam \io_hex3[23]~I .input_sync_reset = "none";
defparam \io_hex3[23]~I .oe_async_reset = "none";
defparam \io_hex3[23]~I .oe_power_up = "low";
defparam \io_hex3[23]~I .oe_register_mode = "none";
defparam \io_hex3[23]~I .oe_sync_reset = "none";
defparam \io_hex3[23]~I .operation_mode = "output";
defparam \io_hex3[23]~I .output_async_reset = "none";
defparam \io_hex3[23]~I .output_power_up = "low";
defparam \io_hex3[23]~I .output_register_mode = "none";
defparam \io_hex3[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[24]~I (
	.datain(\hex3|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[24]));
// synopsys translate_off
defparam \io_hex3[24]~I .input_async_reset = "none";
defparam \io_hex3[24]~I .input_power_up = "low";
defparam \io_hex3[24]~I .input_register_mode = "none";
defparam \io_hex3[24]~I .input_sync_reset = "none";
defparam \io_hex3[24]~I .oe_async_reset = "none";
defparam \io_hex3[24]~I .oe_power_up = "low";
defparam \io_hex3[24]~I .oe_register_mode = "none";
defparam \io_hex3[24]~I .oe_sync_reset = "none";
defparam \io_hex3[24]~I .operation_mode = "output";
defparam \io_hex3[24]~I .output_async_reset = "none";
defparam \io_hex3[24]~I .output_power_up = "low";
defparam \io_hex3[24]~I .output_register_mode = "none";
defparam \io_hex3[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[25]~I (
	.datain(\hex3|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[25]));
// synopsys translate_off
defparam \io_hex3[25]~I .input_async_reset = "none";
defparam \io_hex3[25]~I .input_power_up = "low";
defparam \io_hex3[25]~I .input_register_mode = "none";
defparam \io_hex3[25]~I .input_sync_reset = "none";
defparam \io_hex3[25]~I .oe_async_reset = "none";
defparam \io_hex3[25]~I .oe_power_up = "low";
defparam \io_hex3[25]~I .oe_register_mode = "none";
defparam \io_hex3[25]~I .oe_sync_reset = "none";
defparam \io_hex3[25]~I .operation_mode = "output";
defparam \io_hex3[25]~I .output_async_reset = "none";
defparam \io_hex3[25]~I .output_power_up = "low";
defparam \io_hex3[25]~I .output_register_mode = "none";
defparam \io_hex3[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[26]~I (
	.datain(\hex3|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[26]));
// synopsys translate_off
defparam \io_hex3[26]~I .input_async_reset = "none";
defparam \io_hex3[26]~I .input_power_up = "low";
defparam \io_hex3[26]~I .input_register_mode = "none";
defparam \io_hex3[26]~I .input_sync_reset = "none";
defparam \io_hex3[26]~I .oe_async_reset = "none";
defparam \io_hex3[26]~I .oe_power_up = "low";
defparam \io_hex3[26]~I .oe_register_mode = "none";
defparam \io_hex3[26]~I .oe_sync_reset = "none";
defparam \io_hex3[26]~I .operation_mode = "output";
defparam \io_hex3[26]~I .output_async_reset = "none";
defparam \io_hex3[26]~I .output_power_up = "low";
defparam \io_hex3[26]~I .output_register_mode = "none";
defparam \io_hex3[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[27]~I (
	.datain(\hex3|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[27]));
// synopsys translate_off
defparam \io_hex3[27]~I .input_async_reset = "none";
defparam \io_hex3[27]~I .input_power_up = "low";
defparam \io_hex3[27]~I .input_register_mode = "none";
defparam \io_hex3[27]~I .input_sync_reset = "none";
defparam \io_hex3[27]~I .oe_async_reset = "none";
defparam \io_hex3[27]~I .oe_power_up = "low";
defparam \io_hex3[27]~I .oe_register_mode = "none";
defparam \io_hex3[27]~I .oe_sync_reset = "none";
defparam \io_hex3[27]~I .operation_mode = "output";
defparam \io_hex3[27]~I .output_async_reset = "none";
defparam \io_hex3[27]~I .output_power_up = "low";
defparam \io_hex3[27]~I .output_register_mode = "none";
defparam \io_hex3[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[28]~I (
	.datain(\hex3|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[28]));
// synopsys translate_off
defparam \io_hex3[28]~I .input_async_reset = "none";
defparam \io_hex3[28]~I .input_power_up = "low";
defparam \io_hex3[28]~I .input_register_mode = "none";
defparam \io_hex3[28]~I .input_sync_reset = "none";
defparam \io_hex3[28]~I .oe_async_reset = "none";
defparam \io_hex3[28]~I .oe_power_up = "low";
defparam \io_hex3[28]~I .oe_register_mode = "none";
defparam \io_hex3[28]~I .oe_sync_reset = "none";
defparam \io_hex3[28]~I .operation_mode = "output";
defparam \io_hex3[28]~I .output_async_reset = "none";
defparam \io_hex3[28]~I .output_power_up = "low";
defparam \io_hex3[28]~I .output_register_mode = "none";
defparam \io_hex3[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[29]~I (
	.datain(\hex3|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[29]));
// synopsys translate_off
defparam \io_hex3[29]~I .input_async_reset = "none";
defparam \io_hex3[29]~I .input_power_up = "low";
defparam \io_hex3[29]~I .input_register_mode = "none";
defparam \io_hex3[29]~I .input_sync_reset = "none";
defparam \io_hex3[29]~I .oe_async_reset = "none";
defparam \io_hex3[29]~I .oe_power_up = "low";
defparam \io_hex3[29]~I .oe_register_mode = "none";
defparam \io_hex3[29]~I .oe_sync_reset = "none";
defparam \io_hex3[29]~I .operation_mode = "output";
defparam \io_hex3[29]~I .output_async_reset = "none";
defparam \io_hex3[29]~I .output_power_up = "low";
defparam \io_hex3[29]~I .output_register_mode = "none";
defparam \io_hex3[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[30]~I (
	.datain(\hex3|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[30]));
// synopsys translate_off
defparam \io_hex3[30]~I .input_async_reset = "none";
defparam \io_hex3[30]~I .input_power_up = "low";
defparam \io_hex3[30]~I .input_register_mode = "none";
defparam \io_hex3[30]~I .input_sync_reset = "none";
defparam \io_hex3[30]~I .oe_async_reset = "none";
defparam \io_hex3[30]~I .oe_power_up = "low";
defparam \io_hex3[30]~I .oe_register_mode = "none";
defparam \io_hex3[30]~I .oe_sync_reset = "none";
defparam \io_hex3[30]~I .operation_mode = "output";
defparam \io_hex3[30]~I .output_async_reset = "none";
defparam \io_hex3[30]~I .output_power_up = "low";
defparam \io_hex3[30]~I .output_register_mode = "none";
defparam \io_hex3[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex3[31]~I (
	.datain(\hex3|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex3[31]));
// synopsys translate_off
defparam \io_hex3[31]~I .input_async_reset = "none";
defparam \io_hex3[31]~I .input_power_up = "low";
defparam \io_hex3[31]~I .input_register_mode = "none";
defparam \io_hex3[31]~I .input_sync_reset = "none";
defparam \io_hex3[31]~I .oe_async_reset = "none";
defparam \io_hex3[31]~I .oe_power_up = "low";
defparam \io_hex3[31]~I .oe_register_mode = "none";
defparam \io_hex3[31]~I .oe_sync_reset = "none";
defparam \io_hex3[31]~I .operation_mode = "output";
defparam \io_hex3[31]~I .output_async_reset = "none";
defparam \io_hex3[31]~I .output_power_up = "low";
defparam \io_hex3[31]~I .output_register_mode = "none";
defparam \io_hex3[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[0]~I (
	.datain(\hex4|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[0]));
// synopsys translate_off
defparam \io_hex4[0]~I .input_async_reset = "none";
defparam \io_hex4[0]~I .input_power_up = "low";
defparam \io_hex4[0]~I .input_register_mode = "none";
defparam \io_hex4[0]~I .input_sync_reset = "none";
defparam \io_hex4[0]~I .oe_async_reset = "none";
defparam \io_hex4[0]~I .oe_power_up = "low";
defparam \io_hex4[0]~I .oe_register_mode = "none";
defparam \io_hex4[0]~I .oe_sync_reset = "none";
defparam \io_hex4[0]~I .operation_mode = "output";
defparam \io_hex4[0]~I .output_async_reset = "none";
defparam \io_hex4[0]~I .output_power_up = "low";
defparam \io_hex4[0]~I .output_register_mode = "none";
defparam \io_hex4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[1]~I (
	.datain(\hex4|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[1]));
// synopsys translate_off
defparam \io_hex4[1]~I .input_async_reset = "none";
defparam \io_hex4[1]~I .input_power_up = "low";
defparam \io_hex4[1]~I .input_register_mode = "none";
defparam \io_hex4[1]~I .input_sync_reset = "none";
defparam \io_hex4[1]~I .oe_async_reset = "none";
defparam \io_hex4[1]~I .oe_power_up = "low";
defparam \io_hex4[1]~I .oe_register_mode = "none";
defparam \io_hex4[1]~I .oe_sync_reset = "none";
defparam \io_hex4[1]~I .operation_mode = "output";
defparam \io_hex4[1]~I .output_async_reset = "none";
defparam \io_hex4[1]~I .output_power_up = "low";
defparam \io_hex4[1]~I .output_register_mode = "none";
defparam \io_hex4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[2]~I (
	.datain(\hex4|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[2]));
// synopsys translate_off
defparam \io_hex4[2]~I .input_async_reset = "none";
defparam \io_hex4[2]~I .input_power_up = "low";
defparam \io_hex4[2]~I .input_register_mode = "none";
defparam \io_hex4[2]~I .input_sync_reset = "none";
defparam \io_hex4[2]~I .oe_async_reset = "none";
defparam \io_hex4[2]~I .oe_power_up = "low";
defparam \io_hex4[2]~I .oe_register_mode = "none";
defparam \io_hex4[2]~I .oe_sync_reset = "none";
defparam \io_hex4[2]~I .operation_mode = "output";
defparam \io_hex4[2]~I .output_async_reset = "none";
defparam \io_hex4[2]~I .output_power_up = "low";
defparam \io_hex4[2]~I .output_register_mode = "none";
defparam \io_hex4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[3]~I (
	.datain(\hex4|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[3]));
// synopsys translate_off
defparam \io_hex4[3]~I .input_async_reset = "none";
defparam \io_hex4[3]~I .input_power_up = "low";
defparam \io_hex4[3]~I .input_register_mode = "none";
defparam \io_hex4[3]~I .input_sync_reset = "none";
defparam \io_hex4[3]~I .oe_async_reset = "none";
defparam \io_hex4[3]~I .oe_power_up = "low";
defparam \io_hex4[3]~I .oe_register_mode = "none";
defparam \io_hex4[3]~I .oe_sync_reset = "none";
defparam \io_hex4[3]~I .operation_mode = "output";
defparam \io_hex4[3]~I .output_async_reset = "none";
defparam \io_hex4[3]~I .output_power_up = "low";
defparam \io_hex4[3]~I .output_register_mode = "none";
defparam \io_hex4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[4]~I (
	.datain(\hex4|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[4]));
// synopsys translate_off
defparam \io_hex4[4]~I .input_async_reset = "none";
defparam \io_hex4[4]~I .input_power_up = "low";
defparam \io_hex4[4]~I .input_register_mode = "none";
defparam \io_hex4[4]~I .input_sync_reset = "none";
defparam \io_hex4[4]~I .oe_async_reset = "none";
defparam \io_hex4[4]~I .oe_power_up = "low";
defparam \io_hex4[4]~I .oe_register_mode = "none";
defparam \io_hex4[4]~I .oe_sync_reset = "none";
defparam \io_hex4[4]~I .operation_mode = "output";
defparam \io_hex4[4]~I .output_async_reset = "none";
defparam \io_hex4[4]~I .output_power_up = "low";
defparam \io_hex4[4]~I .output_register_mode = "none";
defparam \io_hex4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[5]~I (
	.datain(\hex4|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[5]));
// synopsys translate_off
defparam \io_hex4[5]~I .input_async_reset = "none";
defparam \io_hex4[5]~I .input_power_up = "low";
defparam \io_hex4[5]~I .input_register_mode = "none";
defparam \io_hex4[5]~I .input_sync_reset = "none";
defparam \io_hex4[5]~I .oe_async_reset = "none";
defparam \io_hex4[5]~I .oe_power_up = "low";
defparam \io_hex4[5]~I .oe_register_mode = "none";
defparam \io_hex4[5]~I .oe_sync_reset = "none";
defparam \io_hex4[5]~I .operation_mode = "output";
defparam \io_hex4[5]~I .output_async_reset = "none";
defparam \io_hex4[5]~I .output_power_up = "low";
defparam \io_hex4[5]~I .output_register_mode = "none";
defparam \io_hex4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[6]~I (
	.datain(\hex4|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[6]));
// synopsys translate_off
defparam \io_hex4[6]~I .input_async_reset = "none";
defparam \io_hex4[6]~I .input_power_up = "low";
defparam \io_hex4[6]~I .input_register_mode = "none";
defparam \io_hex4[6]~I .input_sync_reset = "none";
defparam \io_hex4[6]~I .oe_async_reset = "none";
defparam \io_hex4[6]~I .oe_power_up = "low";
defparam \io_hex4[6]~I .oe_register_mode = "none";
defparam \io_hex4[6]~I .oe_sync_reset = "none";
defparam \io_hex4[6]~I .operation_mode = "output";
defparam \io_hex4[6]~I .output_async_reset = "none";
defparam \io_hex4[6]~I .output_power_up = "low";
defparam \io_hex4[6]~I .output_register_mode = "none";
defparam \io_hex4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[7]~I (
	.datain(\hex4|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[7]));
// synopsys translate_off
defparam \io_hex4[7]~I .input_async_reset = "none";
defparam \io_hex4[7]~I .input_power_up = "low";
defparam \io_hex4[7]~I .input_register_mode = "none";
defparam \io_hex4[7]~I .input_sync_reset = "none";
defparam \io_hex4[7]~I .oe_async_reset = "none";
defparam \io_hex4[7]~I .oe_power_up = "low";
defparam \io_hex4[7]~I .oe_register_mode = "none";
defparam \io_hex4[7]~I .oe_sync_reset = "none";
defparam \io_hex4[7]~I .operation_mode = "output";
defparam \io_hex4[7]~I .output_async_reset = "none";
defparam \io_hex4[7]~I .output_power_up = "low";
defparam \io_hex4[7]~I .output_register_mode = "none";
defparam \io_hex4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[8]~I (
	.datain(\hex4|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[8]));
// synopsys translate_off
defparam \io_hex4[8]~I .input_async_reset = "none";
defparam \io_hex4[8]~I .input_power_up = "low";
defparam \io_hex4[8]~I .input_register_mode = "none";
defparam \io_hex4[8]~I .input_sync_reset = "none";
defparam \io_hex4[8]~I .oe_async_reset = "none";
defparam \io_hex4[8]~I .oe_power_up = "low";
defparam \io_hex4[8]~I .oe_register_mode = "none";
defparam \io_hex4[8]~I .oe_sync_reset = "none";
defparam \io_hex4[8]~I .operation_mode = "output";
defparam \io_hex4[8]~I .output_async_reset = "none";
defparam \io_hex4[8]~I .output_power_up = "low";
defparam \io_hex4[8]~I .output_register_mode = "none";
defparam \io_hex4[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[9]~I (
	.datain(\hex4|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[9]));
// synopsys translate_off
defparam \io_hex4[9]~I .input_async_reset = "none";
defparam \io_hex4[9]~I .input_power_up = "low";
defparam \io_hex4[9]~I .input_register_mode = "none";
defparam \io_hex4[9]~I .input_sync_reset = "none";
defparam \io_hex4[9]~I .oe_async_reset = "none";
defparam \io_hex4[9]~I .oe_power_up = "low";
defparam \io_hex4[9]~I .oe_register_mode = "none";
defparam \io_hex4[9]~I .oe_sync_reset = "none";
defparam \io_hex4[9]~I .operation_mode = "output";
defparam \io_hex4[9]~I .output_async_reset = "none";
defparam \io_hex4[9]~I .output_power_up = "low";
defparam \io_hex4[9]~I .output_register_mode = "none";
defparam \io_hex4[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[10]~I (
	.datain(\hex4|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[10]));
// synopsys translate_off
defparam \io_hex4[10]~I .input_async_reset = "none";
defparam \io_hex4[10]~I .input_power_up = "low";
defparam \io_hex4[10]~I .input_register_mode = "none";
defparam \io_hex4[10]~I .input_sync_reset = "none";
defparam \io_hex4[10]~I .oe_async_reset = "none";
defparam \io_hex4[10]~I .oe_power_up = "low";
defparam \io_hex4[10]~I .oe_register_mode = "none";
defparam \io_hex4[10]~I .oe_sync_reset = "none";
defparam \io_hex4[10]~I .operation_mode = "output";
defparam \io_hex4[10]~I .output_async_reset = "none";
defparam \io_hex4[10]~I .output_power_up = "low";
defparam \io_hex4[10]~I .output_register_mode = "none";
defparam \io_hex4[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[11]~I (
	.datain(\hex4|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[11]));
// synopsys translate_off
defparam \io_hex4[11]~I .input_async_reset = "none";
defparam \io_hex4[11]~I .input_power_up = "low";
defparam \io_hex4[11]~I .input_register_mode = "none";
defparam \io_hex4[11]~I .input_sync_reset = "none";
defparam \io_hex4[11]~I .oe_async_reset = "none";
defparam \io_hex4[11]~I .oe_power_up = "low";
defparam \io_hex4[11]~I .oe_register_mode = "none";
defparam \io_hex4[11]~I .oe_sync_reset = "none";
defparam \io_hex4[11]~I .operation_mode = "output";
defparam \io_hex4[11]~I .output_async_reset = "none";
defparam \io_hex4[11]~I .output_power_up = "low";
defparam \io_hex4[11]~I .output_register_mode = "none";
defparam \io_hex4[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[12]~I (
	.datain(\hex4|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[12]));
// synopsys translate_off
defparam \io_hex4[12]~I .input_async_reset = "none";
defparam \io_hex4[12]~I .input_power_up = "low";
defparam \io_hex4[12]~I .input_register_mode = "none";
defparam \io_hex4[12]~I .input_sync_reset = "none";
defparam \io_hex4[12]~I .oe_async_reset = "none";
defparam \io_hex4[12]~I .oe_power_up = "low";
defparam \io_hex4[12]~I .oe_register_mode = "none";
defparam \io_hex4[12]~I .oe_sync_reset = "none";
defparam \io_hex4[12]~I .operation_mode = "output";
defparam \io_hex4[12]~I .output_async_reset = "none";
defparam \io_hex4[12]~I .output_power_up = "low";
defparam \io_hex4[12]~I .output_register_mode = "none";
defparam \io_hex4[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[13]~I (
	.datain(\hex4|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[13]));
// synopsys translate_off
defparam \io_hex4[13]~I .input_async_reset = "none";
defparam \io_hex4[13]~I .input_power_up = "low";
defparam \io_hex4[13]~I .input_register_mode = "none";
defparam \io_hex4[13]~I .input_sync_reset = "none";
defparam \io_hex4[13]~I .oe_async_reset = "none";
defparam \io_hex4[13]~I .oe_power_up = "low";
defparam \io_hex4[13]~I .oe_register_mode = "none";
defparam \io_hex4[13]~I .oe_sync_reset = "none";
defparam \io_hex4[13]~I .operation_mode = "output";
defparam \io_hex4[13]~I .output_async_reset = "none";
defparam \io_hex4[13]~I .output_power_up = "low";
defparam \io_hex4[13]~I .output_register_mode = "none";
defparam \io_hex4[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[14]~I (
	.datain(\hex4|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[14]));
// synopsys translate_off
defparam \io_hex4[14]~I .input_async_reset = "none";
defparam \io_hex4[14]~I .input_power_up = "low";
defparam \io_hex4[14]~I .input_register_mode = "none";
defparam \io_hex4[14]~I .input_sync_reset = "none";
defparam \io_hex4[14]~I .oe_async_reset = "none";
defparam \io_hex4[14]~I .oe_power_up = "low";
defparam \io_hex4[14]~I .oe_register_mode = "none";
defparam \io_hex4[14]~I .oe_sync_reset = "none";
defparam \io_hex4[14]~I .operation_mode = "output";
defparam \io_hex4[14]~I .output_async_reset = "none";
defparam \io_hex4[14]~I .output_power_up = "low";
defparam \io_hex4[14]~I .output_register_mode = "none";
defparam \io_hex4[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[15]~I (
	.datain(\hex4|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[15]));
// synopsys translate_off
defparam \io_hex4[15]~I .input_async_reset = "none";
defparam \io_hex4[15]~I .input_power_up = "low";
defparam \io_hex4[15]~I .input_register_mode = "none";
defparam \io_hex4[15]~I .input_sync_reset = "none";
defparam \io_hex4[15]~I .oe_async_reset = "none";
defparam \io_hex4[15]~I .oe_power_up = "low";
defparam \io_hex4[15]~I .oe_register_mode = "none";
defparam \io_hex4[15]~I .oe_sync_reset = "none";
defparam \io_hex4[15]~I .operation_mode = "output";
defparam \io_hex4[15]~I .output_async_reset = "none";
defparam \io_hex4[15]~I .output_power_up = "low";
defparam \io_hex4[15]~I .output_register_mode = "none";
defparam \io_hex4[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[16]~I (
	.datain(\hex4|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[16]));
// synopsys translate_off
defparam \io_hex4[16]~I .input_async_reset = "none";
defparam \io_hex4[16]~I .input_power_up = "low";
defparam \io_hex4[16]~I .input_register_mode = "none";
defparam \io_hex4[16]~I .input_sync_reset = "none";
defparam \io_hex4[16]~I .oe_async_reset = "none";
defparam \io_hex4[16]~I .oe_power_up = "low";
defparam \io_hex4[16]~I .oe_register_mode = "none";
defparam \io_hex4[16]~I .oe_sync_reset = "none";
defparam \io_hex4[16]~I .operation_mode = "output";
defparam \io_hex4[16]~I .output_async_reset = "none";
defparam \io_hex4[16]~I .output_power_up = "low";
defparam \io_hex4[16]~I .output_register_mode = "none";
defparam \io_hex4[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[17]~I (
	.datain(\hex4|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[17]));
// synopsys translate_off
defparam \io_hex4[17]~I .input_async_reset = "none";
defparam \io_hex4[17]~I .input_power_up = "low";
defparam \io_hex4[17]~I .input_register_mode = "none";
defparam \io_hex4[17]~I .input_sync_reset = "none";
defparam \io_hex4[17]~I .oe_async_reset = "none";
defparam \io_hex4[17]~I .oe_power_up = "low";
defparam \io_hex4[17]~I .oe_register_mode = "none";
defparam \io_hex4[17]~I .oe_sync_reset = "none";
defparam \io_hex4[17]~I .operation_mode = "output";
defparam \io_hex4[17]~I .output_async_reset = "none";
defparam \io_hex4[17]~I .output_power_up = "low";
defparam \io_hex4[17]~I .output_register_mode = "none";
defparam \io_hex4[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[18]~I (
	.datain(\hex4|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[18]));
// synopsys translate_off
defparam \io_hex4[18]~I .input_async_reset = "none";
defparam \io_hex4[18]~I .input_power_up = "low";
defparam \io_hex4[18]~I .input_register_mode = "none";
defparam \io_hex4[18]~I .input_sync_reset = "none";
defparam \io_hex4[18]~I .oe_async_reset = "none";
defparam \io_hex4[18]~I .oe_power_up = "low";
defparam \io_hex4[18]~I .oe_register_mode = "none";
defparam \io_hex4[18]~I .oe_sync_reset = "none";
defparam \io_hex4[18]~I .operation_mode = "output";
defparam \io_hex4[18]~I .output_async_reset = "none";
defparam \io_hex4[18]~I .output_power_up = "low";
defparam \io_hex4[18]~I .output_register_mode = "none";
defparam \io_hex4[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[19]~I (
	.datain(\hex4|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[19]));
// synopsys translate_off
defparam \io_hex4[19]~I .input_async_reset = "none";
defparam \io_hex4[19]~I .input_power_up = "low";
defparam \io_hex4[19]~I .input_register_mode = "none";
defparam \io_hex4[19]~I .input_sync_reset = "none";
defparam \io_hex4[19]~I .oe_async_reset = "none";
defparam \io_hex4[19]~I .oe_power_up = "low";
defparam \io_hex4[19]~I .oe_register_mode = "none";
defparam \io_hex4[19]~I .oe_sync_reset = "none";
defparam \io_hex4[19]~I .operation_mode = "output";
defparam \io_hex4[19]~I .output_async_reset = "none";
defparam \io_hex4[19]~I .output_power_up = "low";
defparam \io_hex4[19]~I .output_register_mode = "none";
defparam \io_hex4[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[20]~I (
	.datain(\hex4|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[20]));
// synopsys translate_off
defparam \io_hex4[20]~I .input_async_reset = "none";
defparam \io_hex4[20]~I .input_power_up = "low";
defparam \io_hex4[20]~I .input_register_mode = "none";
defparam \io_hex4[20]~I .input_sync_reset = "none";
defparam \io_hex4[20]~I .oe_async_reset = "none";
defparam \io_hex4[20]~I .oe_power_up = "low";
defparam \io_hex4[20]~I .oe_register_mode = "none";
defparam \io_hex4[20]~I .oe_sync_reset = "none";
defparam \io_hex4[20]~I .operation_mode = "output";
defparam \io_hex4[20]~I .output_async_reset = "none";
defparam \io_hex4[20]~I .output_power_up = "low";
defparam \io_hex4[20]~I .output_register_mode = "none";
defparam \io_hex4[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[21]~I (
	.datain(\hex4|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[21]));
// synopsys translate_off
defparam \io_hex4[21]~I .input_async_reset = "none";
defparam \io_hex4[21]~I .input_power_up = "low";
defparam \io_hex4[21]~I .input_register_mode = "none";
defparam \io_hex4[21]~I .input_sync_reset = "none";
defparam \io_hex4[21]~I .oe_async_reset = "none";
defparam \io_hex4[21]~I .oe_power_up = "low";
defparam \io_hex4[21]~I .oe_register_mode = "none";
defparam \io_hex4[21]~I .oe_sync_reset = "none";
defparam \io_hex4[21]~I .operation_mode = "output";
defparam \io_hex4[21]~I .output_async_reset = "none";
defparam \io_hex4[21]~I .output_power_up = "low";
defparam \io_hex4[21]~I .output_register_mode = "none";
defparam \io_hex4[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[22]~I (
	.datain(\hex4|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[22]));
// synopsys translate_off
defparam \io_hex4[22]~I .input_async_reset = "none";
defparam \io_hex4[22]~I .input_power_up = "low";
defparam \io_hex4[22]~I .input_register_mode = "none";
defparam \io_hex4[22]~I .input_sync_reset = "none";
defparam \io_hex4[22]~I .oe_async_reset = "none";
defparam \io_hex4[22]~I .oe_power_up = "low";
defparam \io_hex4[22]~I .oe_register_mode = "none";
defparam \io_hex4[22]~I .oe_sync_reset = "none";
defparam \io_hex4[22]~I .operation_mode = "output";
defparam \io_hex4[22]~I .output_async_reset = "none";
defparam \io_hex4[22]~I .output_power_up = "low";
defparam \io_hex4[22]~I .output_register_mode = "none";
defparam \io_hex4[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[23]~I (
	.datain(\hex4|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[23]));
// synopsys translate_off
defparam \io_hex4[23]~I .input_async_reset = "none";
defparam \io_hex4[23]~I .input_power_up = "low";
defparam \io_hex4[23]~I .input_register_mode = "none";
defparam \io_hex4[23]~I .input_sync_reset = "none";
defparam \io_hex4[23]~I .oe_async_reset = "none";
defparam \io_hex4[23]~I .oe_power_up = "low";
defparam \io_hex4[23]~I .oe_register_mode = "none";
defparam \io_hex4[23]~I .oe_sync_reset = "none";
defparam \io_hex4[23]~I .operation_mode = "output";
defparam \io_hex4[23]~I .output_async_reset = "none";
defparam \io_hex4[23]~I .output_power_up = "low";
defparam \io_hex4[23]~I .output_register_mode = "none";
defparam \io_hex4[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[24]~I (
	.datain(\hex4|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[24]));
// synopsys translate_off
defparam \io_hex4[24]~I .input_async_reset = "none";
defparam \io_hex4[24]~I .input_power_up = "low";
defparam \io_hex4[24]~I .input_register_mode = "none";
defparam \io_hex4[24]~I .input_sync_reset = "none";
defparam \io_hex4[24]~I .oe_async_reset = "none";
defparam \io_hex4[24]~I .oe_power_up = "low";
defparam \io_hex4[24]~I .oe_register_mode = "none";
defparam \io_hex4[24]~I .oe_sync_reset = "none";
defparam \io_hex4[24]~I .operation_mode = "output";
defparam \io_hex4[24]~I .output_async_reset = "none";
defparam \io_hex4[24]~I .output_power_up = "low";
defparam \io_hex4[24]~I .output_register_mode = "none";
defparam \io_hex4[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[25]~I (
	.datain(\hex4|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[25]));
// synopsys translate_off
defparam \io_hex4[25]~I .input_async_reset = "none";
defparam \io_hex4[25]~I .input_power_up = "low";
defparam \io_hex4[25]~I .input_register_mode = "none";
defparam \io_hex4[25]~I .input_sync_reset = "none";
defparam \io_hex4[25]~I .oe_async_reset = "none";
defparam \io_hex4[25]~I .oe_power_up = "low";
defparam \io_hex4[25]~I .oe_register_mode = "none";
defparam \io_hex4[25]~I .oe_sync_reset = "none";
defparam \io_hex4[25]~I .operation_mode = "output";
defparam \io_hex4[25]~I .output_async_reset = "none";
defparam \io_hex4[25]~I .output_power_up = "low";
defparam \io_hex4[25]~I .output_register_mode = "none";
defparam \io_hex4[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[26]~I (
	.datain(\hex4|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[26]));
// synopsys translate_off
defparam \io_hex4[26]~I .input_async_reset = "none";
defparam \io_hex4[26]~I .input_power_up = "low";
defparam \io_hex4[26]~I .input_register_mode = "none";
defparam \io_hex4[26]~I .input_sync_reset = "none";
defparam \io_hex4[26]~I .oe_async_reset = "none";
defparam \io_hex4[26]~I .oe_power_up = "low";
defparam \io_hex4[26]~I .oe_register_mode = "none";
defparam \io_hex4[26]~I .oe_sync_reset = "none";
defparam \io_hex4[26]~I .operation_mode = "output";
defparam \io_hex4[26]~I .output_async_reset = "none";
defparam \io_hex4[26]~I .output_power_up = "low";
defparam \io_hex4[26]~I .output_register_mode = "none";
defparam \io_hex4[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[27]~I (
	.datain(\hex4|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[27]));
// synopsys translate_off
defparam \io_hex4[27]~I .input_async_reset = "none";
defparam \io_hex4[27]~I .input_power_up = "low";
defparam \io_hex4[27]~I .input_register_mode = "none";
defparam \io_hex4[27]~I .input_sync_reset = "none";
defparam \io_hex4[27]~I .oe_async_reset = "none";
defparam \io_hex4[27]~I .oe_power_up = "low";
defparam \io_hex4[27]~I .oe_register_mode = "none";
defparam \io_hex4[27]~I .oe_sync_reset = "none";
defparam \io_hex4[27]~I .operation_mode = "output";
defparam \io_hex4[27]~I .output_async_reset = "none";
defparam \io_hex4[27]~I .output_power_up = "low";
defparam \io_hex4[27]~I .output_register_mode = "none";
defparam \io_hex4[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[28]~I (
	.datain(\hex4|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[28]));
// synopsys translate_off
defparam \io_hex4[28]~I .input_async_reset = "none";
defparam \io_hex4[28]~I .input_power_up = "low";
defparam \io_hex4[28]~I .input_register_mode = "none";
defparam \io_hex4[28]~I .input_sync_reset = "none";
defparam \io_hex4[28]~I .oe_async_reset = "none";
defparam \io_hex4[28]~I .oe_power_up = "low";
defparam \io_hex4[28]~I .oe_register_mode = "none";
defparam \io_hex4[28]~I .oe_sync_reset = "none";
defparam \io_hex4[28]~I .operation_mode = "output";
defparam \io_hex4[28]~I .output_async_reset = "none";
defparam \io_hex4[28]~I .output_power_up = "low";
defparam \io_hex4[28]~I .output_register_mode = "none";
defparam \io_hex4[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[29]~I (
	.datain(\hex4|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[29]));
// synopsys translate_off
defparam \io_hex4[29]~I .input_async_reset = "none";
defparam \io_hex4[29]~I .input_power_up = "low";
defparam \io_hex4[29]~I .input_register_mode = "none";
defparam \io_hex4[29]~I .input_sync_reset = "none";
defparam \io_hex4[29]~I .oe_async_reset = "none";
defparam \io_hex4[29]~I .oe_power_up = "low";
defparam \io_hex4[29]~I .oe_register_mode = "none";
defparam \io_hex4[29]~I .oe_sync_reset = "none";
defparam \io_hex4[29]~I .operation_mode = "output";
defparam \io_hex4[29]~I .output_async_reset = "none";
defparam \io_hex4[29]~I .output_power_up = "low";
defparam \io_hex4[29]~I .output_register_mode = "none";
defparam \io_hex4[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[30]~I (
	.datain(\hex4|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[30]));
// synopsys translate_off
defparam \io_hex4[30]~I .input_async_reset = "none";
defparam \io_hex4[30]~I .input_power_up = "low";
defparam \io_hex4[30]~I .input_register_mode = "none";
defparam \io_hex4[30]~I .input_sync_reset = "none";
defparam \io_hex4[30]~I .oe_async_reset = "none";
defparam \io_hex4[30]~I .oe_power_up = "low";
defparam \io_hex4[30]~I .oe_register_mode = "none";
defparam \io_hex4[30]~I .oe_sync_reset = "none";
defparam \io_hex4[30]~I .operation_mode = "output";
defparam \io_hex4[30]~I .output_async_reset = "none";
defparam \io_hex4[30]~I .output_power_up = "low";
defparam \io_hex4[30]~I .output_register_mode = "none";
defparam \io_hex4[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex4[31]~I (
	.datain(\hex4|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex4[31]));
// synopsys translate_off
defparam \io_hex4[31]~I .input_async_reset = "none";
defparam \io_hex4[31]~I .input_power_up = "low";
defparam \io_hex4[31]~I .input_register_mode = "none";
defparam \io_hex4[31]~I .input_sync_reset = "none";
defparam \io_hex4[31]~I .oe_async_reset = "none";
defparam \io_hex4[31]~I .oe_power_up = "low";
defparam \io_hex4[31]~I .oe_register_mode = "none";
defparam \io_hex4[31]~I .oe_sync_reset = "none";
defparam \io_hex4[31]~I .operation_mode = "output";
defparam \io_hex4[31]~I .output_async_reset = "none";
defparam \io_hex4[31]~I .output_power_up = "low";
defparam \io_hex4[31]~I .output_register_mode = "none";
defparam \io_hex4[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[0]~I (
	.datain(\hex5|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[0]));
// synopsys translate_off
defparam \io_hex5[0]~I .input_async_reset = "none";
defparam \io_hex5[0]~I .input_power_up = "low";
defparam \io_hex5[0]~I .input_register_mode = "none";
defparam \io_hex5[0]~I .input_sync_reset = "none";
defparam \io_hex5[0]~I .oe_async_reset = "none";
defparam \io_hex5[0]~I .oe_power_up = "low";
defparam \io_hex5[0]~I .oe_register_mode = "none";
defparam \io_hex5[0]~I .oe_sync_reset = "none";
defparam \io_hex5[0]~I .operation_mode = "output";
defparam \io_hex5[0]~I .output_async_reset = "none";
defparam \io_hex5[0]~I .output_power_up = "low";
defparam \io_hex5[0]~I .output_register_mode = "none";
defparam \io_hex5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[1]~I (
	.datain(\hex5|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[1]));
// synopsys translate_off
defparam \io_hex5[1]~I .input_async_reset = "none";
defparam \io_hex5[1]~I .input_power_up = "low";
defparam \io_hex5[1]~I .input_register_mode = "none";
defparam \io_hex5[1]~I .input_sync_reset = "none";
defparam \io_hex5[1]~I .oe_async_reset = "none";
defparam \io_hex5[1]~I .oe_power_up = "low";
defparam \io_hex5[1]~I .oe_register_mode = "none";
defparam \io_hex5[1]~I .oe_sync_reset = "none";
defparam \io_hex5[1]~I .operation_mode = "output";
defparam \io_hex5[1]~I .output_async_reset = "none";
defparam \io_hex5[1]~I .output_power_up = "low";
defparam \io_hex5[1]~I .output_register_mode = "none";
defparam \io_hex5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[2]~I (
	.datain(\hex5|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[2]));
// synopsys translate_off
defparam \io_hex5[2]~I .input_async_reset = "none";
defparam \io_hex5[2]~I .input_power_up = "low";
defparam \io_hex5[2]~I .input_register_mode = "none";
defparam \io_hex5[2]~I .input_sync_reset = "none";
defparam \io_hex5[2]~I .oe_async_reset = "none";
defparam \io_hex5[2]~I .oe_power_up = "low";
defparam \io_hex5[2]~I .oe_register_mode = "none";
defparam \io_hex5[2]~I .oe_sync_reset = "none";
defparam \io_hex5[2]~I .operation_mode = "output";
defparam \io_hex5[2]~I .output_async_reset = "none";
defparam \io_hex5[2]~I .output_power_up = "low";
defparam \io_hex5[2]~I .output_register_mode = "none";
defparam \io_hex5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[3]~I (
	.datain(\hex5|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[3]));
// synopsys translate_off
defparam \io_hex5[3]~I .input_async_reset = "none";
defparam \io_hex5[3]~I .input_power_up = "low";
defparam \io_hex5[3]~I .input_register_mode = "none";
defparam \io_hex5[3]~I .input_sync_reset = "none";
defparam \io_hex5[3]~I .oe_async_reset = "none";
defparam \io_hex5[3]~I .oe_power_up = "low";
defparam \io_hex5[3]~I .oe_register_mode = "none";
defparam \io_hex5[3]~I .oe_sync_reset = "none";
defparam \io_hex5[3]~I .operation_mode = "output";
defparam \io_hex5[3]~I .output_async_reset = "none";
defparam \io_hex5[3]~I .output_power_up = "low";
defparam \io_hex5[3]~I .output_register_mode = "none";
defparam \io_hex5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[4]~I (
	.datain(\hex5|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[4]));
// synopsys translate_off
defparam \io_hex5[4]~I .input_async_reset = "none";
defparam \io_hex5[4]~I .input_power_up = "low";
defparam \io_hex5[4]~I .input_register_mode = "none";
defparam \io_hex5[4]~I .input_sync_reset = "none";
defparam \io_hex5[4]~I .oe_async_reset = "none";
defparam \io_hex5[4]~I .oe_power_up = "low";
defparam \io_hex5[4]~I .oe_register_mode = "none";
defparam \io_hex5[4]~I .oe_sync_reset = "none";
defparam \io_hex5[4]~I .operation_mode = "output";
defparam \io_hex5[4]~I .output_async_reset = "none";
defparam \io_hex5[4]~I .output_power_up = "low";
defparam \io_hex5[4]~I .output_register_mode = "none";
defparam \io_hex5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[5]~I (
	.datain(\hex5|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[5]));
// synopsys translate_off
defparam \io_hex5[5]~I .input_async_reset = "none";
defparam \io_hex5[5]~I .input_power_up = "low";
defparam \io_hex5[5]~I .input_register_mode = "none";
defparam \io_hex5[5]~I .input_sync_reset = "none";
defparam \io_hex5[5]~I .oe_async_reset = "none";
defparam \io_hex5[5]~I .oe_power_up = "low";
defparam \io_hex5[5]~I .oe_register_mode = "none";
defparam \io_hex5[5]~I .oe_sync_reset = "none";
defparam \io_hex5[5]~I .operation_mode = "output";
defparam \io_hex5[5]~I .output_async_reset = "none";
defparam \io_hex5[5]~I .output_power_up = "low";
defparam \io_hex5[5]~I .output_register_mode = "none";
defparam \io_hex5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[6]~I (
	.datain(\hex5|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[6]));
// synopsys translate_off
defparam \io_hex5[6]~I .input_async_reset = "none";
defparam \io_hex5[6]~I .input_power_up = "low";
defparam \io_hex5[6]~I .input_register_mode = "none";
defparam \io_hex5[6]~I .input_sync_reset = "none";
defparam \io_hex5[6]~I .oe_async_reset = "none";
defparam \io_hex5[6]~I .oe_power_up = "low";
defparam \io_hex5[6]~I .oe_register_mode = "none";
defparam \io_hex5[6]~I .oe_sync_reset = "none";
defparam \io_hex5[6]~I .operation_mode = "output";
defparam \io_hex5[6]~I .output_async_reset = "none";
defparam \io_hex5[6]~I .output_power_up = "low";
defparam \io_hex5[6]~I .output_register_mode = "none";
defparam \io_hex5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[7]~I (
	.datain(\hex5|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[7]));
// synopsys translate_off
defparam \io_hex5[7]~I .input_async_reset = "none";
defparam \io_hex5[7]~I .input_power_up = "low";
defparam \io_hex5[7]~I .input_register_mode = "none";
defparam \io_hex5[7]~I .input_sync_reset = "none";
defparam \io_hex5[7]~I .oe_async_reset = "none";
defparam \io_hex5[7]~I .oe_power_up = "low";
defparam \io_hex5[7]~I .oe_register_mode = "none";
defparam \io_hex5[7]~I .oe_sync_reset = "none";
defparam \io_hex5[7]~I .operation_mode = "output";
defparam \io_hex5[7]~I .output_async_reset = "none";
defparam \io_hex5[7]~I .output_power_up = "low";
defparam \io_hex5[7]~I .output_register_mode = "none";
defparam \io_hex5[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[8]~I (
	.datain(\hex5|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[8]));
// synopsys translate_off
defparam \io_hex5[8]~I .input_async_reset = "none";
defparam \io_hex5[8]~I .input_power_up = "low";
defparam \io_hex5[8]~I .input_register_mode = "none";
defparam \io_hex5[8]~I .input_sync_reset = "none";
defparam \io_hex5[8]~I .oe_async_reset = "none";
defparam \io_hex5[8]~I .oe_power_up = "low";
defparam \io_hex5[8]~I .oe_register_mode = "none";
defparam \io_hex5[8]~I .oe_sync_reset = "none";
defparam \io_hex5[8]~I .operation_mode = "output";
defparam \io_hex5[8]~I .output_async_reset = "none";
defparam \io_hex5[8]~I .output_power_up = "low";
defparam \io_hex5[8]~I .output_register_mode = "none";
defparam \io_hex5[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[9]~I (
	.datain(\hex5|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[9]));
// synopsys translate_off
defparam \io_hex5[9]~I .input_async_reset = "none";
defparam \io_hex5[9]~I .input_power_up = "low";
defparam \io_hex5[9]~I .input_register_mode = "none";
defparam \io_hex5[9]~I .input_sync_reset = "none";
defparam \io_hex5[9]~I .oe_async_reset = "none";
defparam \io_hex5[9]~I .oe_power_up = "low";
defparam \io_hex5[9]~I .oe_register_mode = "none";
defparam \io_hex5[9]~I .oe_sync_reset = "none";
defparam \io_hex5[9]~I .operation_mode = "output";
defparam \io_hex5[9]~I .output_async_reset = "none";
defparam \io_hex5[9]~I .output_power_up = "low";
defparam \io_hex5[9]~I .output_register_mode = "none";
defparam \io_hex5[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[10]~I (
	.datain(\hex5|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[10]));
// synopsys translate_off
defparam \io_hex5[10]~I .input_async_reset = "none";
defparam \io_hex5[10]~I .input_power_up = "low";
defparam \io_hex5[10]~I .input_register_mode = "none";
defparam \io_hex5[10]~I .input_sync_reset = "none";
defparam \io_hex5[10]~I .oe_async_reset = "none";
defparam \io_hex5[10]~I .oe_power_up = "low";
defparam \io_hex5[10]~I .oe_register_mode = "none";
defparam \io_hex5[10]~I .oe_sync_reset = "none";
defparam \io_hex5[10]~I .operation_mode = "output";
defparam \io_hex5[10]~I .output_async_reset = "none";
defparam \io_hex5[10]~I .output_power_up = "low";
defparam \io_hex5[10]~I .output_register_mode = "none";
defparam \io_hex5[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[11]~I (
	.datain(\hex5|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[11]));
// synopsys translate_off
defparam \io_hex5[11]~I .input_async_reset = "none";
defparam \io_hex5[11]~I .input_power_up = "low";
defparam \io_hex5[11]~I .input_register_mode = "none";
defparam \io_hex5[11]~I .input_sync_reset = "none";
defparam \io_hex5[11]~I .oe_async_reset = "none";
defparam \io_hex5[11]~I .oe_power_up = "low";
defparam \io_hex5[11]~I .oe_register_mode = "none";
defparam \io_hex5[11]~I .oe_sync_reset = "none";
defparam \io_hex5[11]~I .operation_mode = "output";
defparam \io_hex5[11]~I .output_async_reset = "none";
defparam \io_hex5[11]~I .output_power_up = "low";
defparam \io_hex5[11]~I .output_register_mode = "none";
defparam \io_hex5[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[12]~I (
	.datain(\hex5|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[12]));
// synopsys translate_off
defparam \io_hex5[12]~I .input_async_reset = "none";
defparam \io_hex5[12]~I .input_power_up = "low";
defparam \io_hex5[12]~I .input_register_mode = "none";
defparam \io_hex5[12]~I .input_sync_reset = "none";
defparam \io_hex5[12]~I .oe_async_reset = "none";
defparam \io_hex5[12]~I .oe_power_up = "low";
defparam \io_hex5[12]~I .oe_register_mode = "none";
defparam \io_hex5[12]~I .oe_sync_reset = "none";
defparam \io_hex5[12]~I .operation_mode = "output";
defparam \io_hex5[12]~I .output_async_reset = "none";
defparam \io_hex5[12]~I .output_power_up = "low";
defparam \io_hex5[12]~I .output_register_mode = "none";
defparam \io_hex5[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[13]~I (
	.datain(\hex5|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[13]));
// synopsys translate_off
defparam \io_hex5[13]~I .input_async_reset = "none";
defparam \io_hex5[13]~I .input_power_up = "low";
defparam \io_hex5[13]~I .input_register_mode = "none";
defparam \io_hex5[13]~I .input_sync_reset = "none";
defparam \io_hex5[13]~I .oe_async_reset = "none";
defparam \io_hex5[13]~I .oe_power_up = "low";
defparam \io_hex5[13]~I .oe_register_mode = "none";
defparam \io_hex5[13]~I .oe_sync_reset = "none";
defparam \io_hex5[13]~I .operation_mode = "output";
defparam \io_hex5[13]~I .output_async_reset = "none";
defparam \io_hex5[13]~I .output_power_up = "low";
defparam \io_hex5[13]~I .output_register_mode = "none";
defparam \io_hex5[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[14]~I (
	.datain(\hex5|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[14]));
// synopsys translate_off
defparam \io_hex5[14]~I .input_async_reset = "none";
defparam \io_hex5[14]~I .input_power_up = "low";
defparam \io_hex5[14]~I .input_register_mode = "none";
defparam \io_hex5[14]~I .input_sync_reset = "none";
defparam \io_hex5[14]~I .oe_async_reset = "none";
defparam \io_hex5[14]~I .oe_power_up = "low";
defparam \io_hex5[14]~I .oe_register_mode = "none";
defparam \io_hex5[14]~I .oe_sync_reset = "none";
defparam \io_hex5[14]~I .operation_mode = "output";
defparam \io_hex5[14]~I .output_async_reset = "none";
defparam \io_hex5[14]~I .output_power_up = "low";
defparam \io_hex5[14]~I .output_register_mode = "none";
defparam \io_hex5[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[15]~I (
	.datain(\hex5|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[15]));
// synopsys translate_off
defparam \io_hex5[15]~I .input_async_reset = "none";
defparam \io_hex5[15]~I .input_power_up = "low";
defparam \io_hex5[15]~I .input_register_mode = "none";
defparam \io_hex5[15]~I .input_sync_reset = "none";
defparam \io_hex5[15]~I .oe_async_reset = "none";
defparam \io_hex5[15]~I .oe_power_up = "low";
defparam \io_hex5[15]~I .oe_register_mode = "none";
defparam \io_hex5[15]~I .oe_sync_reset = "none";
defparam \io_hex5[15]~I .operation_mode = "output";
defparam \io_hex5[15]~I .output_async_reset = "none";
defparam \io_hex5[15]~I .output_power_up = "low";
defparam \io_hex5[15]~I .output_register_mode = "none";
defparam \io_hex5[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[16]~I (
	.datain(\hex5|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[16]));
// synopsys translate_off
defparam \io_hex5[16]~I .input_async_reset = "none";
defparam \io_hex5[16]~I .input_power_up = "low";
defparam \io_hex5[16]~I .input_register_mode = "none";
defparam \io_hex5[16]~I .input_sync_reset = "none";
defparam \io_hex5[16]~I .oe_async_reset = "none";
defparam \io_hex5[16]~I .oe_power_up = "low";
defparam \io_hex5[16]~I .oe_register_mode = "none";
defparam \io_hex5[16]~I .oe_sync_reset = "none";
defparam \io_hex5[16]~I .operation_mode = "output";
defparam \io_hex5[16]~I .output_async_reset = "none";
defparam \io_hex5[16]~I .output_power_up = "low";
defparam \io_hex5[16]~I .output_register_mode = "none";
defparam \io_hex5[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[17]~I (
	.datain(\hex5|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[17]));
// synopsys translate_off
defparam \io_hex5[17]~I .input_async_reset = "none";
defparam \io_hex5[17]~I .input_power_up = "low";
defparam \io_hex5[17]~I .input_register_mode = "none";
defparam \io_hex5[17]~I .input_sync_reset = "none";
defparam \io_hex5[17]~I .oe_async_reset = "none";
defparam \io_hex5[17]~I .oe_power_up = "low";
defparam \io_hex5[17]~I .oe_register_mode = "none";
defparam \io_hex5[17]~I .oe_sync_reset = "none";
defparam \io_hex5[17]~I .operation_mode = "output";
defparam \io_hex5[17]~I .output_async_reset = "none";
defparam \io_hex5[17]~I .output_power_up = "low";
defparam \io_hex5[17]~I .output_register_mode = "none";
defparam \io_hex5[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[18]~I (
	.datain(\hex5|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[18]));
// synopsys translate_off
defparam \io_hex5[18]~I .input_async_reset = "none";
defparam \io_hex5[18]~I .input_power_up = "low";
defparam \io_hex5[18]~I .input_register_mode = "none";
defparam \io_hex5[18]~I .input_sync_reset = "none";
defparam \io_hex5[18]~I .oe_async_reset = "none";
defparam \io_hex5[18]~I .oe_power_up = "low";
defparam \io_hex5[18]~I .oe_register_mode = "none";
defparam \io_hex5[18]~I .oe_sync_reset = "none";
defparam \io_hex5[18]~I .operation_mode = "output";
defparam \io_hex5[18]~I .output_async_reset = "none";
defparam \io_hex5[18]~I .output_power_up = "low";
defparam \io_hex5[18]~I .output_register_mode = "none";
defparam \io_hex5[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[19]~I (
	.datain(\hex5|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[19]));
// synopsys translate_off
defparam \io_hex5[19]~I .input_async_reset = "none";
defparam \io_hex5[19]~I .input_power_up = "low";
defparam \io_hex5[19]~I .input_register_mode = "none";
defparam \io_hex5[19]~I .input_sync_reset = "none";
defparam \io_hex5[19]~I .oe_async_reset = "none";
defparam \io_hex5[19]~I .oe_power_up = "low";
defparam \io_hex5[19]~I .oe_register_mode = "none";
defparam \io_hex5[19]~I .oe_sync_reset = "none";
defparam \io_hex5[19]~I .operation_mode = "output";
defparam \io_hex5[19]~I .output_async_reset = "none";
defparam \io_hex5[19]~I .output_power_up = "low";
defparam \io_hex5[19]~I .output_register_mode = "none";
defparam \io_hex5[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[20]~I (
	.datain(\hex5|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[20]));
// synopsys translate_off
defparam \io_hex5[20]~I .input_async_reset = "none";
defparam \io_hex5[20]~I .input_power_up = "low";
defparam \io_hex5[20]~I .input_register_mode = "none";
defparam \io_hex5[20]~I .input_sync_reset = "none";
defparam \io_hex5[20]~I .oe_async_reset = "none";
defparam \io_hex5[20]~I .oe_power_up = "low";
defparam \io_hex5[20]~I .oe_register_mode = "none";
defparam \io_hex5[20]~I .oe_sync_reset = "none";
defparam \io_hex5[20]~I .operation_mode = "output";
defparam \io_hex5[20]~I .output_async_reset = "none";
defparam \io_hex5[20]~I .output_power_up = "low";
defparam \io_hex5[20]~I .output_register_mode = "none";
defparam \io_hex5[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[21]~I (
	.datain(\hex5|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[21]));
// synopsys translate_off
defparam \io_hex5[21]~I .input_async_reset = "none";
defparam \io_hex5[21]~I .input_power_up = "low";
defparam \io_hex5[21]~I .input_register_mode = "none";
defparam \io_hex5[21]~I .input_sync_reset = "none";
defparam \io_hex5[21]~I .oe_async_reset = "none";
defparam \io_hex5[21]~I .oe_power_up = "low";
defparam \io_hex5[21]~I .oe_register_mode = "none";
defparam \io_hex5[21]~I .oe_sync_reset = "none";
defparam \io_hex5[21]~I .operation_mode = "output";
defparam \io_hex5[21]~I .output_async_reset = "none";
defparam \io_hex5[21]~I .output_power_up = "low";
defparam \io_hex5[21]~I .output_register_mode = "none";
defparam \io_hex5[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[22]~I (
	.datain(\hex5|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[22]));
// synopsys translate_off
defparam \io_hex5[22]~I .input_async_reset = "none";
defparam \io_hex5[22]~I .input_power_up = "low";
defparam \io_hex5[22]~I .input_register_mode = "none";
defparam \io_hex5[22]~I .input_sync_reset = "none";
defparam \io_hex5[22]~I .oe_async_reset = "none";
defparam \io_hex5[22]~I .oe_power_up = "low";
defparam \io_hex5[22]~I .oe_register_mode = "none";
defparam \io_hex5[22]~I .oe_sync_reset = "none";
defparam \io_hex5[22]~I .operation_mode = "output";
defparam \io_hex5[22]~I .output_async_reset = "none";
defparam \io_hex5[22]~I .output_power_up = "low";
defparam \io_hex5[22]~I .output_register_mode = "none";
defparam \io_hex5[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[23]~I (
	.datain(\hex5|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[23]));
// synopsys translate_off
defparam \io_hex5[23]~I .input_async_reset = "none";
defparam \io_hex5[23]~I .input_power_up = "low";
defparam \io_hex5[23]~I .input_register_mode = "none";
defparam \io_hex5[23]~I .input_sync_reset = "none";
defparam \io_hex5[23]~I .oe_async_reset = "none";
defparam \io_hex5[23]~I .oe_power_up = "low";
defparam \io_hex5[23]~I .oe_register_mode = "none";
defparam \io_hex5[23]~I .oe_sync_reset = "none";
defparam \io_hex5[23]~I .operation_mode = "output";
defparam \io_hex5[23]~I .output_async_reset = "none";
defparam \io_hex5[23]~I .output_power_up = "low";
defparam \io_hex5[23]~I .output_register_mode = "none";
defparam \io_hex5[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[24]~I (
	.datain(\hex5|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[24]));
// synopsys translate_off
defparam \io_hex5[24]~I .input_async_reset = "none";
defparam \io_hex5[24]~I .input_power_up = "low";
defparam \io_hex5[24]~I .input_register_mode = "none";
defparam \io_hex5[24]~I .input_sync_reset = "none";
defparam \io_hex5[24]~I .oe_async_reset = "none";
defparam \io_hex5[24]~I .oe_power_up = "low";
defparam \io_hex5[24]~I .oe_register_mode = "none";
defparam \io_hex5[24]~I .oe_sync_reset = "none";
defparam \io_hex5[24]~I .operation_mode = "output";
defparam \io_hex5[24]~I .output_async_reset = "none";
defparam \io_hex5[24]~I .output_power_up = "low";
defparam \io_hex5[24]~I .output_register_mode = "none";
defparam \io_hex5[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[25]~I (
	.datain(\hex5|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[25]));
// synopsys translate_off
defparam \io_hex5[25]~I .input_async_reset = "none";
defparam \io_hex5[25]~I .input_power_up = "low";
defparam \io_hex5[25]~I .input_register_mode = "none";
defparam \io_hex5[25]~I .input_sync_reset = "none";
defparam \io_hex5[25]~I .oe_async_reset = "none";
defparam \io_hex5[25]~I .oe_power_up = "low";
defparam \io_hex5[25]~I .oe_register_mode = "none";
defparam \io_hex5[25]~I .oe_sync_reset = "none";
defparam \io_hex5[25]~I .operation_mode = "output";
defparam \io_hex5[25]~I .output_async_reset = "none";
defparam \io_hex5[25]~I .output_power_up = "low";
defparam \io_hex5[25]~I .output_register_mode = "none";
defparam \io_hex5[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[26]~I (
	.datain(\hex5|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[26]));
// synopsys translate_off
defparam \io_hex5[26]~I .input_async_reset = "none";
defparam \io_hex5[26]~I .input_power_up = "low";
defparam \io_hex5[26]~I .input_register_mode = "none";
defparam \io_hex5[26]~I .input_sync_reset = "none";
defparam \io_hex5[26]~I .oe_async_reset = "none";
defparam \io_hex5[26]~I .oe_power_up = "low";
defparam \io_hex5[26]~I .oe_register_mode = "none";
defparam \io_hex5[26]~I .oe_sync_reset = "none";
defparam \io_hex5[26]~I .operation_mode = "output";
defparam \io_hex5[26]~I .output_async_reset = "none";
defparam \io_hex5[26]~I .output_power_up = "low";
defparam \io_hex5[26]~I .output_register_mode = "none";
defparam \io_hex5[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[27]~I (
	.datain(\hex5|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[27]));
// synopsys translate_off
defparam \io_hex5[27]~I .input_async_reset = "none";
defparam \io_hex5[27]~I .input_power_up = "low";
defparam \io_hex5[27]~I .input_register_mode = "none";
defparam \io_hex5[27]~I .input_sync_reset = "none";
defparam \io_hex5[27]~I .oe_async_reset = "none";
defparam \io_hex5[27]~I .oe_power_up = "low";
defparam \io_hex5[27]~I .oe_register_mode = "none";
defparam \io_hex5[27]~I .oe_sync_reset = "none";
defparam \io_hex5[27]~I .operation_mode = "output";
defparam \io_hex5[27]~I .output_async_reset = "none";
defparam \io_hex5[27]~I .output_power_up = "low";
defparam \io_hex5[27]~I .output_register_mode = "none";
defparam \io_hex5[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[28]~I (
	.datain(\hex5|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[28]));
// synopsys translate_off
defparam \io_hex5[28]~I .input_async_reset = "none";
defparam \io_hex5[28]~I .input_power_up = "low";
defparam \io_hex5[28]~I .input_register_mode = "none";
defparam \io_hex5[28]~I .input_sync_reset = "none";
defparam \io_hex5[28]~I .oe_async_reset = "none";
defparam \io_hex5[28]~I .oe_power_up = "low";
defparam \io_hex5[28]~I .oe_register_mode = "none";
defparam \io_hex5[28]~I .oe_sync_reset = "none";
defparam \io_hex5[28]~I .operation_mode = "output";
defparam \io_hex5[28]~I .output_async_reset = "none";
defparam \io_hex5[28]~I .output_power_up = "low";
defparam \io_hex5[28]~I .output_register_mode = "none";
defparam \io_hex5[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[29]~I (
	.datain(\hex5|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[29]));
// synopsys translate_off
defparam \io_hex5[29]~I .input_async_reset = "none";
defparam \io_hex5[29]~I .input_power_up = "low";
defparam \io_hex5[29]~I .input_register_mode = "none";
defparam \io_hex5[29]~I .input_sync_reset = "none";
defparam \io_hex5[29]~I .oe_async_reset = "none";
defparam \io_hex5[29]~I .oe_power_up = "low";
defparam \io_hex5[29]~I .oe_register_mode = "none";
defparam \io_hex5[29]~I .oe_sync_reset = "none";
defparam \io_hex5[29]~I .operation_mode = "output";
defparam \io_hex5[29]~I .output_async_reset = "none";
defparam \io_hex5[29]~I .output_power_up = "low";
defparam \io_hex5[29]~I .output_register_mode = "none";
defparam \io_hex5[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[30]~I (
	.datain(\hex5|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[30]));
// synopsys translate_off
defparam \io_hex5[30]~I .input_async_reset = "none";
defparam \io_hex5[30]~I .input_power_up = "low";
defparam \io_hex5[30]~I .input_register_mode = "none";
defparam \io_hex5[30]~I .input_sync_reset = "none";
defparam \io_hex5[30]~I .oe_async_reset = "none";
defparam \io_hex5[30]~I .oe_power_up = "low";
defparam \io_hex5[30]~I .oe_register_mode = "none";
defparam \io_hex5[30]~I .oe_sync_reset = "none";
defparam \io_hex5[30]~I .operation_mode = "output";
defparam \io_hex5[30]~I .output_async_reset = "none";
defparam \io_hex5[30]~I .output_power_up = "low";
defparam \io_hex5[30]~I .output_register_mode = "none";
defparam \io_hex5[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex5[31]~I (
	.datain(\hex5|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex5[31]));
// synopsys translate_off
defparam \io_hex5[31]~I .input_async_reset = "none";
defparam \io_hex5[31]~I .input_power_up = "low";
defparam \io_hex5[31]~I .input_register_mode = "none";
defparam \io_hex5[31]~I .input_sync_reset = "none";
defparam \io_hex5[31]~I .oe_async_reset = "none";
defparam \io_hex5[31]~I .oe_power_up = "low";
defparam \io_hex5[31]~I .oe_register_mode = "none";
defparam \io_hex5[31]~I .oe_sync_reset = "none";
defparam \io_hex5[31]~I .operation_mode = "output";
defparam \io_hex5[31]~I .output_async_reset = "none";
defparam \io_hex5[31]~I .output_power_up = "low";
defparam \io_hex5[31]~I .output_register_mode = "none";
defparam \io_hex5[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[0]~I (
	.datain(\hex6|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[0]));
// synopsys translate_off
defparam \io_hex6[0]~I .input_async_reset = "none";
defparam \io_hex6[0]~I .input_power_up = "low";
defparam \io_hex6[0]~I .input_register_mode = "none";
defparam \io_hex6[0]~I .input_sync_reset = "none";
defparam \io_hex6[0]~I .oe_async_reset = "none";
defparam \io_hex6[0]~I .oe_power_up = "low";
defparam \io_hex6[0]~I .oe_register_mode = "none";
defparam \io_hex6[0]~I .oe_sync_reset = "none";
defparam \io_hex6[0]~I .operation_mode = "output";
defparam \io_hex6[0]~I .output_async_reset = "none";
defparam \io_hex6[0]~I .output_power_up = "low";
defparam \io_hex6[0]~I .output_register_mode = "none";
defparam \io_hex6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[1]~I (
	.datain(\hex6|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[1]));
// synopsys translate_off
defparam \io_hex6[1]~I .input_async_reset = "none";
defparam \io_hex6[1]~I .input_power_up = "low";
defparam \io_hex6[1]~I .input_register_mode = "none";
defparam \io_hex6[1]~I .input_sync_reset = "none";
defparam \io_hex6[1]~I .oe_async_reset = "none";
defparam \io_hex6[1]~I .oe_power_up = "low";
defparam \io_hex6[1]~I .oe_register_mode = "none";
defparam \io_hex6[1]~I .oe_sync_reset = "none";
defparam \io_hex6[1]~I .operation_mode = "output";
defparam \io_hex6[1]~I .output_async_reset = "none";
defparam \io_hex6[1]~I .output_power_up = "low";
defparam \io_hex6[1]~I .output_register_mode = "none";
defparam \io_hex6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[2]~I (
	.datain(\hex6|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[2]));
// synopsys translate_off
defparam \io_hex6[2]~I .input_async_reset = "none";
defparam \io_hex6[2]~I .input_power_up = "low";
defparam \io_hex6[2]~I .input_register_mode = "none";
defparam \io_hex6[2]~I .input_sync_reset = "none";
defparam \io_hex6[2]~I .oe_async_reset = "none";
defparam \io_hex6[2]~I .oe_power_up = "low";
defparam \io_hex6[2]~I .oe_register_mode = "none";
defparam \io_hex6[2]~I .oe_sync_reset = "none";
defparam \io_hex6[2]~I .operation_mode = "output";
defparam \io_hex6[2]~I .output_async_reset = "none";
defparam \io_hex6[2]~I .output_power_up = "low";
defparam \io_hex6[2]~I .output_register_mode = "none";
defparam \io_hex6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[3]~I (
	.datain(\hex6|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[3]));
// synopsys translate_off
defparam \io_hex6[3]~I .input_async_reset = "none";
defparam \io_hex6[3]~I .input_power_up = "low";
defparam \io_hex6[3]~I .input_register_mode = "none";
defparam \io_hex6[3]~I .input_sync_reset = "none";
defparam \io_hex6[3]~I .oe_async_reset = "none";
defparam \io_hex6[3]~I .oe_power_up = "low";
defparam \io_hex6[3]~I .oe_register_mode = "none";
defparam \io_hex6[3]~I .oe_sync_reset = "none";
defparam \io_hex6[3]~I .operation_mode = "output";
defparam \io_hex6[3]~I .output_async_reset = "none";
defparam \io_hex6[3]~I .output_power_up = "low";
defparam \io_hex6[3]~I .output_register_mode = "none";
defparam \io_hex6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[4]~I (
	.datain(\hex6|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[4]));
// synopsys translate_off
defparam \io_hex6[4]~I .input_async_reset = "none";
defparam \io_hex6[4]~I .input_power_up = "low";
defparam \io_hex6[4]~I .input_register_mode = "none";
defparam \io_hex6[4]~I .input_sync_reset = "none";
defparam \io_hex6[4]~I .oe_async_reset = "none";
defparam \io_hex6[4]~I .oe_power_up = "low";
defparam \io_hex6[4]~I .oe_register_mode = "none";
defparam \io_hex6[4]~I .oe_sync_reset = "none";
defparam \io_hex6[4]~I .operation_mode = "output";
defparam \io_hex6[4]~I .output_async_reset = "none";
defparam \io_hex6[4]~I .output_power_up = "low";
defparam \io_hex6[4]~I .output_register_mode = "none";
defparam \io_hex6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[5]~I (
	.datain(\hex6|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[5]));
// synopsys translate_off
defparam \io_hex6[5]~I .input_async_reset = "none";
defparam \io_hex6[5]~I .input_power_up = "low";
defparam \io_hex6[5]~I .input_register_mode = "none";
defparam \io_hex6[5]~I .input_sync_reset = "none";
defparam \io_hex6[5]~I .oe_async_reset = "none";
defparam \io_hex6[5]~I .oe_power_up = "low";
defparam \io_hex6[5]~I .oe_register_mode = "none";
defparam \io_hex6[5]~I .oe_sync_reset = "none";
defparam \io_hex6[5]~I .operation_mode = "output";
defparam \io_hex6[5]~I .output_async_reset = "none";
defparam \io_hex6[5]~I .output_power_up = "low";
defparam \io_hex6[5]~I .output_register_mode = "none";
defparam \io_hex6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[6]~I (
	.datain(\hex6|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[6]));
// synopsys translate_off
defparam \io_hex6[6]~I .input_async_reset = "none";
defparam \io_hex6[6]~I .input_power_up = "low";
defparam \io_hex6[6]~I .input_register_mode = "none";
defparam \io_hex6[6]~I .input_sync_reset = "none";
defparam \io_hex6[6]~I .oe_async_reset = "none";
defparam \io_hex6[6]~I .oe_power_up = "low";
defparam \io_hex6[6]~I .oe_register_mode = "none";
defparam \io_hex6[6]~I .oe_sync_reset = "none";
defparam \io_hex6[6]~I .operation_mode = "output";
defparam \io_hex6[6]~I .output_async_reset = "none";
defparam \io_hex6[6]~I .output_power_up = "low";
defparam \io_hex6[6]~I .output_register_mode = "none";
defparam \io_hex6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[7]~I (
	.datain(\hex6|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[7]));
// synopsys translate_off
defparam \io_hex6[7]~I .input_async_reset = "none";
defparam \io_hex6[7]~I .input_power_up = "low";
defparam \io_hex6[7]~I .input_register_mode = "none";
defparam \io_hex6[7]~I .input_sync_reset = "none";
defparam \io_hex6[7]~I .oe_async_reset = "none";
defparam \io_hex6[7]~I .oe_power_up = "low";
defparam \io_hex6[7]~I .oe_register_mode = "none";
defparam \io_hex6[7]~I .oe_sync_reset = "none";
defparam \io_hex6[7]~I .operation_mode = "output";
defparam \io_hex6[7]~I .output_async_reset = "none";
defparam \io_hex6[7]~I .output_power_up = "low";
defparam \io_hex6[7]~I .output_register_mode = "none";
defparam \io_hex6[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[8]~I (
	.datain(\hex6|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[8]));
// synopsys translate_off
defparam \io_hex6[8]~I .input_async_reset = "none";
defparam \io_hex6[8]~I .input_power_up = "low";
defparam \io_hex6[8]~I .input_register_mode = "none";
defparam \io_hex6[8]~I .input_sync_reset = "none";
defparam \io_hex6[8]~I .oe_async_reset = "none";
defparam \io_hex6[8]~I .oe_power_up = "low";
defparam \io_hex6[8]~I .oe_register_mode = "none";
defparam \io_hex6[8]~I .oe_sync_reset = "none";
defparam \io_hex6[8]~I .operation_mode = "output";
defparam \io_hex6[8]~I .output_async_reset = "none";
defparam \io_hex6[8]~I .output_power_up = "low";
defparam \io_hex6[8]~I .output_register_mode = "none";
defparam \io_hex6[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[9]~I (
	.datain(\hex6|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[9]));
// synopsys translate_off
defparam \io_hex6[9]~I .input_async_reset = "none";
defparam \io_hex6[9]~I .input_power_up = "low";
defparam \io_hex6[9]~I .input_register_mode = "none";
defparam \io_hex6[9]~I .input_sync_reset = "none";
defparam \io_hex6[9]~I .oe_async_reset = "none";
defparam \io_hex6[9]~I .oe_power_up = "low";
defparam \io_hex6[9]~I .oe_register_mode = "none";
defparam \io_hex6[9]~I .oe_sync_reset = "none";
defparam \io_hex6[9]~I .operation_mode = "output";
defparam \io_hex6[9]~I .output_async_reset = "none";
defparam \io_hex6[9]~I .output_power_up = "low";
defparam \io_hex6[9]~I .output_register_mode = "none";
defparam \io_hex6[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[10]~I (
	.datain(\hex6|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[10]));
// synopsys translate_off
defparam \io_hex6[10]~I .input_async_reset = "none";
defparam \io_hex6[10]~I .input_power_up = "low";
defparam \io_hex6[10]~I .input_register_mode = "none";
defparam \io_hex6[10]~I .input_sync_reset = "none";
defparam \io_hex6[10]~I .oe_async_reset = "none";
defparam \io_hex6[10]~I .oe_power_up = "low";
defparam \io_hex6[10]~I .oe_register_mode = "none";
defparam \io_hex6[10]~I .oe_sync_reset = "none";
defparam \io_hex6[10]~I .operation_mode = "output";
defparam \io_hex6[10]~I .output_async_reset = "none";
defparam \io_hex6[10]~I .output_power_up = "low";
defparam \io_hex6[10]~I .output_register_mode = "none";
defparam \io_hex6[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[11]~I (
	.datain(\hex6|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[11]));
// synopsys translate_off
defparam \io_hex6[11]~I .input_async_reset = "none";
defparam \io_hex6[11]~I .input_power_up = "low";
defparam \io_hex6[11]~I .input_register_mode = "none";
defparam \io_hex6[11]~I .input_sync_reset = "none";
defparam \io_hex6[11]~I .oe_async_reset = "none";
defparam \io_hex6[11]~I .oe_power_up = "low";
defparam \io_hex6[11]~I .oe_register_mode = "none";
defparam \io_hex6[11]~I .oe_sync_reset = "none";
defparam \io_hex6[11]~I .operation_mode = "output";
defparam \io_hex6[11]~I .output_async_reset = "none";
defparam \io_hex6[11]~I .output_power_up = "low";
defparam \io_hex6[11]~I .output_register_mode = "none";
defparam \io_hex6[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[12]~I (
	.datain(\hex6|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[12]));
// synopsys translate_off
defparam \io_hex6[12]~I .input_async_reset = "none";
defparam \io_hex6[12]~I .input_power_up = "low";
defparam \io_hex6[12]~I .input_register_mode = "none";
defparam \io_hex6[12]~I .input_sync_reset = "none";
defparam \io_hex6[12]~I .oe_async_reset = "none";
defparam \io_hex6[12]~I .oe_power_up = "low";
defparam \io_hex6[12]~I .oe_register_mode = "none";
defparam \io_hex6[12]~I .oe_sync_reset = "none";
defparam \io_hex6[12]~I .operation_mode = "output";
defparam \io_hex6[12]~I .output_async_reset = "none";
defparam \io_hex6[12]~I .output_power_up = "low";
defparam \io_hex6[12]~I .output_register_mode = "none";
defparam \io_hex6[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[13]~I (
	.datain(\hex6|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[13]));
// synopsys translate_off
defparam \io_hex6[13]~I .input_async_reset = "none";
defparam \io_hex6[13]~I .input_power_up = "low";
defparam \io_hex6[13]~I .input_register_mode = "none";
defparam \io_hex6[13]~I .input_sync_reset = "none";
defparam \io_hex6[13]~I .oe_async_reset = "none";
defparam \io_hex6[13]~I .oe_power_up = "low";
defparam \io_hex6[13]~I .oe_register_mode = "none";
defparam \io_hex6[13]~I .oe_sync_reset = "none";
defparam \io_hex6[13]~I .operation_mode = "output";
defparam \io_hex6[13]~I .output_async_reset = "none";
defparam \io_hex6[13]~I .output_power_up = "low";
defparam \io_hex6[13]~I .output_register_mode = "none";
defparam \io_hex6[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[14]~I (
	.datain(\hex6|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[14]));
// synopsys translate_off
defparam \io_hex6[14]~I .input_async_reset = "none";
defparam \io_hex6[14]~I .input_power_up = "low";
defparam \io_hex6[14]~I .input_register_mode = "none";
defparam \io_hex6[14]~I .input_sync_reset = "none";
defparam \io_hex6[14]~I .oe_async_reset = "none";
defparam \io_hex6[14]~I .oe_power_up = "low";
defparam \io_hex6[14]~I .oe_register_mode = "none";
defparam \io_hex6[14]~I .oe_sync_reset = "none";
defparam \io_hex6[14]~I .operation_mode = "output";
defparam \io_hex6[14]~I .output_async_reset = "none";
defparam \io_hex6[14]~I .output_power_up = "low";
defparam \io_hex6[14]~I .output_register_mode = "none";
defparam \io_hex6[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[15]~I (
	.datain(\hex6|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[15]));
// synopsys translate_off
defparam \io_hex6[15]~I .input_async_reset = "none";
defparam \io_hex6[15]~I .input_power_up = "low";
defparam \io_hex6[15]~I .input_register_mode = "none";
defparam \io_hex6[15]~I .input_sync_reset = "none";
defparam \io_hex6[15]~I .oe_async_reset = "none";
defparam \io_hex6[15]~I .oe_power_up = "low";
defparam \io_hex6[15]~I .oe_register_mode = "none";
defparam \io_hex6[15]~I .oe_sync_reset = "none";
defparam \io_hex6[15]~I .operation_mode = "output";
defparam \io_hex6[15]~I .output_async_reset = "none";
defparam \io_hex6[15]~I .output_power_up = "low";
defparam \io_hex6[15]~I .output_register_mode = "none";
defparam \io_hex6[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[16]~I (
	.datain(\hex6|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[16]));
// synopsys translate_off
defparam \io_hex6[16]~I .input_async_reset = "none";
defparam \io_hex6[16]~I .input_power_up = "low";
defparam \io_hex6[16]~I .input_register_mode = "none";
defparam \io_hex6[16]~I .input_sync_reset = "none";
defparam \io_hex6[16]~I .oe_async_reset = "none";
defparam \io_hex6[16]~I .oe_power_up = "low";
defparam \io_hex6[16]~I .oe_register_mode = "none";
defparam \io_hex6[16]~I .oe_sync_reset = "none";
defparam \io_hex6[16]~I .operation_mode = "output";
defparam \io_hex6[16]~I .output_async_reset = "none";
defparam \io_hex6[16]~I .output_power_up = "low";
defparam \io_hex6[16]~I .output_register_mode = "none";
defparam \io_hex6[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[17]~I (
	.datain(\hex6|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[17]));
// synopsys translate_off
defparam \io_hex6[17]~I .input_async_reset = "none";
defparam \io_hex6[17]~I .input_power_up = "low";
defparam \io_hex6[17]~I .input_register_mode = "none";
defparam \io_hex6[17]~I .input_sync_reset = "none";
defparam \io_hex6[17]~I .oe_async_reset = "none";
defparam \io_hex6[17]~I .oe_power_up = "low";
defparam \io_hex6[17]~I .oe_register_mode = "none";
defparam \io_hex6[17]~I .oe_sync_reset = "none";
defparam \io_hex6[17]~I .operation_mode = "output";
defparam \io_hex6[17]~I .output_async_reset = "none";
defparam \io_hex6[17]~I .output_power_up = "low";
defparam \io_hex6[17]~I .output_register_mode = "none";
defparam \io_hex6[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[18]~I (
	.datain(\hex6|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[18]));
// synopsys translate_off
defparam \io_hex6[18]~I .input_async_reset = "none";
defparam \io_hex6[18]~I .input_power_up = "low";
defparam \io_hex6[18]~I .input_register_mode = "none";
defparam \io_hex6[18]~I .input_sync_reset = "none";
defparam \io_hex6[18]~I .oe_async_reset = "none";
defparam \io_hex6[18]~I .oe_power_up = "low";
defparam \io_hex6[18]~I .oe_register_mode = "none";
defparam \io_hex6[18]~I .oe_sync_reset = "none";
defparam \io_hex6[18]~I .operation_mode = "output";
defparam \io_hex6[18]~I .output_async_reset = "none";
defparam \io_hex6[18]~I .output_power_up = "low";
defparam \io_hex6[18]~I .output_register_mode = "none";
defparam \io_hex6[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[19]~I (
	.datain(\hex6|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[19]));
// synopsys translate_off
defparam \io_hex6[19]~I .input_async_reset = "none";
defparam \io_hex6[19]~I .input_power_up = "low";
defparam \io_hex6[19]~I .input_register_mode = "none";
defparam \io_hex6[19]~I .input_sync_reset = "none";
defparam \io_hex6[19]~I .oe_async_reset = "none";
defparam \io_hex6[19]~I .oe_power_up = "low";
defparam \io_hex6[19]~I .oe_register_mode = "none";
defparam \io_hex6[19]~I .oe_sync_reset = "none";
defparam \io_hex6[19]~I .operation_mode = "output";
defparam \io_hex6[19]~I .output_async_reset = "none";
defparam \io_hex6[19]~I .output_power_up = "low";
defparam \io_hex6[19]~I .output_register_mode = "none";
defparam \io_hex6[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[20]~I (
	.datain(\hex6|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[20]));
// synopsys translate_off
defparam \io_hex6[20]~I .input_async_reset = "none";
defparam \io_hex6[20]~I .input_power_up = "low";
defparam \io_hex6[20]~I .input_register_mode = "none";
defparam \io_hex6[20]~I .input_sync_reset = "none";
defparam \io_hex6[20]~I .oe_async_reset = "none";
defparam \io_hex6[20]~I .oe_power_up = "low";
defparam \io_hex6[20]~I .oe_register_mode = "none";
defparam \io_hex6[20]~I .oe_sync_reset = "none";
defparam \io_hex6[20]~I .operation_mode = "output";
defparam \io_hex6[20]~I .output_async_reset = "none";
defparam \io_hex6[20]~I .output_power_up = "low";
defparam \io_hex6[20]~I .output_register_mode = "none";
defparam \io_hex6[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[21]~I (
	.datain(\hex6|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[21]));
// synopsys translate_off
defparam \io_hex6[21]~I .input_async_reset = "none";
defparam \io_hex6[21]~I .input_power_up = "low";
defparam \io_hex6[21]~I .input_register_mode = "none";
defparam \io_hex6[21]~I .input_sync_reset = "none";
defparam \io_hex6[21]~I .oe_async_reset = "none";
defparam \io_hex6[21]~I .oe_power_up = "low";
defparam \io_hex6[21]~I .oe_register_mode = "none";
defparam \io_hex6[21]~I .oe_sync_reset = "none";
defparam \io_hex6[21]~I .operation_mode = "output";
defparam \io_hex6[21]~I .output_async_reset = "none";
defparam \io_hex6[21]~I .output_power_up = "low";
defparam \io_hex6[21]~I .output_register_mode = "none";
defparam \io_hex6[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[22]~I (
	.datain(\hex6|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[22]));
// synopsys translate_off
defparam \io_hex6[22]~I .input_async_reset = "none";
defparam \io_hex6[22]~I .input_power_up = "low";
defparam \io_hex6[22]~I .input_register_mode = "none";
defparam \io_hex6[22]~I .input_sync_reset = "none";
defparam \io_hex6[22]~I .oe_async_reset = "none";
defparam \io_hex6[22]~I .oe_power_up = "low";
defparam \io_hex6[22]~I .oe_register_mode = "none";
defparam \io_hex6[22]~I .oe_sync_reset = "none";
defparam \io_hex6[22]~I .operation_mode = "output";
defparam \io_hex6[22]~I .output_async_reset = "none";
defparam \io_hex6[22]~I .output_power_up = "low";
defparam \io_hex6[22]~I .output_register_mode = "none";
defparam \io_hex6[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[23]~I (
	.datain(\hex6|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[23]));
// synopsys translate_off
defparam \io_hex6[23]~I .input_async_reset = "none";
defparam \io_hex6[23]~I .input_power_up = "low";
defparam \io_hex6[23]~I .input_register_mode = "none";
defparam \io_hex6[23]~I .input_sync_reset = "none";
defparam \io_hex6[23]~I .oe_async_reset = "none";
defparam \io_hex6[23]~I .oe_power_up = "low";
defparam \io_hex6[23]~I .oe_register_mode = "none";
defparam \io_hex6[23]~I .oe_sync_reset = "none";
defparam \io_hex6[23]~I .operation_mode = "output";
defparam \io_hex6[23]~I .output_async_reset = "none";
defparam \io_hex6[23]~I .output_power_up = "low";
defparam \io_hex6[23]~I .output_register_mode = "none";
defparam \io_hex6[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[24]~I (
	.datain(\hex6|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[24]));
// synopsys translate_off
defparam \io_hex6[24]~I .input_async_reset = "none";
defparam \io_hex6[24]~I .input_power_up = "low";
defparam \io_hex6[24]~I .input_register_mode = "none";
defparam \io_hex6[24]~I .input_sync_reset = "none";
defparam \io_hex6[24]~I .oe_async_reset = "none";
defparam \io_hex6[24]~I .oe_power_up = "low";
defparam \io_hex6[24]~I .oe_register_mode = "none";
defparam \io_hex6[24]~I .oe_sync_reset = "none";
defparam \io_hex6[24]~I .operation_mode = "output";
defparam \io_hex6[24]~I .output_async_reset = "none";
defparam \io_hex6[24]~I .output_power_up = "low";
defparam \io_hex6[24]~I .output_register_mode = "none";
defparam \io_hex6[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[25]~I (
	.datain(\hex6|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[25]));
// synopsys translate_off
defparam \io_hex6[25]~I .input_async_reset = "none";
defparam \io_hex6[25]~I .input_power_up = "low";
defparam \io_hex6[25]~I .input_register_mode = "none";
defparam \io_hex6[25]~I .input_sync_reset = "none";
defparam \io_hex6[25]~I .oe_async_reset = "none";
defparam \io_hex6[25]~I .oe_power_up = "low";
defparam \io_hex6[25]~I .oe_register_mode = "none";
defparam \io_hex6[25]~I .oe_sync_reset = "none";
defparam \io_hex6[25]~I .operation_mode = "output";
defparam \io_hex6[25]~I .output_async_reset = "none";
defparam \io_hex6[25]~I .output_power_up = "low";
defparam \io_hex6[25]~I .output_register_mode = "none";
defparam \io_hex6[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[26]~I (
	.datain(\hex6|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[26]));
// synopsys translate_off
defparam \io_hex6[26]~I .input_async_reset = "none";
defparam \io_hex6[26]~I .input_power_up = "low";
defparam \io_hex6[26]~I .input_register_mode = "none";
defparam \io_hex6[26]~I .input_sync_reset = "none";
defparam \io_hex6[26]~I .oe_async_reset = "none";
defparam \io_hex6[26]~I .oe_power_up = "low";
defparam \io_hex6[26]~I .oe_register_mode = "none";
defparam \io_hex6[26]~I .oe_sync_reset = "none";
defparam \io_hex6[26]~I .operation_mode = "output";
defparam \io_hex6[26]~I .output_async_reset = "none";
defparam \io_hex6[26]~I .output_power_up = "low";
defparam \io_hex6[26]~I .output_register_mode = "none";
defparam \io_hex6[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[27]~I (
	.datain(\hex6|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[27]));
// synopsys translate_off
defparam \io_hex6[27]~I .input_async_reset = "none";
defparam \io_hex6[27]~I .input_power_up = "low";
defparam \io_hex6[27]~I .input_register_mode = "none";
defparam \io_hex6[27]~I .input_sync_reset = "none";
defparam \io_hex6[27]~I .oe_async_reset = "none";
defparam \io_hex6[27]~I .oe_power_up = "low";
defparam \io_hex6[27]~I .oe_register_mode = "none";
defparam \io_hex6[27]~I .oe_sync_reset = "none";
defparam \io_hex6[27]~I .operation_mode = "output";
defparam \io_hex6[27]~I .output_async_reset = "none";
defparam \io_hex6[27]~I .output_power_up = "low";
defparam \io_hex6[27]~I .output_register_mode = "none";
defparam \io_hex6[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[28]~I (
	.datain(\hex6|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[28]));
// synopsys translate_off
defparam \io_hex6[28]~I .input_async_reset = "none";
defparam \io_hex6[28]~I .input_power_up = "low";
defparam \io_hex6[28]~I .input_register_mode = "none";
defparam \io_hex6[28]~I .input_sync_reset = "none";
defparam \io_hex6[28]~I .oe_async_reset = "none";
defparam \io_hex6[28]~I .oe_power_up = "low";
defparam \io_hex6[28]~I .oe_register_mode = "none";
defparam \io_hex6[28]~I .oe_sync_reset = "none";
defparam \io_hex6[28]~I .operation_mode = "output";
defparam \io_hex6[28]~I .output_async_reset = "none";
defparam \io_hex6[28]~I .output_power_up = "low";
defparam \io_hex6[28]~I .output_register_mode = "none";
defparam \io_hex6[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[29]~I (
	.datain(\hex6|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[29]));
// synopsys translate_off
defparam \io_hex6[29]~I .input_async_reset = "none";
defparam \io_hex6[29]~I .input_power_up = "low";
defparam \io_hex6[29]~I .input_register_mode = "none";
defparam \io_hex6[29]~I .input_sync_reset = "none";
defparam \io_hex6[29]~I .oe_async_reset = "none";
defparam \io_hex6[29]~I .oe_power_up = "low";
defparam \io_hex6[29]~I .oe_register_mode = "none";
defparam \io_hex6[29]~I .oe_sync_reset = "none";
defparam \io_hex6[29]~I .operation_mode = "output";
defparam \io_hex6[29]~I .output_async_reset = "none";
defparam \io_hex6[29]~I .output_power_up = "low";
defparam \io_hex6[29]~I .output_register_mode = "none";
defparam \io_hex6[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[30]~I (
	.datain(\hex6|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[30]));
// synopsys translate_off
defparam \io_hex6[30]~I .input_async_reset = "none";
defparam \io_hex6[30]~I .input_power_up = "low";
defparam \io_hex6[30]~I .input_register_mode = "none";
defparam \io_hex6[30]~I .input_sync_reset = "none";
defparam \io_hex6[30]~I .oe_async_reset = "none";
defparam \io_hex6[30]~I .oe_power_up = "low";
defparam \io_hex6[30]~I .oe_register_mode = "none";
defparam \io_hex6[30]~I .oe_sync_reset = "none";
defparam \io_hex6[30]~I .operation_mode = "output";
defparam \io_hex6[30]~I .output_async_reset = "none";
defparam \io_hex6[30]~I .output_power_up = "low";
defparam \io_hex6[30]~I .output_register_mode = "none";
defparam \io_hex6[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex6[31]~I (
	.datain(\hex6|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex6[31]));
// synopsys translate_off
defparam \io_hex6[31]~I .input_async_reset = "none";
defparam \io_hex6[31]~I .input_power_up = "low";
defparam \io_hex6[31]~I .input_register_mode = "none";
defparam \io_hex6[31]~I .input_sync_reset = "none";
defparam \io_hex6[31]~I .oe_async_reset = "none";
defparam \io_hex6[31]~I .oe_power_up = "low";
defparam \io_hex6[31]~I .oe_register_mode = "none";
defparam \io_hex6[31]~I .oe_sync_reset = "none";
defparam \io_hex6[31]~I .operation_mode = "output";
defparam \io_hex6[31]~I .output_async_reset = "none";
defparam \io_hex6[31]~I .output_power_up = "low";
defparam \io_hex6[31]~I .output_register_mode = "none";
defparam \io_hex6[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[0]~I (
	.datain(\hex7|outs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[0]));
// synopsys translate_off
defparam \io_hex7[0]~I .input_async_reset = "none";
defparam \io_hex7[0]~I .input_power_up = "low";
defparam \io_hex7[0]~I .input_register_mode = "none";
defparam \io_hex7[0]~I .input_sync_reset = "none";
defparam \io_hex7[0]~I .oe_async_reset = "none";
defparam \io_hex7[0]~I .oe_power_up = "low";
defparam \io_hex7[0]~I .oe_register_mode = "none";
defparam \io_hex7[0]~I .oe_sync_reset = "none";
defparam \io_hex7[0]~I .operation_mode = "output";
defparam \io_hex7[0]~I .output_async_reset = "none";
defparam \io_hex7[0]~I .output_power_up = "low";
defparam \io_hex7[0]~I .output_register_mode = "none";
defparam \io_hex7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[1]~I (
	.datain(\hex7|outs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[1]));
// synopsys translate_off
defparam \io_hex7[1]~I .input_async_reset = "none";
defparam \io_hex7[1]~I .input_power_up = "low";
defparam \io_hex7[1]~I .input_register_mode = "none";
defparam \io_hex7[1]~I .input_sync_reset = "none";
defparam \io_hex7[1]~I .oe_async_reset = "none";
defparam \io_hex7[1]~I .oe_power_up = "low";
defparam \io_hex7[1]~I .oe_register_mode = "none";
defparam \io_hex7[1]~I .oe_sync_reset = "none";
defparam \io_hex7[1]~I .operation_mode = "output";
defparam \io_hex7[1]~I .output_async_reset = "none";
defparam \io_hex7[1]~I .output_power_up = "low";
defparam \io_hex7[1]~I .output_register_mode = "none";
defparam \io_hex7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[2]~I (
	.datain(\hex7|outs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[2]));
// synopsys translate_off
defparam \io_hex7[2]~I .input_async_reset = "none";
defparam \io_hex7[2]~I .input_power_up = "low";
defparam \io_hex7[2]~I .input_register_mode = "none";
defparam \io_hex7[2]~I .input_sync_reset = "none";
defparam \io_hex7[2]~I .oe_async_reset = "none";
defparam \io_hex7[2]~I .oe_power_up = "low";
defparam \io_hex7[2]~I .oe_register_mode = "none";
defparam \io_hex7[2]~I .oe_sync_reset = "none";
defparam \io_hex7[2]~I .operation_mode = "output";
defparam \io_hex7[2]~I .output_async_reset = "none";
defparam \io_hex7[2]~I .output_power_up = "low";
defparam \io_hex7[2]~I .output_register_mode = "none";
defparam \io_hex7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[3]~I (
	.datain(\hex7|outs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[3]));
// synopsys translate_off
defparam \io_hex7[3]~I .input_async_reset = "none";
defparam \io_hex7[3]~I .input_power_up = "low";
defparam \io_hex7[3]~I .input_register_mode = "none";
defparam \io_hex7[3]~I .input_sync_reset = "none";
defparam \io_hex7[3]~I .oe_async_reset = "none";
defparam \io_hex7[3]~I .oe_power_up = "low";
defparam \io_hex7[3]~I .oe_register_mode = "none";
defparam \io_hex7[3]~I .oe_sync_reset = "none";
defparam \io_hex7[3]~I .operation_mode = "output";
defparam \io_hex7[3]~I .output_async_reset = "none";
defparam \io_hex7[3]~I .output_power_up = "low";
defparam \io_hex7[3]~I .output_register_mode = "none";
defparam \io_hex7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[4]~I (
	.datain(\hex7|outs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[4]));
// synopsys translate_off
defparam \io_hex7[4]~I .input_async_reset = "none";
defparam \io_hex7[4]~I .input_power_up = "low";
defparam \io_hex7[4]~I .input_register_mode = "none";
defparam \io_hex7[4]~I .input_sync_reset = "none";
defparam \io_hex7[4]~I .oe_async_reset = "none";
defparam \io_hex7[4]~I .oe_power_up = "low";
defparam \io_hex7[4]~I .oe_register_mode = "none";
defparam \io_hex7[4]~I .oe_sync_reset = "none";
defparam \io_hex7[4]~I .operation_mode = "output";
defparam \io_hex7[4]~I .output_async_reset = "none";
defparam \io_hex7[4]~I .output_power_up = "low";
defparam \io_hex7[4]~I .output_register_mode = "none";
defparam \io_hex7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[5]~I (
	.datain(\hex7|outs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[5]));
// synopsys translate_off
defparam \io_hex7[5]~I .input_async_reset = "none";
defparam \io_hex7[5]~I .input_power_up = "low";
defparam \io_hex7[5]~I .input_register_mode = "none";
defparam \io_hex7[5]~I .input_sync_reset = "none";
defparam \io_hex7[5]~I .oe_async_reset = "none";
defparam \io_hex7[5]~I .oe_power_up = "low";
defparam \io_hex7[5]~I .oe_register_mode = "none";
defparam \io_hex7[5]~I .oe_sync_reset = "none";
defparam \io_hex7[5]~I .operation_mode = "output";
defparam \io_hex7[5]~I .output_async_reset = "none";
defparam \io_hex7[5]~I .output_power_up = "low";
defparam \io_hex7[5]~I .output_register_mode = "none";
defparam \io_hex7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[6]~I (
	.datain(\hex7|outs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[6]));
// synopsys translate_off
defparam \io_hex7[6]~I .input_async_reset = "none";
defparam \io_hex7[6]~I .input_power_up = "low";
defparam \io_hex7[6]~I .input_register_mode = "none";
defparam \io_hex7[6]~I .input_sync_reset = "none";
defparam \io_hex7[6]~I .oe_async_reset = "none";
defparam \io_hex7[6]~I .oe_power_up = "low";
defparam \io_hex7[6]~I .oe_register_mode = "none";
defparam \io_hex7[6]~I .oe_sync_reset = "none";
defparam \io_hex7[6]~I .operation_mode = "output";
defparam \io_hex7[6]~I .output_async_reset = "none";
defparam \io_hex7[6]~I .output_power_up = "low";
defparam \io_hex7[6]~I .output_register_mode = "none";
defparam \io_hex7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[7]~I (
	.datain(\hex7|outs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[7]));
// synopsys translate_off
defparam \io_hex7[7]~I .input_async_reset = "none";
defparam \io_hex7[7]~I .input_power_up = "low";
defparam \io_hex7[7]~I .input_register_mode = "none";
defparam \io_hex7[7]~I .input_sync_reset = "none";
defparam \io_hex7[7]~I .oe_async_reset = "none";
defparam \io_hex7[7]~I .oe_power_up = "low";
defparam \io_hex7[7]~I .oe_register_mode = "none";
defparam \io_hex7[7]~I .oe_sync_reset = "none";
defparam \io_hex7[7]~I .operation_mode = "output";
defparam \io_hex7[7]~I .output_async_reset = "none";
defparam \io_hex7[7]~I .output_power_up = "low";
defparam \io_hex7[7]~I .output_register_mode = "none";
defparam \io_hex7[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[8]~I (
	.datain(\hex7|outs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[8]));
// synopsys translate_off
defparam \io_hex7[8]~I .input_async_reset = "none";
defparam \io_hex7[8]~I .input_power_up = "low";
defparam \io_hex7[8]~I .input_register_mode = "none";
defparam \io_hex7[8]~I .input_sync_reset = "none";
defparam \io_hex7[8]~I .oe_async_reset = "none";
defparam \io_hex7[8]~I .oe_power_up = "low";
defparam \io_hex7[8]~I .oe_register_mode = "none";
defparam \io_hex7[8]~I .oe_sync_reset = "none";
defparam \io_hex7[8]~I .operation_mode = "output";
defparam \io_hex7[8]~I .output_async_reset = "none";
defparam \io_hex7[8]~I .output_power_up = "low";
defparam \io_hex7[8]~I .output_register_mode = "none";
defparam \io_hex7[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[9]~I (
	.datain(\hex7|outs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[9]));
// synopsys translate_off
defparam \io_hex7[9]~I .input_async_reset = "none";
defparam \io_hex7[9]~I .input_power_up = "low";
defparam \io_hex7[9]~I .input_register_mode = "none";
defparam \io_hex7[9]~I .input_sync_reset = "none";
defparam \io_hex7[9]~I .oe_async_reset = "none";
defparam \io_hex7[9]~I .oe_power_up = "low";
defparam \io_hex7[9]~I .oe_register_mode = "none";
defparam \io_hex7[9]~I .oe_sync_reset = "none";
defparam \io_hex7[9]~I .operation_mode = "output";
defparam \io_hex7[9]~I .output_async_reset = "none";
defparam \io_hex7[9]~I .output_power_up = "low";
defparam \io_hex7[9]~I .output_register_mode = "none";
defparam \io_hex7[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[10]~I (
	.datain(\hex7|outs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[10]));
// synopsys translate_off
defparam \io_hex7[10]~I .input_async_reset = "none";
defparam \io_hex7[10]~I .input_power_up = "low";
defparam \io_hex7[10]~I .input_register_mode = "none";
defparam \io_hex7[10]~I .input_sync_reset = "none";
defparam \io_hex7[10]~I .oe_async_reset = "none";
defparam \io_hex7[10]~I .oe_power_up = "low";
defparam \io_hex7[10]~I .oe_register_mode = "none";
defparam \io_hex7[10]~I .oe_sync_reset = "none";
defparam \io_hex7[10]~I .operation_mode = "output";
defparam \io_hex7[10]~I .output_async_reset = "none";
defparam \io_hex7[10]~I .output_power_up = "low";
defparam \io_hex7[10]~I .output_register_mode = "none";
defparam \io_hex7[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[11]~I (
	.datain(\hex7|outs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[11]));
// synopsys translate_off
defparam \io_hex7[11]~I .input_async_reset = "none";
defparam \io_hex7[11]~I .input_power_up = "low";
defparam \io_hex7[11]~I .input_register_mode = "none";
defparam \io_hex7[11]~I .input_sync_reset = "none";
defparam \io_hex7[11]~I .oe_async_reset = "none";
defparam \io_hex7[11]~I .oe_power_up = "low";
defparam \io_hex7[11]~I .oe_register_mode = "none";
defparam \io_hex7[11]~I .oe_sync_reset = "none";
defparam \io_hex7[11]~I .operation_mode = "output";
defparam \io_hex7[11]~I .output_async_reset = "none";
defparam \io_hex7[11]~I .output_power_up = "low";
defparam \io_hex7[11]~I .output_register_mode = "none";
defparam \io_hex7[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[12]~I (
	.datain(\hex7|outs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[12]));
// synopsys translate_off
defparam \io_hex7[12]~I .input_async_reset = "none";
defparam \io_hex7[12]~I .input_power_up = "low";
defparam \io_hex7[12]~I .input_register_mode = "none";
defparam \io_hex7[12]~I .input_sync_reset = "none";
defparam \io_hex7[12]~I .oe_async_reset = "none";
defparam \io_hex7[12]~I .oe_power_up = "low";
defparam \io_hex7[12]~I .oe_register_mode = "none";
defparam \io_hex7[12]~I .oe_sync_reset = "none";
defparam \io_hex7[12]~I .operation_mode = "output";
defparam \io_hex7[12]~I .output_async_reset = "none";
defparam \io_hex7[12]~I .output_power_up = "low";
defparam \io_hex7[12]~I .output_register_mode = "none";
defparam \io_hex7[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[13]~I (
	.datain(\hex7|outs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[13]));
// synopsys translate_off
defparam \io_hex7[13]~I .input_async_reset = "none";
defparam \io_hex7[13]~I .input_power_up = "low";
defparam \io_hex7[13]~I .input_register_mode = "none";
defparam \io_hex7[13]~I .input_sync_reset = "none";
defparam \io_hex7[13]~I .oe_async_reset = "none";
defparam \io_hex7[13]~I .oe_power_up = "low";
defparam \io_hex7[13]~I .oe_register_mode = "none";
defparam \io_hex7[13]~I .oe_sync_reset = "none";
defparam \io_hex7[13]~I .operation_mode = "output";
defparam \io_hex7[13]~I .output_async_reset = "none";
defparam \io_hex7[13]~I .output_power_up = "low";
defparam \io_hex7[13]~I .output_register_mode = "none";
defparam \io_hex7[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[14]~I (
	.datain(\hex7|outs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[14]));
// synopsys translate_off
defparam \io_hex7[14]~I .input_async_reset = "none";
defparam \io_hex7[14]~I .input_power_up = "low";
defparam \io_hex7[14]~I .input_register_mode = "none";
defparam \io_hex7[14]~I .input_sync_reset = "none";
defparam \io_hex7[14]~I .oe_async_reset = "none";
defparam \io_hex7[14]~I .oe_power_up = "low";
defparam \io_hex7[14]~I .oe_register_mode = "none";
defparam \io_hex7[14]~I .oe_sync_reset = "none";
defparam \io_hex7[14]~I .operation_mode = "output";
defparam \io_hex7[14]~I .output_async_reset = "none";
defparam \io_hex7[14]~I .output_power_up = "low";
defparam \io_hex7[14]~I .output_register_mode = "none";
defparam \io_hex7[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[15]~I (
	.datain(\hex7|outs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[15]));
// synopsys translate_off
defparam \io_hex7[15]~I .input_async_reset = "none";
defparam \io_hex7[15]~I .input_power_up = "low";
defparam \io_hex7[15]~I .input_register_mode = "none";
defparam \io_hex7[15]~I .input_sync_reset = "none";
defparam \io_hex7[15]~I .oe_async_reset = "none";
defparam \io_hex7[15]~I .oe_power_up = "low";
defparam \io_hex7[15]~I .oe_register_mode = "none";
defparam \io_hex7[15]~I .oe_sync_reset = "none";
defparam \io_hex7[15]~I .operation_mode = "output";
defparam \io_hex7[15]~I .output_async_reset = "none";
defparam \io_hex7[15]~I .output_power_up = "low";
defparam \io_hex7[15]~I .output_register_mode = "none";
defparam \io_hex7[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[16]~I (
	.datain(\hex7|outs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[16]));
// synopsys translate_off
defparam \io_hex7[16]~I .input_async_reset = "none";
defparam \io_hex7[16]~I .input_power_up = "low";
defparam \io_hex7[16]~I .input_register_mode = "none";
defparam \io_hex7[16]~I .input_sync_reset = "none";
defparam \io_hex7[16]~I .oe_async_reset = "none";
defparam \io_hex7[16]~I .oe_power_up = "low";
defparam \io_hex7[16]~I .oe_register_mode = "none";
defparam \io_hex7[16]~I .oe_sync_reset = "none";
defparam \io_hex7[16]~I .operation_mode = "output";
defparam \io_hex7[16]~I .output_async_reset = "none";
defparam \io_hex7[16]~I .output_power_up = "low";
defparam \io_hex7[16]~I .output_register_mode = "none";
defparam \io_hex7[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[17]~I (
	.datain(\hex7|outs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[17]));
// synopsys translate_off
defparam \io_hex7[17]~I .input_async_reset = "none";
defparam \io_hex7[17]~I .input_power_up = "low";
defparam \io_hex7[17]~I .input_register_mode = "none";
defparam \io_hex7[17]~I .input_sync_reset = "none";
defparam \io_hex7[17]~I .oe_async_reset = "none";
defparam \io_hex7[17]~I .oe_power_up = "low";
defparam \io_hex7[17]~I .oe_register_mode = "none";
defparam \io_hex7[17]~I .oe_sync_reset = "none";
defparam \io_hex7[17]~I .operation_mode = "output";
defparam \io_hex7[17]~I .output_async_reset = "none";
defparam \io_hex7[17]~I .output_power_up = "low";
defparam \io_hex7[17]~I .output_register_mode = "none";
defparam \io_hex7[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[18]~I (
	.datain(\hex7|outs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[18]));
// synopsys translate_off
defparam \io_hex7[18]~I .input_async_reset = "none";
defparam \io_hex7[18]~I .input_power_up = "low";
defparam \io_hex7[18]~I .input_register_mode = "none";
defparam \io_hex7[18]~I .input_sync_reset = "none";
defparam \io_hex7[18]~I .oe_async_reset = "none";
defparam \io_hex7[18]~I .oe_power_up = "low";
defparam \io_hex7[18]~I .oe_register_mode = "none";
defparam \io_hex7[18]~I .oe_sync_reset = "none";
defparam \io_hex7[18]~I .operation_mode = "output";
defparam \io_hex7[18]~I .output_async_reset = "none";
defparam \io_hex7[18]~I .output_power_up = "low";
defparam \io_hex7[18]~I .output_register_mode = "none";
defparam \io_hex7[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[19]~I (
	.datain(\hex7|outs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[19]));
// synopsys translate_off
defparam \io_hex7[19]~I .input_async_reset = "none";
defparam \io_hex7[19]~I .input_power_up = "low";
defparam \io_hex7[19]~I .input_register_mode = "none";
defparam \io_hex7[19]~I .input_sync_reset = "none";
defparam \io_hex7[19]~I .oe_async_reset = "none";
defparam \io_hex7[19]~I .oe_power_up = "low";
defparam \io_hex7[19]~I .oe_register_mode = "none";
defparam \io_hex7[19]~I .oe_sync_reset = "none";
defparam \io_hex7[19]~I .operation_mode = "output";
defparam \io_hex7[19]~I .output_async_reset = "none";
defparam \io_hex7[19]~I .output_power_up = "low";
defparam \io_hex7[19]~I .output_register_mode = "none";
defparam \io_hex7[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[20]~I (
	.datain(\hex7|outs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[20]));
// synopsys translate_off
defparam \io_hex7[20]~I .input_async_reset = "none";
defparam \io_hex7[20]~I .input_power_up = "low";
defparam \io_hex7[20]~I .input_register_mode = "none";
defparam \io_hex7[20]~I .input_sync_reset = "none";
defparam \io_hex7[20]~I .oe_async_reset = "none";
defparam \io_hex7[20]~I .oe_power_up = "low";
defparam \io_hex7[20]~I .oe_register_mode = "none";
defparam \io_hex7[20]~I .oe_sync_reset = "none";
defparam \io_hex7[20]~I .operation_mode = "output";
defparam \io_hex7[20]~I .output_async_reset = "none";
defparam \io_hex7[20]~I .output_power_up = "low";
defparam \io_hex7[20]~I .output_register_mode = "none";
defparam \io_hex7[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[21]~I (
	.datain(\hex7|outs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[21]));
// synopsys translate_off
defparam \io_hex7[21]~I .input_async_reset = "none";
defparam \io_hex7[21]~I .input_power_up = "low";
defparam \io_hex7[21]~I .input_register_mode = "none";
defparam \io_hex7[21]~I .input_sync_reset = "none";
defparam \io_hex7[21]~I .oe_async_reset = "none";
defparam \io_hex7[21]~I .oe_power_up = "low";
defparam \io_hex7[21]~I .oe_register_mode = "none";
defparam \io_hex7[21]~I .oe_sync_reset = "none";
defparam \io_hex7[21]~I .operation_mode = "output";
defparam \io_hex7[21]~I .output_async_reset = "none";
defparam \io_hex7[21]~I .output_power_up = "low";
defparam \io_hex7[21]~I .output_register_mode = "none";
defparam \io_hex7[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[22]~I (
	.datain(\hex7|outs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[22]));
// synopsys translate_off
defparam \io_hex7[22]~I .input_async_reset = "none";
defparam \io_hex7[22]~I .input_power_up = "low";
defparam \io_hex7[22]~I .input_register_mode = "none";
defparam \io_hex7[22]~I .input_sync_reset = "none";
defparam \io_hex7[22]~I .oe_async_reset = "none";
defparam \io_hex7[22]~I .oe_power_up = "low";
defparam \io_hex7[22]~I .oe_register_mode = "none";
defparam \io_hex7[22]~I .oe_sync_reset = "none";
defparam \io_hex7[22]~I .operation_mode = "output";
defparam \io_hex7[22]~I .output_async_reset = "none";
defparam \io_hex7[22]~I .output_power_up = "low";
defparam \io_hex7[22]~I .output_register_mode = "none";
defparam \io_hex7[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[23]~I (
	.datain(\hex7|outs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[23]));
// synopsys translate_off
defparam \io_hex7[23]~I .input_async_reset = "none";
defparam \io_hex7[23]~I .input_power_up = "low";
defparam \io_hex7[23]~I .input_register_mode = "none";
defparam \io_hex7[23]~I .input_sync_reset = "none";
defparam \io_hex7[23]~I .oe_async_reset = "none";
defparam \io_hex7[23]~I .oe_power_up = "low";
defparam \io_hex7[23]~I .oe_register_mode = "none";
defparam \io_hex7[23]~I .oe_sync_reset = "none";
defparam \io_hex7[23]~I .operation_mode = "output";
defparam \io_hex7[23]~I .output_async_reset = "none";
defparam \io_hex7[23]~I .output_power_up = "low";
defparam \io_hex7[23]~I .output_register_mode = "none";
defparam \io_hex7[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[24]~I (
	.datain(\hex7|outs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[24]));
// synopsys translate_off
defparam \io_hex7[24]~I .input_async_reset = "none";
defparam \io_hex7[24]~I .input_power_up = "low";
defparam \io_hex7[24]~I .input_register_mode = "none";
defparam \io_hex7[24]~I .input_sync_reset = "none";
defparam \io_hex7[24]~I .oe_async_reset = "none";
defparam \io_hex7[24]~I .oe_power_up = "low";
defparam \io_hex7[24]~I .oe_register_mode = "none";
defparam \io_hex7[24]~I .oe_sync_reset = "none";
defparam \io_hex7[24]~I .operation_mode = "output";
defparam \io_hex7[24]~I .output_async_reset = "none";
defparam \io_hex7[24]~I .output_power_up = "low";
defparam \io_hex7[24]~I .output_register_mode = "none";
defparam \io_hex7[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[25]~I (
	.datain(\hex7|outs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[25]));
// synopsys translate_off
defparam \io_hex7[25]~I .input_async_reset = "none";
defparam \io_hex7[25]~I .input_power_up = "low";
defparam \io_hex7[25]~I .input_register_mode = "none";
defparam \io_hex7[25]~I .input_sync_reset = "none";
defparam \io_hex7[25]~I .oe_async_reset = "none";
defparam \io_hex7[25]~I .oe_power_up = "low";
defparam \io_hex7[25]~I .oe_register_mode = "none";
defparam \io_hex7[25]~I .oe_sync_reset = "none";
defparam \io_hex7[25]~I .operation_mode = "output";
defparam \io_hex7[25]~I .output_async_reset = "none";
defparam \io_hex7[25]~I .output_power_up = "low";
defparam \io_hex7[25]~I .output_register_mode = "none";
defparam \io_hex7[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[26]~I (
	.datain(\hex7|outs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[26]));
// synopsys translate_off
defparam \io_hex7[26]~I .input_async_reset = "none";
defparam \io_hex7[26]~I .input_power_up = "low";
defparam \io_hex7[26]~I .input_register_mode = "none";
defparam \io_hex7[26]~I .input_sync_reset = "none";
defparam \io_hex7[26]~I .oe_async_reset = "none";
defparam \io_hex7[26]~I .oe_power_up = "low";
defparam \io_hex7[26]~I .oe_register_mode = "none";
defparam \io_hex7[26]~I .oe_sync_reset = "none";
defparam \io_hex7[26]~I .operation_mode = "output";
defparam \io_hex7[26]~I .output_async_reset = "none";
defparam \io_hex7[26]~I .output_power_up = "low";
defparam \io_hex7[26]~I .output_register_mode = "none";
defparam \io_hex7[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[27]~I (
	.datain(\hex7|outs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[27]));
// synopsys translate_off
defparam \io_hex7[27]~I .input_async_reset = "none";
defparam \io_hex7[27]~I .input_power_up = "low";
defparam \io_hex7[27]~I .input_register_mode = "none";
defparam \io_hex7[27]~I .input_sync_reset = "none";
defparam \io_hex7[27]~I .oe_async_reset = "none";
defparam \io_hex7[27]~I .oe_power_up = "low";
defparam \io_hex7[27]~I .oe_register_mode = "none";
defparam \io_hex7[27]~I .oe_sync_reset = "none";
defparam \io_hex7[27]~I .operation_mode = "output";
defparam \io_hex7[27]~I .output_async_reset = "none";
defparam \io_hex7[27]~I .output_power_up = "low";
defparam \io_hex7[27]~I .output_register_mode = "none";
defparam \io_hex7[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[28]~I (
	.datain(\hex7|outs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[28]));
// synopsys translate_off
defparam \io_hex7[28]~I .input_async_reset = "none";
defparam \io_hex7[28]~I .input_power_up = "low";
defparam \io_hex7[28]~I .input_register_mode = "none";
defparam \io_hex7[28]~I .input_sync_reset = "none";
defparam \io_hex7[28]~I .oe_async_reset = "none";
defparam \io_hex7[28]~I .oe_power_up = "low";
defparam \io_hex7[28]~I .oe_register_mode = "none";
defparam \io_hex7[28]~I .oe_sync_reset = "none";
defparam \io_hex7[28]~I .operation_mode = "output";
defparam \io_hex7[28]~I .output_async_reset = "none";
defparam \io_hex7[28]~I .output_power_up = "low";
defparam \io_hex7[28]~I .output_register_mode = "none";
defparam \io_hex7[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[29]~I (
	.datain(\hex7|outs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[29]));
// synopsys translate_off
defparam \io_hex7[29]~I .input_async_reset = "none";
defparam \io_hex7[29]~I .input_power_up = "low";
defparam \io_hex7[29]~I .input_register_mode = "none";
defparam \io_hex7[29]~I .input_sync_reset = "none";
defparam \io_hex7[29]~I .oe_async_reset = "none";
defparam \io_hex7[29]~I .oe_power_up = "low";
defparam \io_hex7[29]~I .oe_register_mode = "none";
defparam \io_hex7[29]~I .oe_sync_reset = "none";
defparam \io_hex7[29]~I .operation_mode = "output";
defparam \io_hex7[29]~I .output_async_reset = "none";
defparam \io_hex7[29]~I .output_power_up = "low";
defparam \io_hex7[29]~I .output_register_mode = "none";
defparam \io_hex7[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[30]~I (
	.datain(\hex7|outs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[30]));
// synopsys translate_off
defparam \io_hex7[30]~I .input_async_reset = "none";
defparam \io_hex7[30]~I .input_power_up = "low";
defparam \io_hex7[30]~I .input_register_mode = "none";
defparam \io_hex7[30]~I .input_sync_reset = "none";
defparam \io_hex7[30]~I .oe_async_reset = "none";
defparam \io_hex7[30]~I .oe_power_up = "low";
defparam \io_hex7[30]~I .oe_register_mode = "none";
defparam \io_hex7[30]~I .oe_sync_reset = "none";
defparam \io_hex7[30]~I .operation_mode = "output";
defparam \io_hex7[30]~I .output_async_reset = "none";
defparam \io_hex7[30]~I .output_power_up = "low";
defparam \io_hex7[30]~I .output_register_mode = "none";
defparam \io_hex7[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_hex7[31]~I (
	.datain(\hex7|outs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_hex7[31]));
// synopsys translate_off
defparam \io_hex7[31]~I .input_async_reset = "none";
defparam \io_hex7[31]~I .input_power_up = "low";
defparam \io_hex7[31]~I .input_register_mode = "none";
defparam \io_hex7[31]~I .input_sync_reset = "none";
defparam \io_hex7[31]~I .oe_async_reset = "none";
defparam \io_hex7[31]~I .oe_power_up = "low";
defparam \io_hex7[31]~I .oe_register_mode = "none";
defparam \io_hex7[31]~I .oe_sync_reset = "none";
defparam \io_hex7[31]~I .operation_mode = "output";
defparam \io_hex7[31]~I .output_async_reset = "none";
defparam \io_hex7[31]~I .output_power_up = "low";
defparam \io_hex7[31]~I .output_register_mode = "none";
defparam \io_hex7[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
