\hypertarget{union__hw__pit__mcr}{}\section{\+\_\+hw\+\_\+pit\+\_\+mcr Union Reference}
\label{union__hw__pit__mcr}\index{\+\_\+hw\+\_\+pit\+\_\+mcr@{\+\_\+hw\+\_\+pit\+\_\+mcr}}


H\+W\+\_\+\+P\+I\+T\+\_\+\+M\+CR -\/ P\+IT Module Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pit.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields}{\+\_\+hw\+\_\+pit\+\_\+mcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pit__mcr_a049cec710044e78d0794f56f3333ed7e}{}\label{union__hw__pit__mcr_a049cec710044e78d0794f56f3333ed7e}

\item 
struct \hyperlink{struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields}{\+\_\+hw\+\_\+pit\+\_\+mcr\+::\+\_\+hw\+\_\+pit\+\_\+mcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pit__mcr_af76676f7cb28f070960d4485841bff34}{}\label{union__hw__pit__mcr_af76676f7cb28f070960d4485841bff34}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+I\+T\+\_\+\+M\+CR -\/ P\+IT Module Control Register (RW) 

Reset value\+: 0x00000006U

This register enables or disables the P\+IT timer clocks and controls the timers when the P\+IT enters the Debug mode. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pit.\+h\end{DoxyCompactItemize}
