{"Source Block": ["hdl/library/spi_engine/spi_engine_interconnect/spi_engine_interconnect.v@129:146@HdlStmProcess", "    else if (s1_cmd_valid)\n      s_active <= 1'b1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    idle <= 1'b1;\n  end else begin\n    if (m_sync_valid == 1'b1 && m_sync_ready == 1'b1) begin\n      idle <= 1'b1;\n    end else if (s0_cmd_valid == 1'b1 || s1_cmd_valid == 1'b1) begin\n      idle <= 1'b0;\n    end\n  end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[134, "always @(posedge clk) begin\n"], [135, "  if (resetn == 1'b0) begin\n"], [136, "    idle <= 1'b1;\n"], [137, "  end else begin\n"], [138, "    if (m_sync_valid == 1'b1 && m_sync_ready == 1'b1) begin\n"], [140, "    end else if (s0_cmd_valid == 1'b1 || s1_cmd_valid == 1'b1) begin\n"], [141, "      idle <= 1'b0;\n"], [144, "end\n"]], "Add": [[138, "  always @(posedge clk) begin\n"], [138, "    if (resetn == 1'b0) begin\n"], [141, "    end else begin\n"], [141, "      if (m_sync_valid == 1'b1 && m_sync_ready == 1'b1) begin\n"], [141, "        idle <= 1'b1;\n"], [141, "      end else if (s0_cmd_valid == 1'b1 || s1_cmd_valid == 1'b1) begin\n"], [141, "        idle <= 1'b0;\n"], [141, "      end\n"]]}}