$date
	Sun Oct 23 05:51:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#729940
b10101 !
1"
#729942
b10101 &
b10101 %
1$
#729943
0"
#729946
b1000000 &
b1000000 %
#729950
b100000 &
b100000 %
#729954
b10000 &
b10000 %
#729958
b1000 &
b1000 %
#729962
b100 &
b100 %
#729966
b10 &
b10 %
#729970
b1 &
b1 %
1#
#729974
b0 &
0#
b0 %
0$
#1795812
b1010 !
1"
#1795814
b1010 &
b1010 %
1$
#1795815
0"
#1795818
b101 &
b101 %
#1795822
b10000 &
b10000 %
#1795826
b1000 &
b1000 %
#1795830
b100 &
b100 %
#1795834
b10 &
b10 %
#1795838
b1 &
1#
b1 %
#1795842
b0 &
b0 %
0#
0$
#2732815
b10001 !
1"
#2732818
b10001 &
b10001 %
1$
#2732819
0"
#2732822
b110100 &
b110100 %
#2732826
b11010 &
b11010 %
#2732830
b1101 &
b1101 %
#2732834
b101000 &
b101000 %
#2732838
b10100 &
b10100 %
#2732842
b1010 &
b1010 %
#2732846
b101 &
b101 %
#2732850
b10000 &
b10000 %
#2732854
b1000 &
b1000 %
#2732858
b100 &
b100 %
#2732862
b10 &
b10 %
#2732866
b1 &
b1 %
1#
#2732870
b0 &
0#
b0 %
0$
#4500012
