Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_(AR71898_AR71948) (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 12 15:54:14 2023
| Host         : TELOPS336 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/startup_4DDR/fir_00251_proc_325_startup_4DDR_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 8
| Design       : fir_00251_proc_startup_4DDR
| Device       : 7k325tfbg676-1
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                              Instance                              |                                          Module                                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_startup_4DDR                                        |                                                                                    (top) |     108417 |      97297 |    3780 | 7340 | 165763 |    342 |    106 |          173 |
|   (fir_00251_proc_startup_4DDR)                                    |                                                                                    (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                               |                                                                  fir_00251_proc_isc0207A |     108417 |      97297 |    3780 | 7340 | 165763 |    342 |    106 |          173 |
|     ACQ                                                            |                                                                       fir_00251_proc_acq |      99720 |      88652 |    3780 | 7288 | 153083 |    325 |     87 |          165 |
|       (ACQ)                                                        |                                                                       fir_00251_proc_acq |         44 |         44 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BD                                                           |                                                                               bd_wrapper |      39983 |      34622 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|         MIG_4DDR.core_wrapper_i                                    |                                                                        core_4DDR_wrapper |      39983 |      34622 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|           (MIG_4DDR.core_wrapper_i)                                |                                                                        core_4DDR_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           core_4DDR_i                                              |                                                                                core_4DDR |      39983 |      34622 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|             (core_4DDR_i)                                          |                                                                                core_4DDR |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             FlashReset_0                                           |                                                                 core_4DDR_FlashReset_0_0 |         93 |         93 |       0 |    0 |    104 |      0 |      0 |            0 |
|               U0                                                   |                                                     core_4DDR_FlashReset_0_0__FlashReset |         93 |         93 |       0 |    0 |    104 |      0 |      0 |            0 |
|                 (U0)                                               |                                                     core_4DDR_FlashReset_0_0__FlashReset |          5 |          5 |       0 |    0 |     12 |      0 |      0 |            0 |
|                 U1                                                 |                                                    core_4DDR_FlashReset_0_0__double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U2                                                 |                                               core_4DDR_FlashReset_0_0__FlashReset_Slave |         26 |         26 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U3                                                 |                                              core_4DDR_FlashReset_0_0__FlashReset_Master |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|                 U5                                                 |                                                       core_4DDR_FlashReset_0_0__QSPI_FSM |         46 |         46 |       0 |    0 |     30 |      0 |      0 |            0 |
|             GND                                                    |                                                                          core_4DDR_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             MCU                                                    |                                                                          MCU_imp_1JT4G7E |       3000 |       2696 |     128 |  176 |   2820 |     26 |      0 |            5 |
|               mdm_1                                                |                                                                        core_4DDR_mdm_1_0 |        160 |        137 |       0 |   23 |    173 |      0 |      0 |            0 |
|                 U0                                                 |                                                                   core_4DDR_mdm_1_0__MDM |        160 |        137 |       0 |   23 |    173 |      0 |      0 |            0 |
|               microblaze_1                                         |                                                                 core_4DDR_microblaze_1_0 |       2513 |       2264 |      96 |  153 |   2335 |     10 |      0 |            5 |
|                 (microblaze_1)                                     |                                                                 core_4DDR_microblaze_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U0                                                 |                                                     core_4DDR_microblaze_1_0__MicroBlaze |       2513 |       2264 |      96 |  153 |   2335 |     10 |      0 |            5 |
|               microblaze_1_axi_intc                                |                                                        core_4DDR_microblaze_1_axi_intc_0 |        321 |        289 |      32 |    0 |    308 |      0 |      0 |            0 |
|                 U0                                                 |                                              core_4DDR_microblaze_1_axi_intc_0__axi_intc |        321 |        289 |      32 |    0 |    308 |      0 |      0 |            0 |
|               microblaze_1_local_memory                            |                                                    microblaze_1_local_memory_imp_1RNM7OF |          6 |          6 |       0 |    0 |      4 |     16 |      0 |            0 |
|                 (microblaze_1_local_memory)                        |                                                    microblaze_1_local_memory_imp_1RNM7OF |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 dlmb_bram_if_cntlr                                 |                                                           core_4DDR_dlmb_bram_if_cntlr_0 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 dlmb_v10                                           |                                                                     core_4DDR_dlmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 ilmb_bram_if_cntlr                                 |                                                           core_4DDR_ilmb_bram_if_cntlr_0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 ilmb_v10                                           |                                                                     core_4DDR_ilmb_v10_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 lmb_bram                                           |                                                                     core_4DDR_lmb_bram_0 |          0 |          0 |       0 |    0 |      0 |     16 |      0 |            0 |
|             MIG_Calibration                                        |                                                              MIG_Calibration_imp_10UKS8S |      23455 |      19246 |    3060 | 1149 |  25651 |     41 |      8 |            0 |
|               CAL_DDR_MIG                                          |                                                                  core_4DDR_CAL_DDR_MIG_0 |      10237 |       8003 |    1700 |  534 |   7960 |      0 |      0 |            0 |
|                 u_core_4DDR_CAL_DDR_MIG_0_mig                      |                                      core_4DDR_CAL_DDR_MIG_0_core_4DDR_CAL_DDR_MIG_0_mig |      10237 |       8003 |    1700 |  534 |   7960 |      0 |      0 |            0 |
|               axi_datamover_ddrcal                                 |                                                         core_4DDR_axi_datamover_ddrcal_0 |       1074 |        958 |       0 |  116 |   1148 |      8 |      1 |            0 |
|                 U0                                                 |                                           core_4DDR_axi_datamover_ddrcal_0_axi_datamover |       1074 |        958 |       0 |  116 |   1148 |      8 |      1 |            0 |
|               axi_dm_buffer                                        |                                                                core_4DDR_axi_dm_buffer_0 |       3142 |       2927 |       0 |  215 |   3892 |     17 |      4 |            0 |
|                 U0                                                 |                                                  core_4DDR_axi_dm_buffer_0_axi_datamover |       3142 |       2927 |       0 |  215 |   3892 |     17 |      4 |            0 |
|               axi_dm_frame_buffer                                  |                                                          core_4DDR_axi_dm_frame_buffer_0 |       3326 |       3073 |       8 |  245 |   4026 |     16 |      3 |            0 |
|                 U0                                                 |                                            core_4DDR_axi_dm_frame_buffer_0_axi_datamover |       3326 |       3073 |       8 |  245 |   4026 |     16 |      3 |            0 |
|               axi_interconnect_ddrcal                              |                                                      core_4DDR_axi_interconnect_ddrcal_0 |       4575 |       3716 |     820 |   39 |   5919 |      0 |      0 |            0 |
|                 s00_couplers                                       |                                                                 s00_couplers_imp_17FX1CX |       2228 |       1376 |     820 |   32 |   4588 |      0 |      0 |            0 |
|                 xbar                                               |                                                                         core_4DDR_xbar_0 |       2347 |       2340 |       0 |    7 |   1331 |      0 |      0 |            0 |
|               axis_clock_converter_0                               |                                                       core_4DDR_axis_clock_converter_0_0 |        243 |         55 |     188 |    0 |    638 |      0 |      0 |            0 |
|                 inst                                               |    core_4DDR_axis_clock_converter_0_0__axis_clock_converter_v1_1_19_axis_clock_converter |        243 |         55 |     188 |    0 |    638 |      0 |      0 |            0 |
|               axis_clock_converter_1                               |                                                       core_4DDR_axis_clock_converter_1_0 |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|                 inst                                               |    core_4DDR_axis_clock_converter_1_0__axis_clock_converter_v1_1_19_axis_clock_converter |        103 |         55 |      48 |    0 |    222 |      0 |      0 |            0 |
|               axis_clock_converter_2                               |                                                       core_4DDR_axis_clock_converter_2_0 |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|                 inst                                               |    core_4DDR_axis_clock_converter_2_0__axis_clock_converter_v1_1_19_axis_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|               axis_clock_converter_3                               |                                                       core_4DDR_axis_clock_converter_3_0 |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|                 inst                                               |    core_4DDR_axis_clock_converter_3_0__axis_clock_converter_v1_1_19_axis_clock_converter |        107 |         55 |      52 |    0 |    238 |      0 |      0 |            0 |
|               axis_clock_converter_4                               |                                                       core_4DDR_axis_clock_converter_4_0 |        155 |         55 |     100 |    0 |    382 |      0 |      0 |            0 |
|                 inst                                               |     core_4DDR_axis_clock_converter_4_0_axis_clock_converter_v1_1_19_axis_clock_converter |        155 |         55 |     100 |    0 |    382 |      0 |      0 |            0 |
|               axis_clock_converter_5                               |                                                       core_4DDR_axis_clock_converter_5_0 |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|                 inst                                               |    core_4DDR_axis_clock_converter_5_0__axis_clock_converter_v1_1_19_axis_clock_converter |         96 |         56 |      40 |    0 |    192 |      0 |      0 |            0 |
|               axis_clock_converter_6                               |                                                       core_4DDR_axis_clock_converter_6_0 |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|                 inst                                               |    core_4DDR_axis_clock_converter_6_0__axis_clock_converter_v1_1_19_axis_clock_converter |         52 |         52 |       0 |    0 |     88 |      0 |      0 |            0 |
|               axis_clock_converter_7                               |                                                       core_4DDR_axis_clock_converter_7_0 |         99 |         55 |      44 |    0 |    214 |      0 |      0 |            0 |
|                 inst                                               |     core_4DDR_axis_clock_converter_7_0_axis_clock_converter_v1_1_19_axis_clock_converter |         99 |         55 |      44 |    0 |    214 |      0 |      0 |            0 |
|               axis_clock_converter_8                               |                                                       core_4DDR_axis_clock_converter_8_0 |         63 |         55 |       8 |    0 |    102 |      0 |      0 |            0 |
|                 inst                                               |     core_4DDR_axis_clock_converter_8_0_axis_clock_converter_v1_1_19_axis_clock_converter |         63 |         55 |       8 |    0 |    102 |      0 |      0 |            0 |
|               axis_dwidth_converter_0                              |                                                      core_4DDR_axis_dwidth_converter_0_0 |         78 |         78 |       0 |    0 |    392 |      0 |      0 |            0 |
|                 (axis_dwidth_converter_0)                          |                                                      core_4DDR_axis_dwidth_converter_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 inst                                               | core_4DDR_axis_dwidth_converter_0_0__axis_dwidth_converter_v1_1_17_axis_dwidth_converter |         78 |         78 |       0 |    0 |    392 |      0 |      0 |            0 |
|             MIG_Code                                               |                                                                      MIG_Code_imp_DV7LDP |       6706 |       5985 |     516 |  205 |   5988 |      0 |      0 |            0 |
|               axi_interconnect_0                                   |                                                           core_4DDR_axi_interconnect_0_0 |       1131 |       1073 |       0 |   58 |   1345 |      0 |      0 |            0 |
|                 s00_couplers                                       |                                                                 s00_couplers_imp_1RUQZ03 |        457 |        422 |       0 |   35 |    565 |      0 |      0 |            0 |
|                 s01_couplers                                       |                                                                  s01_couplers_imp_DSZ3SB |        217 |        195 |       0 |   22 |    353 |      0 |      0 |            0 |
|                 xbar                                               |                                                                         core_4DDR_xbar_1 |        457 |        456 |       0 |    1 |    427 |      0 |      0 |            0 |
|               mig_7series_0                                        |                                                                core_4DDR_mig_7series_0_0 |       5575 |       4912 |     516 |  147 |   4643 |      0 |      0 |            0 |
|                 (mig_7series_0)                                    |                                                                core_4DDR_mig_7series_0_0 |        264 |          0 |     264 |    0 |      0 |      0 |      0 |            0 |
|                 u_core_4DDR_mig_7series_0_0_mig                    |                                  core_4DDR_mig_7series_0_0_core_4DDR_mig_7series_0_0_mig |       5311 |       4912 |     252 |  147 |   4643 |      0 |      0 |            0 |
|             axi_gpio_0                                             |                                                                   core_4DDR_axi_gpio_0_0 |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|               U0                                                   |                                                         core_4DDR_axi_gpio_0_0__axi_gpio |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|                 (U0)                                               |                                                         core_4DDR_axi_gpio_0_0__axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                    core_4DDR_axi_gpio_0_0__axi_lite_ipif |         43 |         43 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 gpio_core_1                                        |                                                        core_4DDR_axi_gpio_0_0__GPIO_Core |         10 |         10 |       0 |    0 |     70 |      0 |      0 |            0 |
|             axi_gps_uart                                           |                                                                 core_4DDR_axi_gps_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                                  core_4DDR_axi_gps_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                                  core_4DDR_axi_gps_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                  core_4DDR_axi_gps_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                          core_4DDR_axi_gps_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|             axi_interconnect_0                                     |                                                           core_4DDR_axi_interconnect_0_1 |        197 |        197 |       0 |    0 |    169 |      0 |      0 |            0 |
|               s00_couplers                                         |                                                                 s00_couplers_imp_1Y9XI4D |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 auto_ds                                            |                                                                      core_4DDR_auto_ds_0 |         56 |         56 |       0 |    0 |     51 |      0 |      0 |            0 |
|               xbar                                                 |                                                                         core_4DDR_xbar_2 |        141 |        141 |       0 |    0 |    118 |      0 |      0 |            0 |
|                 inst                                               |                                      core_4DDR_xbar_2__axi_crossbar_v2_1_19_axi_crossbar |        141 |        141 |       0 |    0 |    118 |      0 |      0 |            0 |
|             axi_lens_uart                                          |                                                                core_4DDR_axi_lens_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                                 core_4DDR_axi_lens_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                                 core_4DDR_axi_lens_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                 core_4DDR_axi_lens_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                         core_4DDR_axi_lens_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|             axi_ndf_uart                                           |                                                                 core_4DDR_axi_ndf_uart_0 |        355 |        343 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                                  core_4DDR_axi_ndf_uart_0__axi_uart16550 |        355 |        343 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                                  core_4DDR_axi_ndf_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                  core_4DDR_axi_ndf_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                          core_4DDR_axi_ndf_uart_0__xuart |        342 |        330 |       0 |   12 |    283 |      0 |      0 |            0 |
|             axi_peripheral                                         |                                                               axi_peripheral_imp_1XOFCJ6 |       2203 |       2203 |       0 |    0 |   1493 |      0 |      0 |            0 |
|               axi_interconnect_0                                   |                                                           core_4DDR_axi_interconnect_0_2 |        607 |        607 |       0 |    0 |    738 |      0 |      0 |            0 |
|                 m05_couplers                                       |                                                                  m05_couplers_imp_YUR1OW |         37 |         37 |       0 |    0 |    272 |      0 |      0 |            0 |
|                 m11_couplers                                       |                                                                 m11_couplers_imp_1V10DMC |         37 |         37 |       0 |    0 |    276 |      0 |      0 |            0 |
|                 s00_couplers                                       |                                                                 s00_couplers_imp_1OTVZXY |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 xbar                                               |                                                                         core_4DDR_xbar_3 |        473 |        473 |       0 |    0 |    139 |      0 |      0 |            0 |
|               axi_interconnect_1                                   |                                                           core_4DDR_axi_interconnect_1_0 |       1274 |       1274 |       0 |    0 |    626 |      0 |      0 |            0 |
|                 m01_couplers                                       |                                                                  m01_couplers_imp_4B24X2 |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 m02_couplers                                       |                                                                 m02_couplers_imp_1BY72KV |         58 |         58 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 m03_couplers                                       |                                                                  m03_couplers_imp_Y6KBRR |         56 |         56 |       0 |    0 |     38 |      0 |      0 |            0 |
|                 m05_couplers                                       |                                                                 m05_couplers_imp_1S2OZUS |         43 |         43 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 m06_couplers                                       |                                                                  m06_couplers_imp_JCF7E5 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 m07_couplers                                       |                                                                 m07_couplers_imp_14LV791 |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 m08_couplers                                       |                                                                 m08_couplers_imp_1M7CQ0R |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 m09_couplers                                       |                                                                  m09_couplers_imp_1PGICJ |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 m10_couplers                                       |                                                                 m10_couplers_imp_1GG0I2G |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 m12_couplers                                       |                                                                 m12_couplers_imp_1JYWHAH |         60 |         60 |       0 |    0 |     51 |      0 |      0 |            0 |
|                 m13_couplers                                       |                                                                  m13_couplers_imp_8EZJYP |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 m14_couplers                                       |                                                                  m14_couplers_imp_NF96ZE |         45 |         45 |       0 |    0 |     27 |      0 |      0 |            0 |
|                 s00_couplers                                       |                                                                  s00_couplers_imp_HUDUN6 |         36 |         36 |       0 |    0 |     13 |      0 |      0 |            0 |
|                 xbar                                               |                                                                         core_4DDR_xbar_4 |        631 |        631 |       0 |    0 |    210 |      0 |      0 |            0 |
|               axi_interconnect_2                                   |                                                           core_4DDR_axi_interconnect_2_0 |        322 |        322 |       0 |    0 |    129 |      0 |      0 |            0 |
|                 m05_couplers                                       |                                                                 m05_couplers_imp_13YT9RT |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 xbar                                               |                                                                         core_4DDR_xbar_5 |        322 |        322 |       0 |    0 |    129 |      0 |      0 |            0 |
|             axi_quad_spi_0                                         |                                                               core_4DDR_axi_quad_spi_0_0 |        426 |        408 |      16 |    2 |    605 |      0 |      1 |            0 |
|               U0                                                   |                                                 core_4DDR_axi_quad_spi_0_0__axi_quad_spi |        426 |        408 |      16 |    2 |    605 |      0 |      1 |            0 |
|                 NO_DUAL_QUAD_MODE.QSPI_NORMAL                      |                                             core_4DDR_axi_quad_spi_0_0__axi_quad_spi_top |        426 |        408 |      16 |    2 |    605 |      0 |      1 |            0 |
|             axi_timer_0                                            |                                                                  core_4DDR_axi_timer_0_0 |        294 |        294 |       0 |    0 |    241 |      0 |      0 |            0 |
|               U0                                                   |                                                       core_4DDR_axi_timer_0_0__axi_timer |        294 |        294 |       0 |    0 |    241 |      0 |      0 |            0 |
|                 AXI4_LITE_I                                        |                                                   core_4DDR_axi_timer_0_0__axi_lite_ipif |        120 |        120 |       0 |    0 |     62 |      0 |      0 |            0 |
|                 TC_CORE_I                                          |                                                         core_4DDR_axi_timer_0_0__tc_core |        174 |        174 |       0 |    0 |    179 |      0 |      0 |            0 |
|             axi_usb_uart                                           |                                                                 core_4DDR_axi_usb_uart_0 |        359 |        347 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                                  core_4DDR_axi_usb_uart_0__axi_uart16550 |        359 |        347 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                                  core_4DDR_axi_usb_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                  core_4DDR_axi_usb_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                          core_4DDR_axi_usb_uart_0__xuart |        346 |        334 |       0 |   12 |    283 |      0 |      0 |            0 |
|             clink_uart                                             |                                                                   core_4DDR_clink_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                                    core_4DDR_clink_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                                    core_4DDR_clink_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                    core_4DDR_clink_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                            core_4DDR_clink_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|             clk_wiz_1                                              |                                                                    core_4DDR_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               inst                                                 |                                          core_4DDR_clk_wiz_1_0__core_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             fpga_output_uart                                       |                                                             core_4DDR_fpga_output_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                              core_4DDR_fpga_output_uart_0__axi_uart16550 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                              core_4DDR_fpga_output_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                              core_4DDR_fpga_output_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                      core_4DDR_fpga_output_uart_0__xuart |        344 |        332 |       0 |   12 |    283 |      0 |      0 |            0 |
|             fw_uart                                                |                                                                      core_4DDR_fw_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                                       core_4DDR_fw_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                                       core_4DDR_fw_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                       core_4DDR_fw_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                               core_4DDR_fw_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|             intr_concact                                           |                                                                 core_4DDR_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             oem_uart                                               |                                                                     core_4DDR_oem_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                                      core_4DDR_oem_uart_0__axi_uart16550 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                                      core_4DDR_oem_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                      core_4DDR_oem_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                              core_4DDR_oem_uart_0__xuart |        345 |        333 |       0 |   12 |    283 |      0 |      0 |            0 |
|             pleora_uart                                            |                                                                  core_4DDR_pleora_uart_0 |        355 |        343 |       0 |   12 |    305 |      0 |      0 |            0 |
|               U0                                                   |                                                   core_4DDR_pleora_uart_0__axi_uart16550 |        355 |        343 |       0 |   12 |    305 |      0 |      0 |            0 |
|                 (U0)                                               |                                                   core_4DDR_pleora_uart_0__axi_uart16550 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                                   core_4DDR_pleora_uart_0__axi_lite_ipif |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 XUART_I_1                                          |                                                           core_4DDR_pleora_uart_0__xuart |        342 |        330 |       0 |   12 |    283 |      0 |      0 |            0 |
|             power_management                                       |                                                             core_4DDR_power_management_0 |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|               U0                                                   |                                                   core_4DDR_power_management_0__axi_gpio |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|                 (U0)                                               |                                                   core_4DDR_power_management_0__axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                                              core_4DDR_power_management_0__axi_lite_ipif |         46 |         46 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 gpio_core_1                                        |                                                  core_4DDR_power_management_0__GPIO_Core |         20 |         20 |       0 |    0 |     89 |      0 |      0 |            0 |
|             proc_sys_reset_1                                       |                                                             core_4DDR_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|               U0                                                   |                                             core_4DDR_proc_sys_reset_1_0__proc_sys_reset |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|                 (U0)                                               |                                             core_4DDR_proc_sys_reset_1_0__proc_sys_reset |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 EXT_LPF                                            |                                                        core_4DDR_proc_sys_reset_1_0__lpf |          3 |          2 |       0 |    1 |     14 |      0 |      0 |            0 |
|                 SEQ                                                |                                               core_4DDR_proc_sys_reset_1_0__sequence_psr |         13 |         13 |       0 |    0 |     18 |      0 |      0 |            0 |
|             xadc_wiz_1                                             |                                                                   core_4DDR_xadc_wiz_1_0 |        260 |        260 |       0 |    0 |    368 |      0 |      0 |            0 |
|               U0                                                   |                                   core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_axi_xadc |        260 |        260 |       0 |    0 |    368 |      0 |      0 |            0 |
|                 (U0)                                               |                                   core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_axi_xadc |          0 |          0 |       0 |    0 |     31 |      0 |      0 |            0 |
|                 AXI_LITE_IPIF_I                                    |                              core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_axi_lite_ipif |        105 |        105 |       0 |    0 |     59 |      0 |      0 |            0 |
|                 AXI_XADC_CORE_I                                    |                              core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_xadc_core_drp |        120 |        120 |       0 |    0 |    190 |      0 |      0 |            0 |
|                 INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I               |                          core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_interrupt_control |         26 |         26 |       0 |    0 |     69 |      0 |      0 |            0 |
|                 SOFT_RESET_I                                       |                                 core_4DDR_xadc_wiz_1_0_core_4DDR_xadc_wiz_1_0_soft_reset |          9 |          9 |       0 |    0 |     19 |      0 |      0 |            0 |
|       BULK_USART                                                   |                                                                                    USART |        482 |        476 |       0 |    6 |    638 |      2 |      0 |            0 |
|         (BULK_USART)                                               |                                                                                    USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                                 USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U10                                                        |                                                                               RX_COUNTER |         52 |         52 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U10)                                                    |                                                                               RX_COUNTER |         51 |         51 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1A                                                      |                                                                           double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_resetn_inst                                         |                                                                           sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                                               usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                     |                                                            usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                                           usart_mmcm_rst |         10 |         10 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                           usart_mmcm_rst |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                                           sync_reset__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                            USART_TO_AXIS |         54 |         54 |       0 |    0 |     58 |      0 |      0 |            0 |
|           (U3)                                                     |                                                                            USART_TO_AXIS |         53 |         53 |       0 |    0 |     56 |      0 |      0 |            0 |
|           sync_resetn_inst                                         |                                                                           sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                          t_axi4_stream32_fifo__xdcDup__1 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|           agen_d512.t_axi4_stream32_afifo_d512_inst                |                                                           t_axi4_stream32_afifo_d512_HD2 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|             U0                                                     |                                    t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_HD3 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                              t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_synth_HD4 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                            |                                        t_axi4_stream32_afifo_d512_fifo_generator_top_HD5 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|         U6                                                         |                                                                            AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U6)                                                     |                                                                            AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|           sync_resetn_inst                                         |                                                                           sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                                     t_axi4_stream32_fifo |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|           (U7)                                                     |                                                                     t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_d512.t_axi4_stream32_afifo_d512_inst                |                                                               t_axi4_stream32_afifo_d512 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|             U0                                                     |                                        t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                                  t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_synth |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                            |                                            t_axi4_stream32_afifo_d512_fifo_generator_top |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|         U8                                                         |                                                                                 USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U8)                                                     |                                                                                 USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|           sync_resetn_inst                                         |                                                                           sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                                               Usart_Ctrl |         45 |         45 |       0 |    0 |     99 |      0 |      0 |            0 |
|           (U9)                                                     |                                                                               Usart_Ctrl |         28 |         28 |       0 |    0 |     63 |      0 |      0 |            0 |
|           U0A                                                      |                                                                           sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                      |                                                                           double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                                           double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                                           double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                      |                                                                            gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U2B                                                      |                                                                           double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                      |                                                                    double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U4A                                                      |                                                                            gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4B                                                      |                                                                            gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4C                                                      |                                                                            gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|       CALIB                                                        |                                                                              calibration |      46415 |      41188 |       0 | 5227 |  89718 |    209 |     58 |          145 |
|         (CALIB)                                                    |                                                                              calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                            axis64_sw_2_1 |         40 |         40 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                            axis64_sw_2_1 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__151 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                                    axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U10)                                                    |                                                                    axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                  t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|           (U11)                                                    |                                                  t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                           fwft_sfifo_wr66_rd66_d512_HD36 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             U0                                                     |                                    fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD37 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                              fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD38 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 gconvfifo.rf                                       |                                        fwft_sfifo_wr66_rd66_d512_fifo_generator_top_HD39 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U12                                                        |                                                                       axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U12)                                                    |                                                                       axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                        |                                                  t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|           (U14)                                                    |                                                  t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                           fwft_sfifo_wr66_rd66_d512_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             U0                                                     |                                    fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD60 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                              fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD61 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 gconvfifo.rf                                       |                                        fwft_sfifo_wr66_rd66_d512_fifo_generator_top_HD62 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U15                                                        |                                                             t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|           (U15)                                                    |                                                             t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                                                fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|             U0                                                     |                                         fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                                   fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|                 gconvfifo.rf                                       |                                             fwft_sfifo_wr66_rd66_d512_fifo_generator_top |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U17                                                        |                                                                       calibration_common |       1640 |       1640 |       0 |    0 |   7839 |      0 |      1 |            1 |
|           (U17)                                                    |                                                                       calibration_common |         37 |         37 |       0 |    0 |      0 |      0 |      0 |            0 |
|           CONFIG                                                   |                                                                             calib_config |        195 |        195 |       0 |    0 |   4054 |      0 |      0 |            0 |
|             (CONFIG)                                               |                                                                             calib_config |        189 |        189 |       0 |    0 |   4032 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             fpipe_stretch                                          |                                                               gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|             sync_done_clkCal                                       |                                                                          double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sync_done_clkMB                                        |                                                                          double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sync_dval                                              |                                                                          double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sync_mb_cfg_clkCal                                     |                                                                          double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sync_mb_cfg_clkData                                    |                                                                          double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sync_nlc_lut_switch_clkCal                             |                                                                          double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sync_rqc_lut_switch_clkCal                             |                                                                          double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           RAM                                                      |                                                                          calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             U0                                                     |                                                       calib_param_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               inst_blk_mem_gen                                     |                                                 calib_param_ram_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen               |                                                          calib_param_ram_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           SEL                                                      |                                                                          calib_block_sel |        906 |        906 |       0 |    0 |   2144 |      0 |      0 |            0 |
|             (SEL)                                                  |                                                                          calib_block_sel |        905 |        905 |       0 |    0 |   2142 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           SEQ                                                      |                                                                    calib_param_sequencer |        105 |        105 |       0 |    0 |    997 |      0 |      0 |            0 |
|             (SEQ)                                                  |                                                                    calib_param_sequencer |        104 |        104 |       0 |    0 |    993 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sync_extracted_info_valid                              |                                                                          double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                      calib_fast_hder_gen |        120 |        120 |       0 |    0 |    273 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                      calib_fast_hder_gen |        120 |        120 |       0 |    0 |    271 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                          ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    199 |      0 |      0 |            1 |
|             (U2)                                                   |                                                                          ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    197 |      0 |      0 |            1 |
|             U1                                                     |                                                                          sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U36                                                      |                                                                         calib_status_gen |        172 |        172 |       0 |    0 |    166 |      0 |      0 |            0 |
|             (U36)                                                  |                                                                         calib_status_gen |        172 |        172 |       0 |    0 |    164 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U47                                                      |                                                                      axil32_to_native__3 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|             (U47)                                                  |                                                                      axil32_to_native__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|             sync_reset_inst                                        |                                                                          sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U19                                                        |                                                                                      AEC |        536 |        536 |       0 |    0 |    911 |      4 |      0 |            0 |
|           (U19)                                                    |                                                                                      AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                       |                                                                                 AEC_Ctrl |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                                 AEC_Ctrl |        112 |        112 |       0 |    0 |    108 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1D                                                    |                                                            gh_stretch__parameterized6__1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U3                                                       |                                                                               AEC_CUMSUM |        132 |        132 |       0 |    0 |    298 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                               AEC_CUMSUM |        132 |        132 |       0 |    0 |    292 |      0 |      0 |            0 |
|             U0                                                     |                                                                           double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                          double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             sreset_data_gen                                        |                                                                           sync_reset__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|             U0                                                     |                                        histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|               histogram_axis_tmi_4pix_struct                       |                                 histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_struct |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|                 axis16_histogram_4pix                              |                  histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix_axis16_histogram_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U5                                                       |                                                                    aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|             (U5)                                                   |                                                                    aec_decimator_wrapper |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|             U1                                                     |                                                                                decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|               g0.U4                                                |                                                                            row_decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|                 (g0.U4)                                            |                                                                            row_decimator |         21 |         21 |       0 |    0 |    106 |      0 |      0 |            0 |
|                 U1                                                 |                                                              double_sync__parameterized1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U2                                                 |                                                                           sync_reset__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U22                                                        |                                                                axis64_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                   ip_axis64_fanout2_HD83 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                   |                                             ip_axis64_fanout2_top_ip_axis64_fanout2_HD84 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                     |                                     ip_axis64_fanout2_axis_broadcaster_v1_1_17_core_HD85 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U25                                                        |                                                                   badpixel_replacer64__1 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U25)                                                    |                                                                   badpixel_replacer64__1 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                                       |                                                                           sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                        |                                                                      badpixel_replacer64 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                    |                                                                      badpixel_replacer64 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                                       |                                                                           sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U27                                                        |                                                                    axis64_hder_extractor |         34 |         34 |       0 |    0 |    110 |      0 |      0 |            0 |
|           (U27)                                                    |                                                                    axis64_hder_extractor |         34 |         34 |       0 |    0 |    108 |      0 |      0 |            0 |
|           r0                                                       |                                                                           sync_reset__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                        |                                                                            axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U29)                                                    |                                                                            axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                           sync_reset__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U30                                                        |                                                                    axis_lut_core_a32_d32 |        276 |        274 |       0 |    2 |    353 |     16 |      3 |            0 |
|           (U30)                                                    |                                                                    axis_lut_core_a32_d32 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                                      axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                      axil32_to_native__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|             sync_reset_inst                                        |                                                                           sync_reset__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                      |                                                                     native_to_axis32__79 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|             (U11)                                                  |                                                                     native_to_axis32__79 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__144 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U12                                                      |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             (U12)                                                  |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                                t_axi4_stream32_sfifo_d16 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U0                                                   |                                         t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 inst_fifo_gen                                      |                                   t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           U13                                                      |                                                            axis32_tuser_merge__xdcDup__1 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|             (U13)                                                  |                                                            axis32_tuser_merge__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             fifo                                                   |                                                                        fwft_sfifo_w8_d16 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               U0                                                   |                                                 fwft_sfifo_w8_d16_fifo_generator_v13_2_3 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                           fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U15                                                      |                                                            axis32_tuser_merge__xdcDup__2 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|             (U15)                                                  |                                                            axis32_tuser_merge__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             fifo                                                   |                                                                  fwft_sfifo_w8_d16_HD941 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               U0                                                   |                                           fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD942 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                     fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD943 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U2                                                       |                                                                      axis32_to_native__3 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                      axis32_to_native__3 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__148 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                     native_to_axis32__80 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                     native_to_axis32__80 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|             U1                                                     |                                                                           sync_reset__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                              tdp_ram_w32 |        100 |        100 |       0 |    0 |     88 |     14 |      1 |            0 |
|             (U4)                                                   |                                                                              tdp_ram_w32 |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|             U1A                                                    |                                                                           sync_reset__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                                           sync_reset__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             gen_a14.U3                                             |                                                                       tdp_ram_w32_d16384 |         89 |         89 |       0 |    0 |     11 |     14 |      1 |            0 |
|               U0                                                   |                                                    tdp_ram_w32_d16384_blk_mem_gen_v8_4_2 |         89 |         89 |       0 |    0 |     11 |     14 |      1 |            0 |
|                 inst_blk_mem_gen                                   |                                              tdp_ram_w32_d16384_blk_mem_gen_v8_4_2_synth |         89 |         89 |       0 |    0 |     11 |     14 |      1 |            0 |
|           U6                                                       |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             (U6)                                                   |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                          t_axi4_stream32_sfifo_d16_HD123 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U0                                                   |                                   t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD124 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 inst_fifo_gen                                      |                             t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD125 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           U8                                                       |                                                                        LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U9                                                       |                                                                         axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|             (U9)                                                   |                                                                         axis32_to_native |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|             U1                                                     |                                                                           sync_reset__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                        |                                                    axis_lut_core_a32_d32__parameterized1 |        370 |        368 |       0 |    2 |    361 |     31 |      2 |            0 |
|           (U31)                                                    |                                                    axis_lut_core_a32_d32__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                                      axil32_to_native__1 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                      axil32_to_native__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|             sync_reset_inst                                        |                                                                          sync_reset__149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                      |                                                                     native_to_axis32__77 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|             (U11)                                                  |                                                                     native_to_axis32__77 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U12                                                      |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             (U12)                                                  |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                          t_axi4_stream32_sfifo_d16_HD145 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U0                                                   |                                   t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD146 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 inst_fifo_gen                                      |                             t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD147 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           U13                                                      |                                                            axis32_tuser_merge__xdcDup__3 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|             (U13)                                                  |                                                            axis32_tuser_merge__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             fifo                                                   |                                                                  fwft_sfifo_w8_d16_HD981 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               U0                                                   |                                           fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD982 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                     fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD983 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U15                                                      |                                                                       axis32_tuser_merge |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|             (U15)                                                  |                                                                       axis32_tuser_merge |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             fifo                                                   |                                                                  fwft_sfifo_w8_d16_HD961 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|               U0                                                   |                                           fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD962 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                     fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD963 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U2                                                       |                                                                      axis32_to_native__1 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                      axis32_to_native__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                     native_to_axis32__78 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                     native_to_axis32__78 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                              tdp_ram_w32__parameterized1 |        194 |        194 |       0 |    0 |     94 |     29 |      0 |            0 |
|             (U4)                                                   |                                                              tdp_ram_w32__parameterized1 |         12 |         12 |       0 |    0 |     75 |      0 |      0 |            0 |
|             U1A                                                    |                                                                           sync_reset__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                                           sync_reset__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             gen_a15.U5                                             |                                                                       tdp_ram_w32_d32768 |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|               U0                                                   |                                                    tdp_ram_w32_d32768_blk_mem_gen_v8_4_2 |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|                 inst_blk_mem_gen                                   |                                              tdp_ram_w32_d32768_blk_mem_gen_v8_4_2_synth |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|           U6                                                       |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|             (U6)                                                   |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                                          t_axi4_stream32_sfifo_d16_HD167 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U0                                                   |                                   t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD168 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 inst_fifo_gen                                      |                             t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_synth_HD169 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           U8                                                       |                                                                     LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U9                                                       |                                                                      axis32_to_native__2 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U9)                                                   |                                                                      axis32_to_native__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__147 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                                       axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U7)                                                     |                                                                       axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                                           sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_2ch.CORE_0                                         |                                                              calibration_core__xdcDup__1 |      21478 |      18819 |       0 | 2659 |  39805 |     76 |     26 |           72 |
|           (gen_cal_2ch.CORE_0)                                     |                                                              calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                                           FCC__xdcDup__1 |        957 |        797 |       0 |  160 |   1908 |      3 |      3 |            6 |
|             (U1)                                                   |                                                                           FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                fp32_axis_mult__xdcDup__1 |        187 |        141 |       0 |   46 |    410 |      0 |      0 |            2 |
|               (U1)                                                 |                                                                fp32_axis_mult__xdcDup__1 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2561 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2562 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|             U14                                                    |                                                              param_fifo_block__xdcDup__1 |         70 |         69 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (U14)                                                |                                                              param_fifo_block__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__119 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__119 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__1 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5397 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4598 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4599 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U2                                                     |                                                                fp32_axis_mult__xdcDup__2 |        187 |        141 |       0 |   46 |    410 |      0 |      0 |            2 |
|               (U2)                                                 |                                                                fp32_axis_mult__xdcDup__2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2640 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2641 |        182 |        136 |       0 |   46 |    406 |      0 |      0 |            2 |
|             U3                                                     |                                                                fp32_axis_mult__xdcDup__3 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2719 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2720 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U4                                                     |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                         t_axi4_stream32_sfifo_d64_HD5419 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U0                                                 |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5420 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             U5                                                     |                                                                    native_to_axis32__120 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|               (U5)                                                 |                                                                    native_to_axis32__120 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                     |                                              param_fifo_block__parameterized1__xdcDup__1 |         87 |         86 |       0 |    1 |    141 |      1 |      2 |            0 |
|               (U6)                                                 |                                              param_fifo_block__parameterized1__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__118 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__118 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD5966 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U6                                                   |                                                                          sync_reset__186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4578 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4579 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U7                                                     |                                                               axis_fi32tofp32__xdcDup__1 |        218 |        190 |       0 |   28 |    364 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7274 |        218 |        190 |       0 |   28 |    364 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7275 |        218 |        190 |       0 |   28 |    364 |      0 |      0 |            0 |
|           U10                                                      |                                                                           axis32_hole__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U11                                                      |                                                                           axis32_hole__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U12                                                      |                                               axis_fi32tofp32__parameterized1__xdcDup__1 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis_fi32tofp32_HD8314 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|               U0                                                   |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD8315 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|                 i_synth                                            |                                      ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD8316 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|           U13                                                      |                                                                         ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|             (U13)                                                  |                                                                         ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                    ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U2                                                     |                                                                    native_to_axis32__112 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (U2)                                                 |                                                                    native_to_axis32__112 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3                                                     |                                                                    native_to_axis32__113 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (U3)                                                 |                                                                    native_to_axis32__113 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                                                    native_to_axis32__114 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|               (U4)                                                 |                                                                    native_to_axis32__114 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U5                                                     |                                                                    native_to_axis32__115 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|               (U5)                                                 |                                                                    native_to_axis32__115 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                     |                                                                    native_to_axis32__116 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|               (U6)                                                 |                                                                    native_to_axis32__116 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U7                                                     |                                                                    native_to_axis32__117 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (U7)                                                 |                                                                    native_to_axis32__117 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U8                                                     |                                                                          native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               (U8)                                                 |                                                                          native_to_axis8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U14                                                      |                                                               axis_fi32tofp32__xdcDup__2 |        219 |        191 |       0 |   28 |    376 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis_fi32tofp32_HD8379 |        219 |        191 |       0 |   28 |    376 |      0 |      0 |            0 |
|               U0                                                   |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD8380 |        219 |        191 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 i_synth                                            |                                      ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD8381 |        219 |        191 |       0 |   28 |    376 |      0 |      0 |            0 |
|           U15                                                      |                                                          t_axi4_stream16_fifo__xdcDup__1 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|             (U15)                                                  |                                                          t_axi4_stream16_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d16.t_axi4_stream16_sfifo_d16_inst                |                                                         t_axi4_stream16_sfifo_d16_HD8445 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|               U0                                                   |                                  t_axi4_stream16_sfifo_d16_fifo_generator_v13_2_3_HD8446 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                            t_axi4_stream16_sfifo_d16_fifo_generator_v13_2_3_synth_HD8447 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|           U16                                                      |                                              param_fifo_block__parameterized1__xdcDup__2 |         86 |         85 |       0 |    1 |    141 |      1 |      2 |            0 |
|             (U16)                                                  |                                              param_fifo_block__parameterized1__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                    native_to_axis32__111 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|               (U1)                                                 |                                                                    native_to_axis32__111 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               (U4)                                                 |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                       t_axi4_stream32_sfifo_d1024_HD6106 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD6107 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             U6                                                     |                                                                          sync_reset__184 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             param_fifo                                             |                                                                fwft_sfifo_w32_d16_HD4898 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4899 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_sfifo_w32_d16_fifo_generator_v13_2_3_synth_HD4900 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           U17                                                      |                                                               axis16_reg_wrap__xdcDup__1 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                     |                                                                     ip_axis16_reg_HD8473 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               inst                                                 |                     ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD8474 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 (inst)                                             |                     ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD8474 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                             |                    ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD8475 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U18                                                      |                                                               axis16_reg_wrap__xdcDup__2 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                     |                                                                     ip_axis16_reg_HD8476 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               inst                                                 |                     ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD8477 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 (inst)                                             |                     ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD8477 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                             |                    ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD8478 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U19                                                      |                                                           t_axi4_stream8_fifo__xdcDup__1 |         62 |         61 |       0 |    1 |     73 |      0 |      1 |            0 |
|             (U19)                                                  |                                                           t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                                        t_axi4_stream8_sfifo_d2048_HD8480 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|               U0                                                   |                                 t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_HD8481 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                           t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_synth_HD8482 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|           U2                                                       |                                                                           FSU__xdcDup__1 |       3651 |       3175 |       0 |  476 |   6831 |     10 |      7 |           14 |
|             U1                                                     |                                                            fp32_axis_subtract__xdcDup__1 |        295 |        249 |       0 |   46 |    576 |      0 |      0 |            2 |
|               (U1)                                                 |                                                            fp32_axis_subtract__xdcDup__1 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                             ip_fp32_axis_subtract_HD9549 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 U0                                                 |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_HD9550 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|             U10                                                    |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__1 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U10)                                                |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11156 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11157 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U11                                                    |                                                              param_fifo_block__xdcDup__2 |         71 |         70 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (U11)                                                |                                                              param_fifo_block__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__110 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__110 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__3 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5441 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__183 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4658 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4659 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U12                                                    |                                                              param_fifo_block__xdcDup__3 |         71 |         70 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (U12)                                                |                                                              param_fifo_block__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__109 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__109 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__4 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5463 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4678 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4679 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U13                                                    |                                              param_fifo_block__parameterized1__xdcDup__3 |         86 |         85 |       0 |    1 |    141 |      1 |      2 |            0 |
|               (U13)                                                |                                              param_fifo_block__parameterized1__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__108 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__108 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD5994 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U6                                                   |                                                                          sync_reset__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4618 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4619 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U14                                                    |                                                                 fp32_axis_add__xdcDup__1 |        293 |        247 |       0 |   46 |    576 |      0 |      0 |            2 |
|               (U14)                                                |                                                                 fp32_axis_add__xdcDup__1 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD12469 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD12470 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|             U15                                                    |                                               axis_fi32tofp32__parameterized4__xdcDup__1 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7339 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7340 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|             U16                                                    |                                               axis_fi32tofp32__parameterized6__xdcDup__1 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7404 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7405 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|             U18                                                    |                                                                 fp32_axis_add__xdcDup__2 |        293 |        248 |       0 |   45 |    576 |      0 |      0 |            2 |
|               (U18)                                                |                                                                 fp32_axis_add__xdcDup__2 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD12583 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD12584 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|             U19                                                    |                                                                fp32_axis_mult__xdcDup__4 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2798 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2799 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U2                                                     |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__2 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U2)                                                 |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11178 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11179 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U22                                                    |                                                                fp32_axis_mult__xdcDup__5 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2877 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2878 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U24                                                    |                                                                fp32_axis_mult__xdcDup__6 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2956 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2957 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U25                                                    |                                               axis_fi32tofp32__parameterized8__xdcDup__1 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7469 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7470 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U3                                                     |                                                              fp32_axis_divide__xdcDup__1 |        914 |        803 |       0 |  111 |   1645 |      0 |      0 |            0 |
|               (U3)                                                 |                                                              fp32_axis_divide__xdcDup__1 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|               U1                                                   |                                                              ip_fp32_axis_divide_HD14206 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 U0                                                 |                                        ip_fp32_axis_divide_floating_point_v7_1_7_HD14207 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|             U4                                                     |                                                                fp32_axis_mult__xdcDup__7 |        195 |        146 |       0 |   49 |    434 |      0 |      0 |            2 |
|               (U4)                                                 |                                                                fp32_axis_mult__xdcDup__7 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3035 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3036 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|             U5                                                     |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__3 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U5)                                                 |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11200 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11201 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U6                                                     |                                                              param_fifo_block__xdcDup__4 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (U6)                                                 |                                                              param_fifo_block__xdcDup__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__107 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__107 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__5 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5485 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4698 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4699 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U7                                                     |                                              param_fifo_block__parameterized1__xdcDup__4 |         87 |         86 |       0 |    1 |    141 |      1 |      2 |            0 |
|               (U7)                                                 |                                              param_fifo_block__parameterized1__xdcDup__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__106 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__106 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__212 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD6022 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U6                                                   |                                                                          sync_reset__179 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4638 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4639 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U8                                                     |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__4 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U8)                                                 |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11222 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11223 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U9                                                     |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__5 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U9)                                                 |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11244 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11245 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U20                                                      |                                                                           pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|             (U20)                                                  |                                                                           pixel_bpr_flag |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                           axis_sync_flow |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U22                                                      |                                                               axis_fp32tofi32__xdcDup__1 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|             round_case_gen.U2                                      |                                                          axis_fp32tofi32round__xdcDup__1 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|               U1                                                   |                                                               ip_axis_fp32tofi32_HD15558 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|                 U0                                                 |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_HD15559 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|           U23                                                      |                                                                           axis_fi32tou16 |         29 |         29 |       0 |    0 |     40 |      0 |      0 |            0 |
|             (U23)                                                  |                                                                           axis_fi32tou16 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__177 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U24                                                      |                                                                        pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|             (U24)                                                  |                                                                        pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U26                                                      |                                                                              axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U27                                                      |                                                                axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis32_fanout2_HD15857 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                                 |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15858 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                   |                                  ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD15859 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U28                                                      |                                                                            axis32_sw_3_1 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|             (U28)                                                  |                                                                            axis32_sw_3_1 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U29                                                      |                                                               axis_fp32tofi32__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|             round_case_gen.U2                                      |                                                          axis_fp32tofi32round__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|               U1                                                   |                                                               ip_axis_fp32tofi32_HD15622 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|                 U0                                                 |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_HD15623 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|           U3                                                       |                                                                           NLC__xdcDup__1 |       7490 |       6551 |       0 |  939 |  13979 |     32 |      6 |           28 |
|             (U3)                                                   |                                                                           NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             POW2_B_EXP                                             |                                                              param_fifo_block__xdcDup__5 |         70 |         69 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (POW2_B_EXP)                                         |                                                              param_fifo_block__xdcDup__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__105 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__105 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__6 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5529 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4738 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4739 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             POW2_M_EXP                                             |                                                              param_fifo_block__xdcDup__6 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (POW2_M_EXP)                                         |                                                              param_fifo_block__xdcDup__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__104 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__104 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__210 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__7 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5551 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4758 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4759 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             RANGE_OFF                                              |                                              param_fifo_block__parameterized1__xdcDup__5 |         86 |         85 |       0 |    1 |    141 |      1 |      2 |            0 |
|               (RANGE_OFF)                                          |                                              param_fifo_block__parameterized1__xdcDup__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__103 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__103 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD6050 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U6                                                   |                                                                          sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4718 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4719 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U1                                                     |                                                            fp32_axis_subtract__xdcDup__2 |        286 |        243 |       0 |   43 |    557 |      0 |      0 |            2 |
|               (U1)                                                 |                                                            fp32_axis_subtract__xdcDup__2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                             ip_fp32_axis_subtract_HD9891 |        281 |        238 |       0 |   43 |    553 |      0 |      0 |            2 |
|                 U0                                                 |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_HD9892 |        281 |        238 |       0 |   43 |    553 |      0 |      0 |            2 |
|             U10                                                    |                                                                fp32_axis_mult__xdcDup__8 |        182 |        137 |       0 |   45 |    412 |      0 |      0 |            2 |
|               (U10)                                                |                                                                fp32_axis_mult__xdcDup__8 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3588 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3589 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|             U11                                                    |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__6 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U11)                                                |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11486 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11487 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U12                                                    |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__7 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U12)                                                |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11508 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11509 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U13                                                    |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__8 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U13)                                                |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11530 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11531 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U14                                                    |                                                              param_fifo_block__xdcDup__7 |         70 |         69 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (U14)                                                |                                                              param_fifo_block__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    native_to_axis32__102 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                    native_to_axis32__102 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__8 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized4__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5573 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4778 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4779 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U15                                                    |                                                             axis_lut_X_to_ADD__xdcDup__1 |       3115 |       2779 |       0 |  336 |   5633 |     18 |      0 |           10 |
|               (U15)                                                |                                                             axis_lut_X_to_ADD__xdcDup__1 |          0 |          0 |       0 |    0 |     24 |      0 |      0 |            0 |
|               PARAM_LUT                                            |                                                                param_lut_fifo__xdcDup__1 |        368 |        361 |       0 |    7 |    624 |      8 |      0 |            0 |
|                 (PARAM_LUT)                                        |                                                                param_lut_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                              fwft_sfifo_w192_d16_HD15893 |         27 |         27 |       0 |    0 |     34 |      3 |      0 |            0 |
|                 U10                                                |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__1 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U11                                                |                                                                     native_to_axis32__95 |          2 |          2 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 U12                                                |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__2 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U13                                                |                                                                     native_to_axis32__96 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 U14                                                |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__3 |         46 |         45 |       0 |    1 |     61 |      0 |      0 |            0 |
|                 U15                                                |                                                                     native_to_axis32__97 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 U16                                                |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__4 |         46 |         45 |       0 |    1 |     61 |      0 |      0 |            0 |
|                 U17                                                |                                                                     native_to_axis32__98 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 U18                                                |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__5 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U19                                                |                                                                          sync_reset__170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U2                                                 |                                                                     native_to_axis32__99 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 U4                                                 |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__6 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U7                                                 |                                                                    native_to_axis32__100 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 U8                                                 |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__7 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U9                                                 |                                                                    native_to_axis32__101 |          2 |          2 |       0 |    0 |     21 |      0 |      0 |            0 |
|               U1                                                   |                                                            fp32_axis_subtract__xdcDup__3 |        278 |        236 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 (U1)                                               |                                                            fp32_axis_subtract__xdcDup__3 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                             ip_fp32_axis_subtract_HD9777 |        274 |        232 |       0 |   42 |    560 |      0 |      0 |            2 |
|               U10                                                  |                                                                            fi32_axis_min |         27 |         27 |       0 |    0 |     20 |      0 |      0 |            0 |
|                 (U10)                                              |                                                                            fi32_axis_min |         25 |         25 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 U0                                                 |                                                                          sync_reset__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                       axis_sync_flow__16 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U11                                                  |                                                                axis32_fanout2__xdcDup__2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis32_fanout2_HD15827 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U12                                                  |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__5 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD673 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U13                                                  |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__8 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 sgen_d256.t_axi4_stream32_sfifo_d256_inst          |                                                       t_axi4_stream32_sfifo_d256_HD11420 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U14                                                  |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__6 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD695 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U17                                                  |                                                                            fi32_axis_max |         40 |         40 |       0 |    0 |     56 |      0 |      0 |            0 |
|                 (U17)                                              |                                                                            fi32_axis_max |         38 |         38 |       0 |    0 |     54 |      0 |      0 |            0 |
|                 U0                                                 |                                                                          sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                       axis_sync_flow__15 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U2                                                   |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__7 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD717 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U20                                                  |                                          t_axi4_stream32_fifo__parameterized2__xdcDup__8 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD739 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U3                                                   |                                               axis_fp32tofi32__parameterized2__xdcDup__1 |       1354 |       1231 |       0 |  123 |   2340 |      5 |      0 |            2 |
|                 floor_case_gen.U2                                  |                                                          axis_fp32tofi32floor__xdcDup__1 |       1354 |       1231 |       0 |  123 |   2340 |      5 |      0 |            2 |
|               U4                                                   |                                                                       axis_sync_flow__17 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U5                                                   |                                                                axis32_fanout2__xdcDup__5 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis32_fanout2_HD15830 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U6                                                   |                                                                 fp32_axis_add__xdcDup__3 |        277 |        236 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 (U6)                                               |                                                                 fp32_axis_add__xdcDup__3 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_add_HD12697 |        273 |        232 |       0 |   41 |    560 |      0 |      0 |            2 |
|               U7                                                   |                                                                fp32_axis_mult__xdcDup__9 |        184 |        139 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 (U7)                                               |                                                                fp32_axis_mult__xdcDup__9 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_mult_HD3193 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|               U8                                                   |                                                               fp32_axis_mult__xdcDup__10 |        183 |        138 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 (U8)                                               |                                                               fp32_axis_mult__xdcDup__10 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_mult_HD3114 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|               U9                                                   |                                              axis_fi32tofp32__parameterized10__xdcDup__2 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis_fi32tofp32_HD7794 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|             U16                                                    |                                                                axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis32_fanout2_HD15821 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                               |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15822 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                    |                                               axis_fi32tofp32__parameterized1__xdcDup__3 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7534 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7535 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U18                                                    |                                               axis_fi32tofp32__parameterized1__xdcDup__4 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7599 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7600 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U2                                                     |                                                                 fp32_axis_add__xdcDup__4 |        279 |        237 |       0 |   42 |    560 |      0 |      0 |            2 |
|               (U2)                                                 |                                                                 fp32_axis_add__xdcDup__4 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD12811 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD12812 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|             U22                                                    |                                                                      pixel_negative_flag |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|               (U22)                                                |                                                                      pixel_negative_flag |          4 |          4 |       0 |    0 |     84 |      0 |      0 |            0 |
|               U0                                                   |                                                                          sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U23                                                    |                                                               fp32_axis_mult__xdcDup__11 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3272 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3273 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|             U26                                                    |                                                               fp32_axis_mult__xdcDup__12 |        181 |        137 |       0 |   44 |    412 |      0 |      0 |            2 |
|               (U26)                                                |                                                               fp32_axis_mult__xdcDup__12 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3351 |        177 |        133 |       0 |   44 |    412 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3352 |        177 |        133 |       0 |   44 |    412 |      0 |      0 |            2 |
|             U27                                                    |                                                               fp32_axis_mult__xdcDup__13 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3430 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3431 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U3                                                     |                                                              fp32_axis_divide__xdcDup__2 |        914 |        803 |       0 |  111 |   1645 |      0 |      0 |            0 |
|               (U3)                                                 |                                                              fp32_axis_divide__xdcDup__2 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|               U1                                                   |                                                              ip_fp32_axis_divide_HD14439 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 U0                                                 |                                        ip_fp32_axis_divide_floating_point_v7_1_7_HD14440 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|             U4                                                     |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__9 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U4)                                                 |                                          t_axi4_stream32_fifo__parameterized8__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11552 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11553 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U5                                                     |                                                                axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               (U5)                                                 |                                                                axis32_fanout2__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis32_fanout2_HD15824 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                               |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15825 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                     |                                                            fp32_axis_subtract__xdcDup__5 |        291 |        245 |       0 |   46 |    576 |      0 |      0 |            2 |
|               (U6)                                                 |                                                            fp32_axis_subtract__xdcDup__5 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                            ip_fp32_axis_subtract_HD10005 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 U0                                                 |                                      ip_fp32_axis_subtract_floating_point_v7_1_7_HD10006 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|             U7                                                     |                                                                 fp32_axis_add__xdcDup__5 |        294 |        248 |       0 |   46 |    576 |      0 |      0 |            2 |
|               (U7)                                                 |                                                                 fp32_axis_add__xdcDup__5 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD12925 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD12926 |        286 |        240 |       0 |   46 |    572 |      0 |      0 |            2 |
|             U8                                                     |                                                               fp32_axis_mult__xdcDup__14 |        194 |        145 |       0 |   49 |    434 |      0 |      0 |            2 |
|               (U8)                                                 |                                                               fp32_axis_mult__xdcDup__14 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3509 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3510 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|             U9                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__10 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U9)                                                 |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11442 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11443 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             Xi_fifo                                                |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__11 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (Xi_fifo)                                            |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11464 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11465 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             data_fifo                                              |                                         t_axi4_stream32_fifo__parameterized13__xdcDup__1 |         61 |         60 |       0 |    1 |     73 |      3 |      0 |            0 |
|               sgen_d2048.t_axi4_stream32_sfifo_d2048_inst          |                                                      t_axi4_stream32_sfifo_d2048_HD16035 |         61 |         60 |       0 |    1 |     73 |      3 |      0 |            0 |
|                 U0                                                 |                               t_axi4_stream32_sfifo_d2048_fifo_generator_v13_2_3_HD16036 |         61 |         60 |       0 |    1 |     73 |      3 |      0 |            0 |
|             offset_fixtofp32                                       |                                               axis_fi32tofp32__parameterized8__xdcDup__2 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7664 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7665 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             pow2_offset_exp                                        |                                                              param_fifo_block__xdcDup__8 |         71 |         70 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (pow2_offset_exp)                                    |                                                              param_fifo_block__xdcDup__8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__94 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__94 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__10 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5595 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4798 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4799 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             range_fixtofp32                                        |                                               axis_fi32tofp32__parameterized8__xdcDup__3 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7729 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7730 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U30                                                      |                                                           axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|             (U30)                                                  |                                                           axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U31                                                      |                                                                           pixel_bad_repl |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|             (U31)                                                  |                                                                           pixel_bad_repl |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__164 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U32                                                      |                                                                           gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U34                                                      |                                                               fp32_axis_mult__xdcDup__15 |        174 |        134 |       0 |   40 |    401 |      0 |      0 |            2 |
|             (U34)                                                  |                                                               fp32_axis_mult__xdcDup__15 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U1                                                     |                                                                 ip_fp32_axis_mult_HD4062 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|               U0                                                   |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD4063 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|                 i_synth                                            |                                       ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD4064 |        174 |        134 |       0 |   40 |    398 |      0 |      0 |            2 |
|           U35                                                      |                                                                         native_to_axis32 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|             (U35)                                                  |                                                                         native_to_axis32 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__152 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U39                                                      |                                                                    pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|             (U39)                                                  |                                                                    pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__163 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                       axis_sync_flow__14 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U4                                                       |                                                                           RQC__xdcDup__1 |       5579 |       4864 |       0 |  715 |  10288 |     25 |      3 |           20 |
|             (U4)                                                   |                                                                           RQC__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                              param_fifo_block__xdcDup__9 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (U1)                                                 |                                                              param_fifo_block__xdcDup__9 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__93 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__93 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__11 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5661 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__162 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4858 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4859 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U10                                                    |                                              param_fifo_block__parameterized1__xdcDup__6 |         88 |         87 |       0 |    1 |    140 |      1 |      1 |            0 |
|               (U10)                                                |                                              param_fifo_block__parameterized1__xdcDup__6 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__92 |          3 |          3 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__92 |          3 |          3 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__6 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD6078 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4818 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4819 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U11                                                    |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__12 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               (U11)                                                |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                         t_axi4_stream32_sfifo_d64_HD5683 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U0                                                 |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5684 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             U13                                                    |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__13 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               (U13)                                                |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                         t_axi4_stream32_sfifo_d64_HD5705 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U0                                                 |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5706 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             U14                                                    |                                                             param_fifo_block__xdcDup__10 |         70 |         69 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (U14)                                                |                                                             param_fifo_block__xdcDup__10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__91 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__91 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__14 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5639 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__160 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4838 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4839 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U15                                                    |                                             axis_lut_X_to_ADD__parameterized1__xdcDup__1 |       3131 |       2790 |       0 |  341 |   5638 |     18 |      0 |           10 |
|               (U15)                                                |                                             axis_lut_X_to_ADD__parameterized1__xdcDup__1 |          0 |          0 |       0 |    0 |     25 |      0 |      0 |            0 |
|               PARAM_LUT                                            |                                                                param_lut_fifo__xdcDup__2 |        368 |        361 |       0 |    7 |    624 |      8 |      0 |            0 |
|                 (PARAM_LUT)                                        |                                                                param_lut_fifo__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                              fwft_sfifo_w192_d16_HD15917 |         27 |         27 |       0 |    0 |     34 |      3 |      0 |            0 |
|                 U10                                                |                                         t_axi4_stream32_fifo__parameterized10__xdcDup__9 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U11                                                |                                                                     native_to_axis32__84 |          2 |          2 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 U12                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__10 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U13                                                |                                                                     native_to_axis32__85 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 U14                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__11 |         46 |         45 |       0 |    1 |     61 |      0 |      0 |            0 |
|                 U15                                                |                                                                     native_to_axis32__86 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|                 U16                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__12 |         46 |         45 |       0 |    1 |     61 |      0 |      0 |            0 |
|                 U17                                                |                                                                     native_to_axis32__87 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 U18                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__13 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U19                                                |                                                                          sync_reset__159 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U2                                                 |                                                                     native_to_axis32__88 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 U4                                                 |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__14 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U7                                                 |                                                                     native_to_axis32__89 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 U8                                                 |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__15 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U9                                                 |                                                                     native_to_axis32__90 |          2 |          2 |       0 |    0 |     21 |      0 |      0 |            0 |
|               U1                                                   |                                                            fp32_axis_subtract__xdcDup__6 |        279 |        237 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 (U1)                                               |                                                            fp32_axis_subtract__xdcDup__6 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                            ip_fp32_axis_subtract_HD10233 |        274 |        232 |       0 |   42 |    560 |      0 |      0 |            2 |
|               U10                                                  |                                                            fi32_axis_min__parameterized1 |         31 |         31 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 (U10)                                              |                                                            fi32_axis_min__parameterized1 |         29 |         29 |       0 |    0 |     22 |      0 |      0 |            0 |
|                 U0                                                 |                                                                          sync_reset__158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                       axis_sync_flow__12 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U11                                                  |                                                                axis32_fanout2__xdcDup__8 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis32_fanout2_HD15848 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U12                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__13 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD849 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U13                                                  |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__16 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 sgen_d256.t_axi4_stream32_sfifo_d256_inst          |                                                       t_axi4_stream32_sfifo_d256_HD11728 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U14                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__14 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD871 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U17                                                  |                                                            fi32_axis_max__parameterized1 |         40 |         40 |       0 |    0 |     56 |      0 |      0 |            0 |
|                 (U17)                                              |                                                            fi32_axis_max__parameterized1 |         38 |         38 |       0 |    0 |     54 |      0 |      0 |            0 |
|                 U0                                                 |                                                                          sync_reset__157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                       axis_sync_flow__11 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U2                                                   |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__15 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD893 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U20                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__16 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD915 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U3                                                   |                                               axis_fp32tofi32__parameterized2__xdcDup__2 |       1359 |       1232 |       0 |  127 |   2340 |      5 |      0 |            2 |
|                 floor_case_gen.U2                                  |                                                          axis_fp32tofi32floor__xdcDup__2 |       1359 |       1232 |       0 |  127 |   2340 |      5 |      0 |            2 |
|               U4                                                   |                                                                       axis_sync_flow__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U5                                                   |                                                               axis32_fanout2__xdcDup__11 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis32_fanout2_HD15845 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U6                                                   |                                                                 fp32_axis_add__xdcDup__6 |        281 |        239 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 (U6)                                               |                                                                 fp32_axis_add__xdcDup__6 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_add_HD13039 |        274 |        232 |       0 |   42 |    560 |      0 |      0 |            2 |
|               U7                                                   |                                                               fp32_axis_mult__xdcDup__16 |        184 |        139 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 (U7)                                               |                                                               fp32_axis_mult__xdcDup__16 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_mult_HD3667 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|               U8                                                   |                                                               fp32_axis_mult__xdcDup__17 |        183 |        138 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 (U8)                                               |                                                               fp32_axis_mult__xdcDup__17 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_mult_HD3746 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|               U9                                                   |                                              axis_fi32tofp32__parameterized10__xdcDup__4 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis_fi32tofp32_HD8119 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|             U16                                                    |                                                               axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis32_fanout2_HD15839 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                               |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15840 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                    |                                               axis_fi32tofp32__parameterized1__xdcDup__6 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD7989 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7990 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U18                                                    |                                               axis_fi32tofp32__parameterized1__xdcDup__7 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD8054 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD8055 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U2                                                     |                                                              fp32_axis_sqroot__xdcDup__1 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|               U1                                                   |                                                              ip_fp32_axis_sqroot_HD16066 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|                 U0                                                 |                                        ip_fp32_axis_sqroot_floating_point_v7_1_7_HD16067 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|             U3                                                     |                                                               fp32_axis_mult__xdcDup__18 |        185 |        140 |       0 |   45 |    412 |      0 |      0 |            2 |
|               (U3)                                                 |                                                               fp32_axis_mult__xdcDup__18 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3825 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3826 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|             U4                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__12 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11750 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11751 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U5                                                     |                                                               axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               (U5)                                                 |                                                               axis32_fanout2__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis32_fanout2_HD15842 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                               |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15843 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                     |                                                            fp32_axis_subtract__xdcDup__8 |        292 |        247 |       0 |   45 |    576 |      0 |      0 |            2 |
|               (U6)                                                 |                                                            fp32_axis_subtract__xdcDup__8 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                            ip_fp32_axis_subtract_HD10347 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|                 U0                                                 |                                      ip_fp32_axis_subtract_floating_point_v7_1_7_HD10348 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|             U7                                                     |                                                               fp32_axis_mult__xdcDup__19 |        195 |        146 |       0 |   49 |    434 |      0 |      0 |            2 |
|               (U7)                                                 |                                                               fp32_axis_mult__xdcDup__19 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3904 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3905 |        187 |        138 |       0 |   49 |    430 |      0 |      0 |            2 |
|             U8                                                     |                                                                 fp32_axis_add__xdcDup__7 |        291 |        246 |       0 |   45 |    576 |      0 |      0 |            2 |
|               (U8)                                                 |                                                                 fp32_axis_add__xdcDup__7 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD13153 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD13154 |        285 |        240 |       0 |   45 |    572 |      0 |      0 |            2 |
|             U9                                                     |                                                               fp32_axis_mult__xdcDup__20 |        184 |        139 |       0 |   45 |    412 |      0 |      0 |            2 |
|               (U9)                                                 |                                                               fp32_axis_mult__xdcDup__20 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD3983 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD3984 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|             Xi_fifo                                                |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__16 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               (Xi_fifo)                                            |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                         t_axi4_stream32_sfifo_d64_HD5727 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U0                                                 |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5728 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U40                                                      |                                                                    pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|             (U40)                                                  |                                                                    pixel_saturation_repl |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U45                                                      |                                                               axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             round_case_gen.U2                                      |                                                          axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|               U1                                                   |                                                               ip_axis_fp32tofi32_HD15686 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 U0                                                 |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_HD15687 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U46                                                      |                                                                  param16_fifo__xdcDup__1 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|             blk_param_fifo0                                        |                                                             param_fifo_block__xdcDup__11 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (blk_param_fifo0)                                    |                                                             param_fifo_block__xdcDup__11 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__83 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__83 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__17 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__17 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5749 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__155 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4878 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4879 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|           U49                                                      |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__18 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                         t_axi4_stream32_sfifo_d64_HD5771 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|               U0                                                   |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5772 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|                 inst_fifo_gen                                      |                            t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD5773 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|           U5                                                       |                                                                           CFF__xdcDup__1 |       1362 |       1218 |       0 |  144 |   2476 |      3 |      2 |            2 |
|             (U5)                                                   |                                                                           CFF__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                              param_fifo_block__parameterized4__xdcDup__1 |         78 |         77 |       0 |    1 |    133 |      1 |      1 |            0 |
|               (U1)                                                 |                                              param_fifo_block__parameterized4__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__82 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__82 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__13 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d256.t_axi4_stream32_sfifo_d256_inst          |                                                       t_axi4_stream32_sfifo_d256_HD11134 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4538 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4539 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U14                                                    |                                                             param_fifo_block__xdcDup__12 |         68 |         67 |       0 |    1 |    125 |      1 |      1 |            0 |
|               (U14)                                                |                                                             param_fifo_block__xdcDup__12 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__81 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__81 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__19 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5375 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                          sync_reset__153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4558 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4559 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U4                                                     |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__21 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|               (U4)                                                 |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__21 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d16.t_axi4_stream32_sfifo_d16_inst              |                                                          t_axi4_stream32_sfifo_d16_HD563 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U0                                                 |                                   t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD564 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U6                                                     |                                                            fp32_axis_subtract__xdcDup__9 |        285 |        243 |       0 |   42 |    552 |      0 |      0 |            2 |
|               (U6)                                                 |                                                            fp32_axis_subtract__xdcDup__9 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|               U1                                                   |                                                             ip_fp32_axis_subtract_HD9435 |        280 |        238 |       0 |   42 |    548 |      0 |      0 |            2 |
|                 U0                                                 |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_HD9436 |        280 |        238 |       0 |   42 |    548 |      0 |      0 |            2 |
|             U9                                                     |                                                              fp32_axis_divide__xdcDup__3 |        897 |        798 |       0 |   99 |   1621 |      0 |      0 |            0 |
|               (U9)                                                 |                                                              fp32_axis_divide__xdcDup__3 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |            0 |
|               U1                                                   |                                                              ip_fp32_axis_divide_HD13973 |        891 |        792 |       0 |   99 |   1616 |      0 |      0 |            0 |
|                 U0                                                 |                                        ip_fp32_axis_divide_floating_point_v7_1_7_HD13974 |        891 |        792 |       0 |   99 |   1616 |      0 |      0 |            0 |
|           U55                                                      |                                                                           gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                       |                                                               axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U7)                                                   |                                                               axis32_fanout2__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis32_fanout2_HD15860 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                                 |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15861 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                   |                                  ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD15862 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                       |                                                               axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U8)                                                   |                                                               axis32_fanout2__xdcDup__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis32_fanout2_HD15863 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                                 |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15864 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                   |                                  ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD15865 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                       |                                                              fp32_axis_divide__xdcDup__4 |        914 |        803 |       0 |  111 |   1645 |      0 |      0 |            0 |
|             (U9)                                                   |                                                              fp32_axis_divide__xdcDup__4 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U1                                                     |                                                              ip_fp32_axis_divide_HD14672 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|               U0                                                   |                                        ip_fp32_axis_divide_floating_point_v7_1_7_HD14673 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|                 i_synth                                            |                                    ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD14674 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|           data_fifo                                                |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__20 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                         t_axi4_stream32_sfifo_d64_HD5793 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                   |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5794 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                      |                            t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD5795 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|         gen_cal_2ch.CORE_1                                         |                                                                         calibration_core |      21251 |      18692 |       0 | 2559 |  39388 |     76 |     26 |           72 |
|           (gen_cal_2ch.CORE_1)                                     |                                                                         calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                                                      FCC |        943 |        785 |       0 |  158 |   1866 |      3 |      3 |            6 |
|             (U1)                                                   |                                                                                      FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                               fp32_axis_mult__xdcDup__21 |        181 |        136 |       0 |   45 |    390 |      0 |      0 |            2 |
|               (U1)                                                 |                                                               fp32_axis_mult__xdcDup__21 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                        ip_fp32_axis_mult |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|                 U0                                                 |                                                  ip_fp32_axis_mult_floating_point_v7_1_7 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|             U14                                                    |                                                             param_fifo_block__xdcDup__13 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (U14)                                                |                                                             param_fifo_block__xdcDup__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__74 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__74 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__139 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__21 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__21 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD4957 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4218 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4219 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U2                                                     |                                                               fp32_axis_mult__xdcDup__22 |        180 |        135 |       0 |   45 |    390 |      0 |      0 |            2 |
|               (U2)                                                 |                                                               fp32_axis_mult__xdcDup__22 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1060 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1061 |        177 |        132 |       0 |   45 |    390 |      0 |      0 |            2 |
|             U3                                                     |                                                               fp32_axis_mult__xdcDup__23 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1139 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1140 |        166 |        129 |       0 |   37 |    370 |      0 |      0 |            2 |
|             U4                                                     |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__22 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                         t_axi4_stream32_sfifo_d64_HD4979 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U0                                                 |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD4980 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             U5                                                     |                                                                     native_to_axis32__75 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|               (U5)                                                 |                                                                     native_to_axis32__75 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                     |                                              param_fifo_block__parameterized1__xdcDup__7 |         87 |         86 |       0 |    1 |    140 |      1 |      2 |            0 |
|               (U6)                                                 |                                              param_fifo_block__parameterized1__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__73 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__73 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__138 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__7 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                              t_axi4_stream32_sfifo_d1024 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U6                                                   |                                                                           sync_reset__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4198 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4199 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U7                                                     |                                                               axis_fi32tofp32__xdcDup__3 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|               U1                                                   |                                                                       ip_axis_fi32tofp32 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|                 U0                                                 |                                                 ip_axis_fi32tofp32_floating_point_v7_1_7 |        217 |        189 |       0 |   28 |    364 |      0 |      0 |            0 |
|           U10                                                      |                                                                           axis32_hole__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U11                                                      |                                                                           axis32_hole__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U12                                                      |                                               axis_fi32tofp32__parameterized1__xdcDup__8 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis_fi32tofp32_HD7209 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|               U0                                                   |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7210 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|                 i_synth                                            |                                      ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD7211 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|           U13                                                      |                                                                      ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|             (U13)                                                  |                                                                      ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                 ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U2                                                     |                                                                     native_to_axis32__67 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (U2)                                                 |                                                                     native_to_axis32__67 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__132 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3                                                     |                                                                     native_to_axis32__68 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (U3)                                                 |                                                                     native_to_axis32__68 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__133 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                                                     native_to_axis32__69 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|               (U4)                                                 |                                                                     native_to_axis32__69 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__134 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U5                                                     |                                                                     native_to_axis32__70 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|               (U5)                                                 |                                                                     native_to_axis32__70 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                     |                                                                     native_to_axis32__71 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|               (U6)                                                 |                                                                     native_to_axis32__71 |          2 |          2 |       0 |    0 |     13 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U7                                                     |                                                                     native_to_axis32__72 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|               (U7)                                                 |                                                                     native_to_axis32__72 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__137 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U8                                                     |                                                                       native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|               (U8)                                                 |                                                                       native_to_axis8__2 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|               U1                                                   |                                                                           sync_reset__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U14                                                      |                                                                          axis_fi32tofp32 |        216 |        190 |       0 |   26 |    372 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis_fi32tofp32_HD7144 |        216 |        190 |       0 |   26 |    372 |      0 |      0 |            0 |
|               U0                                                   |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD7145 |        216 |        190 |       0 |   26 |    372 |      0 |      0 |            0 |
|                 i_synth                                            |                                      ip_axis_fi32tofp32_floating_point_v7_1_7_viv_HD7146 |        216 |        190 |       0 |   26 |    372 |      0 |      0 |            0 |
|           U15                                                      |                                                                     t_axi4_stream16_fifo |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|             (U15)                                                  |                                                                     t_axi4_stream16_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d16.t_axi4_stream16_sfifo_d16_inst                |                                                                t_axi4_stream16_sfifo_d16 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|               U0                                                   |                                         t_axi4_stream16_sfifo_d16_fifo_generator_v13_2_3 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   t_axi4_stream16_sfifo_d16_fifo_generator_v13_2_3_synth |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|           U16                                                      |                                              param_fifo_block__parameterized1__xdcDup__8 |         86 |         85 |       0 |    1 |    140 |      1 |      2 |            0 |
|             (U16)                                                  |                                              param_fifo_block__parameterized1__xdcDup__8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                     native_to_axis32__66 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|               (U1)                                                 |                                                                     native_to_axis32__66 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__8 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               (U4)                                                 |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d1024.t_axi4_stream32_sfifo_d1024_inst          |                                                       t_axi4_stream32_sfifo_d1024_HD5938 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d1024_fifo_generator_v13_2_3_HD5939 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|             U6                                                     |                                                                           sync_reset__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             param_fifo                                             |                                                                fwft_sfifo_w32_d16_HD4518 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4519 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_sfifo_w32_d16_fifo_generator_v13_2_3_synth_HD4520 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           U17                                                      |                                                               axis16_reg_wrap__xdcDup__3 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                     |                                                                     ip_axis16_reg_HD8470 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|               inst                                                 |                     ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD8471 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|                 (inst)                                             |                     ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice_HD8471 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                             |                    ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice_HD8472 |         14 |         14 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U18                                                      |                                                                          axis16_reg_wrap |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|             U1                                                     |                                                                            ip_axis16_reg |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|               inst                                                 |                            ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|                 (inst)                                             |                            ip_axis16_reg_axis_register_slice_v1_1_18_axis_register_slice |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 axisc_register_slice_0                             |                           ip_axis16_reg_axis_register_slice_v1_1_18_axisc_register_slice |         13 |         13 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U19                                                      |                                                                      t_axi4_stream8_fifo |         62 |         61 |       0 |    1 |     73 |      0 |      1 |            0 |
|             (U19)                                                  |                                                                      t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                                               t_axi4_stream8_sfifo_d2048 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|               U0                                                   |                                        t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                  t_axi4_stream8_sfifo_d2048_fifo_generator_v13_2_3_synth |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|           U2                                                       |                                                                                      FSU |       3587 |       3138 |       0 |  449 |   6734 |     10 |      7 |           14 |
|             U1                                                     |                                                           fp32_axis_subtract__xdcDup__10 |        281 |        240 |       0 |   41 |    560 |      0 |      0 |            2 |
|               (U1)                                                 |                                                           fp32_axis_subtract__xdcDup__10 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                             ip_fp32_axis_subtract_HD8523 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 U0                                                 |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_HD8524 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|             U10                                                    |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__14 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U10)                                                |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10518 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10519 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U11                                                    |                                                             param_fifo_block__xdcDup__14 |         71 |         70 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (U11)                                                |                                                             param_fifo_block__xdcDup__14 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__65 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__65 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__130 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__23 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__23 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5001 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4278 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4279 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U12                                                    |                                                             param_fifo_block__xdcDup__15 |         71 |         70 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (U12)                                                |                                                             param_fifo_block__xdcDup__15 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__64 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__64 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__129 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__24 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__24 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5023 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4298 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4299 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U13                                                    |                                              param_fifo_block__parameterized1__xdcDup__9 |         87 |         86 |       0 |    1 |    140 |      1 |      2 |            0 |
|               (U13)                                                |                                              param_fifo_block__parameterized1__xdcDup__9 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__63 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__63 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__9 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 (U4)                                               |                                          t_axi4_stream32_fifo__parameterized6__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD5854 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U6                                                   |                                                                           sync_reset__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4258 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4259 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U14                                                    |                                                                 fp32_axis_add__xdcDup__8 |        283 |        241 |       0 |   42 |    560 |      0 |      0 |            2 |
|               (U14)                                                |                                                                 fp32_axis_add__xdcDup__8 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                         ip_fp32_axis_add |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 U0                                                 |                                                   ip_fp32_axis_add_floating_point_v7_1_7 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|             U15                                                    |                                                          axis_fi32tofp32__parameterized4 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6169 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6170 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|             U16                                                    |                                                          axis_fi32tofp32__parameterized6 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6234 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6235 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|             U18                                                    |                                                                 fp32_axis_add__xdcDup__9 |        279 |        237 |       0 |   42 |    560 |      0 |      0 |            2 |
|               (U18)                                                |                                                                 fp32_axis_add__xdcDup__9 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD11785 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD11786 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|             U19                                                    |                                                               fp32_axis_mult__xdcDup__24 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1218 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1219 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U2                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__15 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U2)                                                 |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10540 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10541 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U22                                                    |                                                               fp32_axis_mult__xdcDup__25 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1297 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1298 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|             U24                                                    |                                                               fp32_axis_mult__xdcDup__26 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1376 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1377 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|             U25                                                    |                                               axis_fi32tofp32__parameterized8__xdcDup__4 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6299 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6300 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|             U3                                                     |                                                              fp32_axis_divide__xdcDup__5 |        896 |        795 |       0 |  101 |   1621 |      0 |      0 |            0 |
|               (U3)                                                 |                                                              fp32_axis_divide__xdcDup__5 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                              ip_fp32_axis_divide_HD13274 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|                 U0                                                 |                                        ip_fp32_axis_divide_floating_point_v7_1_7_HD13275 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|             U4                                                     |                                                               fp32_axis_mult__xdcDup__27 |        183 |        138 |       0 |   45 |    414 |      0 |      0 |            2 |
|               (U4)                                                 |                                                               fp32_axis_mult__xdcDup__27 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1455 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1456 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|             U5                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__16 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U5)                                                 |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10562 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10563 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U6                                                     |                                                             param_fifo_block__xdcDup__16 |         71 |         70 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (U6)                                                 |                                                             param_fifo_block__xdcDup__16 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__62 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__62 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__25 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__25 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5045 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4318 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4319 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U7                                                     |                                             param_fifo_block__parameterized1__xdcDup__10 |         87 |         86 |       0 |    1 |    140 |      1 |      2 |            0 |
|               (U7)                                                 |                                             param_fifo_block__parameterized1__xdcDup__10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__61 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__61 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized6__xdcDup__10 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized6__xdcDup__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD5826 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U6                                                   |                                                                           sync_reset__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4238 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4239 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U8                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__17 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U8)                                                 |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__17 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10584 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10585 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U9                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__18 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U9)                                                 |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10606 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10607 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U20                                                      |                                                                        pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|             (U20)                                                  |                                                                        pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                       axis_sync_flow__10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U22                                                      |                                                               axis_fp32tofi32__xdcDup__4 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|             round_case_gen.U2                                      |                                                          axis_fp32tofi32round__xdcDup__8 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|               U1                                                   |                                                               ip_axis_fp32tofi32_HD15174 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|                 U0                                                 |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_HD15175 |        197 |        193 |       0 |    4 |    310 |      0 |      0 |            0 |
|           U23                                                      |                                                                        axis_fi32tou16__2 |         28 |         28 |       0 |    0 |     38 |      0 |      0 |            0 |
|             (U23)                                                  |                                                                        axis_fi32tou16__2 |         28 |         28 |       0 |    0 |     36 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U24                                                      |                                                                        pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|             (U24)                                                  |                                                                        pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U26                                                      |                                                                           axis32_hole__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U27                                                      |                                                               axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis32_fanout2_HD15815 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                                 |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15816 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                   |                                  ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD15817 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U28                                                      |                                                                         axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|             (U28)                                                  |                                                                         axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|             U1                                                     |                                                                           sync_reset__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U29                                                      |                                                               axis_fp32tofi32__xdcDup__5 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|             round_case_gen.U2                                      |                                                          axis_fp32tofi32round__xdcDup__9 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|               U1                                                   |                                                               ip_axis_fp32tofi32_HD15238 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|                 U0                                                 |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_HD15239 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|           U3                                                       |                                                                                      NLC |       7441 |       6528 |       0 |  913 |  13870 |     32 |      6 |           28 |
|             (U3)                                                   |                                                                                      NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             POW2_B_EXP                                             |                                                             param_fifo_block__xdcDup__17 |         69 |         68 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (POW2_B_EXP)                                         |                                                             param_fifo_block__xdcDup__17 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__60 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__60 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__125 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__26 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__26 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5089 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4358 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4359 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             POW2_M_EXP                                             |                                                             param_fifo_block__xdcDup__18 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (POW2_M_EXP)                                         |                                                             param_fifo_block__xdcDup__18 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__59 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__59 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__27 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__27 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5111 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4378 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4379 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             RANGE_OFF                                              |                                             param_fifo_block__parameterized1__xdcDup__11 |         85 |         84 |       0 |    1 |    140 |      1 |      2 |            0 |
|               (RANGE_OFF)                                          |                                             param_fifo_block__parameterized1__xdcDup__11 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__58 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__58 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized6__xdcDup__11 |         54 |         53 |       0 |    1 |     69 |      1 |      1 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized6__xdcDup__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD5882 |         54 |         53 |       0 |    1 |     69 |      1 |      1 |            0 |
|               U6                                                   |                                                                           sync_reset__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4338 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4339 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U1                                                     |                                                           fp32_axis_subtract__xdcDup__11 |        277 |        235 |       0 |   42 |    541 |      0 |      0 |            2 |
|               (U1)                                                 |                                                           fp32_axis_subtract__xdcDup__11 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                             ip_fp32_axis_subtract_HD8865 |        273 |        231 |       0 |   42 |    541 |      0 |      0 |            2 |
|                 U0                                                 |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_HD8866 |        273 |        231 |       0 |   42 |    541 |      0 |      0 |            2 |
|             U10                                                    |                                                               fp32_axis_mult__xdcDup__28 |        183 |        139 |       0 |   44 |    412 |      0 |      0 |            2 |
|               (U10)                                                |                                                               fp32_axis_mult__xdcDup__28 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1692 |        177 |        133 |       0 |   44 |    412 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1693 |        177 |        133 |       0 |   44 |    412 |      0 |      0 |            2 |
|             U11                                                    |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__19 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U11)                                                |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10804 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10805 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U12                                                    |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__20 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U12)                                                |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__20 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10826 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10827 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U13                                                    |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__21 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U13)                                                |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__21 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10848 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10849 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U14                                                    |                                                             param_fifo_block__xdcDup__19 |         71 |         70 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (U14)                                                |                                                             param_fifo_block__xdcDup__19 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__57 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__57 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__28 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__28 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5133 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4398 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4399 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U15                                                    |                                                                        axis_lut_X_to_ADD |       3123 |       2787 |       0 |  336 |   5625 |     18 |      0 |           10 |
|               (U15)                                                |                                                                        axis_lut_X_to_ADD |          0 |          0 |       0 |    0 |     24 |      0 |      0 |            0 |
|               PARAM_LUT                                            |                                                                param_lut_fifo__xdcDup__3 |        366 |        359 |       0 |    7 |    616 |      8 |      0 |            0 |
|                 (PARAM_LUT)                                        |                                                                param_lut_fifo__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                      fwft_sfifo_w192_d16 |         27 |         27 |       0 |    0 |     33 |      3 |      0 |            0 |
|                 U10                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__17 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U11                                                |                                                                     native_to_axis32__50 |          2 |          2 |       0 |    0 |     20 |      0 |      0 |            0 |
|                 U12                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__18 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U13                                                |                                                                     native_to_axis32__51 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 U14                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__19 |         45 |         44 |       0 |    1 |     61 |      0 |      0 |            0 |
|                 U15                                                |                                                                     native_to_axis32__52 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 U16                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__20 |         45 |         44 |       0 |    1 |     61 |      0 |      0 |            0 |
|                 U17                                                |                                                                     native_to_axis32__53 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 U18                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__21 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U19                                                |                                                                           sync_reset__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U2                                                 |                                                                     native_to_axis32__54 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 U4                                                 |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__22 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U7                                                 |                                                                     native_to_axis32__55 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 U8                                                 |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__23 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U9                                                 |                                                                     native_to_axis32__56 |          2 |          2 |       0 |    0 |     20 |      0 |      0 |            0 |
|               U1                                                   |                                                           fp32_axis_subtract__xdcDup__12 |        277 |        236 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 (U1)                                               |                                                           fp32_axis_subtract__xdcDup__12 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                             ip_fp32_axis_subtract_HD8751 |        273 |        232 |       0 |   41 |    560 |      0 |      0 |            2 |
|               U10                                                  |                                                                         fi32_axis_min__2 |         27 |         27 |       0 |    0 |     20 |      0 |      0 |            0 |
|                 (U10)                                              |                                                                         fi32_axis_min__2 |         25 |         25 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 U0                                                 |                                                                           sync_reset__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                        axis_sync_flow__8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U11                                                  |                                                               axis32_fanout2__xdcDup__17 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis32_fanout2_HD15782 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U12                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__22 |         31 |         30 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD299 |         31 |         30 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U13                                                  |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__24 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 sgen_d256.t_axi4_stream32_sfifo_d256_inst          |                                                       t_axi4_stream32_sfifo_d256_HD10782 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U14                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__23 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD321 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U17                                                  |                                                                         fi32_axis_max__2 |         40 |         40 |       0 |    0 |     56 |      0 |      0 |            0 |
|                 (U17)                                              |                                                                         fi32_axis_max__2 |         38 |         38 |       0 |    0 |     54 |      0 |      0 |            0 |
|                 U0                                                 |                                                                           sync_reset__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                        axis_sync_flow__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U2                                                   |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__24 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD343 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U20                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__25 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD365 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U3                                                   |                                               axis_fp32tofi32__parameterized2__xdcDup__3 |       1359 |       1236 |       0 |  123 |   2340 |      5 |      0 |            2 |
|                 floor_case_gen.U2                                  |                                                          axis_fp32tofi32floor__xdcDup__3 |       1359 |       1236 |       0 |  123 |   2340 |      5 |      0 |            2 |
|               U4                                                   |                                                                        axis_sync_flow__9 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U5                                                   |                                                               axis32_fanout2__xdcDup__20 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis32_fanout2_HD15785 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U6                                                   |                                                                fp32_axis_add__xdcDup__10 |        278 |        236 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 (U6)                                               |                                                                fp32_axis_add__xdcDup__10 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_add_HD11899 |        274 |        232 |       0 |   42 |    560 |      0 |      0 |            2 |
|               U7                                                   |                                                               fp32_axis_mult__xdcDup__29 |        186 |        141 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 (U7)                                               |                                                               fp32_axis_mult__xdcDup__29 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_mult_HD1534 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|               U8                                                   |                                                               fp32_axis_mult__xdcDup__30 |        186 |        141 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 (U8)                                               |                                                               fp32_axis_mult__xdcDup__30 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_mult_HD1613 |        178 |        133 |       0 |   45 |    414 |      0 |      0 |            2 |
|               U9                                                   |                                              axis_fi32tofp32__parameterized10__xdcDup__6 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis_fi32tofp32_HD6624 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|             U16                                                    |                                                               axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                   |                                                                        ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                               |                                                  ip_axis32_fanout2_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                    |                                              axis_fi32tofp32__parameterized1__xdcDup__10 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6364 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6365 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U18                                                    |                                              axis_fi32tofp32__parameterized1__xdcDup__11 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6429 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6430 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U2                                                     |                                                                fp32_axis_add__xdcDup__11 |        279 |        239 |       0 |   40 |    556 |      0 |      0 |            2 |
|               (U2)                                                 |                                                                fp32_axis_add__xdcDup__11 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD12013 |        273 |        233 |       0 |   40 |    556 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD12014 |        273 |        233 |       0 |   40 |    556 |      0 |      0 |            2 |
|             U22                                                    |                                                                   pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|               (U22)                                                |                                                                   pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     84 |      0 |      0 |            0 |
|               U0                                                   |                                                                           sync_reset__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U23                                                    |                                                               fp32_axis_mult__xdcDup__31 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1771 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1772 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U26                                                    |                                                               fp32_axis_mult__xdcDup__32 |        182 |        137 |       0 |   45 |    412 |      0 |      0 |            2 |
|               (U26)                                                |                                                               fp32_axis_mult__xdcDup__32 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1850 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1851 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|             U27                                                    |                                                               fp32_axis_mult__xdcDup__33 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD1929 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD1930 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|             U3                                                     |                                                              fp32_axis_divide__xdcDup__6 |        897 |        796 |       0 |  101 |   1621 |      0 |      0 |            0 |
|               (U3)                                                 |                                                              fp32_axis_divide__xdcDup__6 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                              ip_fp32_axis_divide_HD13507 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|                 U0                                                 |                                        ip_fp32_axis_divide_floating_point_v7_1_7_HD13508 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|             U4                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__22 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U4)                                                 |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__22 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10870 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10871 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U5                                                     |                                                               axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               (U5)                                                 |                                                               axis32_fanout2__xdcDup__22 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis32_fanout2_HD15779 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                               |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15780 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                     |                                                           fp32_axis_subtract__xdcDup__14 |        280 |        239 |       0 |   41 |    560 |      0 |      0 |            2 |
|               (U6)                                                 |                                                           fp32_axis_subtract__xdcDup__14 |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                             ip_fp32_axis_subtract_HD8979 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 U0                                                 |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_HD8980 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|             U7                                                     |                                                                fp32_axis_add__xdcDup__12 |        282 |        241 |       0 |   41 |    560 |      0 |      0 |            2 |
|               (U7)                                                 |                                                                fp32_axis_add__xdcDup__12 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD12127 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD12128 |        274 |        233 |       0 |   41 |    560 |      0 |      0 |            2 |
|             U8                                                     |                                                               fp32_axis_mult__xdcDup__34 |        184 |        139 |       0 |   45 |    414 |      0 |      0 |            2 |
|               (U8)                                                 |                                                               fp32_axis_mult__xdcDup__34 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2008 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2009 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|             U9                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__23 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (U9)                                                 |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__23 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10892 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10893 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             Xi_fifo                                                |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__24 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               (Xi_fifo)                                            |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__24 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD10914 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD10915 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|             data_fifo                                              |                                                    t_axi4_stream32_fifo__parameterized13 |         61 |         60 |       0 |    1 |     73 |      3 |      0 |            0 |
|               sgen_d2048.t_axi4_stream32_sfifo_d2048_inst          |                                                              t_axi4_stream32_sfifo_d2048 |         61 |         60 |       0 |    1 |     73 |      3 |      0 |            0 |
|                 U0                                                 |                                       t_axi4_stream32_sfifo_d2048_fifo_generator_v13_2_3 |         61 |         60 |       0 |    1 |     73 |      3 |      0 |            0 |
|             offset_fixtofp32                                       |                                               axis_fi32tofp32__parameterized8__xdcDup__5 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6559 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6560 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|             pow2_offset_exp                                        |                                                             param_fifo_block__xdcDup__20 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (pow2_offset_exp)                                    |                                                             param_fifo_block__xdcDup__20 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__49 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__49 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__114 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__30 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__30 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5155 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4418 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4419 |         28 |         28 |       0 |    0 |     33 |      0 |      1 |            0 |
|             range_fixtofp32                                        |                                                          axis_fi32tofp32__parameterized8 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6494 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6495 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U30                                                      |                                                        axis_fi32tou16__parameterized1__2 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|             (U30)                                                  |                                                        axis_fi32tou16__parameterized1__2 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U31                                                      |                                                                        pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U31)                                                  |                                                                        pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U32                                                      |                                                                           gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U34                                                      |                                                               fp32_axis_mult__xdcDup__35 |        165 |        130 |       0 |   35 |    378 |      0 |      0 |            2 |
|             U1                                                     |                                                                 ip_fp32_axis_mult_HD2482 |        165 |        130 |       0 |   35 |    378 |      0 |      0 |            2 |
|               U0                                                   |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2483 |        165 |        130 |       0 |   35 |    378 |      0 |      0 |            2 |
|                 i_synth                                            |                                       ip_fp32_axis_mult_floating_point_v7_1_7_viv_HD2484 |        165 |        130 |       0 |   35 |    378 |      0 |      0 |            2 |
|           U35                                                      |                                                                     native_to_axis32__76 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|             (U35)                                                  |                                                                     native_to_axis32__76 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U39                                                      |                                                                 pixel_saturation_flag__2 |         12 |         12 |       0 |    0 |     23 |      0 |      0 |            0 |
|             (U39)                                                  |                                                                 pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                        axis_sync_flow__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U4                                                       |                                                                                      RQC |       5532 |       4835 |       0 |  697 |  10222 |     25 |      3 |           20 |
|             (U4)                                                   |                                                                                      RQC |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                             param_fifo_block__xdcDup__21 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (U1)                                                 |                                                             param_fifo_block__xdcDup__21 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__48 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__48 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__31 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__31 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5199 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4458 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4459 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U10                                                    |                                                         param_fifo_block__parameterized1 |         87 |         86 |       0 |    1 |    139 |      1 |      1 |            0 |
|               (U10)                                                |                                                         param_fifo_block__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__47 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__47 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                                     t_axi4_stream32_fifo__parameterized6 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|                 (U4)                                               |                                                     t_axi4_stream32_fifo__parameterized6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d1024.t_axi4_stream32_sfifo_d1024_inst        |                                                       t_axi4_stream32_sfifo_d1024_HD5910 |         55 |         54 |       0 |    1 |     69 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4438 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4439 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U11                                                    |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__32 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               (U11)                                                |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                         t_axi4_stream32_sfifo_d64_HD5243 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U0                                                 |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5244 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             U13                                                    |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__33 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               (U13)                                                |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__33 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                         t_axi4_stream32_sfifo_d64_HD5265 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U0                                                 |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5266 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             U14                                                    |                                                             param_fifo_block__xdcDup__22 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (U14)                                                |                                                             param_fifo_block__xdcDup__22 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__46 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__46 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__34 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__34 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5221 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4478 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4479 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U15                                                    |                                                        axis_lut_X_to_ADD__parameterized1 |       3124 |       2789 |       0 |  335 |   5630 |     18 |      0 |           10 |
|               (U15)                                                |                                                        axis_lut_X_to_ADD__parameterized1 |          0 |          0 |       0 |    0 |     25 |      0 |      0 |            0 |
|               PARAM_LUT                                            |                                                                           param_lut_fifo |        368 |        361 |       0 |    7 |    616 |      8 |      0 |            0 |
|                 (PARAM_LUT)                                        |                                                                           param_lut_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                              fwft_sfifo_w192_d16_HD15869 |         27 |         27 |       0 |    0 |     33 |      3 |      0 |            0 |
|                 U10                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__25 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U11                                                |                                                                     native_to_axis32__39 |          2 |          2 |       0 |    0 |     20 |      0 |      0 |            0 |
|                 U12                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__26 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U13                                                |                                                                     native_to_axis32__40 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 U14                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__27 |         46 |         45 |       0 |    1 |     61 |      0 |      0 |            0 |
|                 U15                                                |                                                                     native_to_axis32__41 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 U16                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__28 |         46 |         45 |       0 |    1 |     61 |      0 |      0 |            0 |
|                 U17                                                |                                                                     native_to_axis32__42 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 U18                                                |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__29 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U19                                                |                                                                           sync_reset__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U2                                                 |                                                                     native_to_axis32__43 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 U4                                                 |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__30 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U7                                                 |                                                                     native_to_axis32__44 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 U8                                                 |                                        t_axi4_stream32_fifo__parameterized10__xdcDup__31 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U9                                                 |                                                                     native_to_axis32__45 |          2 |          2 |       0 |    0 |     20 |      0 |      0 |            0 |
|               U1                                                   |                                                           fp32_axis_subtract__xdcDup__15 |        277 |        236 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 (U1)                                               |                                                           fp32_axis_subtract__xdcDup__15 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                             ip_fp32_axis_subtract_HD9207 |        273 |        232 |       0 |   41 |    560 |      0 |      0 |            2 |
|               U10                                                  |                                                         fi32_axis_min__parameterized1__2 |         31 |         31 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 (U10)                                              |                                                         fi32_axis_min__parameterized1__2 |         29 |         29 |       0 |    0 |     22 |      0 |      0 |            0 |
|                 U0                                                 |                                                                           sync_reset__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                        axis_sync_flow__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U11                                                  |                                                               axis32_fanout2__xdcDup__23 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis32_fanout2_HD15800 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U12                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__30 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD475 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U13                                                  |                                                    t_axi4_stream32_fifo__parameterized10 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 sgen_d256.t_axi4_stream32_sfifo_d256_inst          |                                                       t_axi4_stream32_sfifo_d256_HD11090 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U14                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__31 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD497 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U17                                                  |                                                         fi32_axis_max__parameterized1__2 |         40 |         40 |       0 |    0 |     56 |      0 |      0 |            0 |
|                 (U17)                                              |                                                         fi32_axis_max__parameterized1__2 |         38 |         38 |       0 |    0 |     54 |      0 |      0 |            0 |
|                 U0                                                 |                                                                           sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                        axis_sync_flow__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U2                                                   |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__32 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD519 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U20                                                  |                                         t_axi4_stream32_fifo__parameterized2__xdcDup__33 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 sgen_d16.t_axi4_stream32_sfifo_d16_inst            |                                                          t_axi4_stream32_sfifo_d16_HD541 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|               U3                                                   |                                                          axis_fp32tofi32__parameterized2 |       1363 |       1238 |       0 |  125 |   2340 |      5 |      0 |            2 |
|                 floor_case_gen.U2                                  |                                                                     axis_fp32tofi32floor |       1363 |       1238 |       0 |  125 |   2340 |      5 |      0 |            2 |
|               U4                                                   |                                                                        axis_sync_flow__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U5                                                   |                                                               axis32_fanout2__xdcDup__26 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis32_fanout2_HD15803 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U6                                                   |                                                                fp32_axis_add__xdcDup__13 |        277 |        236 |       0 |   41 |    560 |      0 |      0 |            2 |
|                 (U6)                                               |                                                                fp32_axis_add__xdcDup__13 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_add_HD12241 |        273 |        232 |       0 |   41 |    560 |      0 |      0 |            2 |
|               U7                                                   |                                                               fp32_axis_mult__xdcDup__36 |        181 |        137 |       0 |   44 |    414 |      0 |      0 |            2 |
|                 (U7)                                               |                                                               fp32_axis_mult__xdcDup__36 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_mult_HD2087 |        177 |        133 |       0 |   44 |    414 |      0 |      0 |            2 |
|               U8                                                   |                                                               fp32_axis_mult__xdcDup__37 |        182 |        138 |       0 |   44 |    414 |      0 |      0 |            2 |
|                 (U8)                                               |                                                               fp32_axis_mult__xdcDup__37 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 U1                                                 |                                                                 ip_fp32_axis_mult_HD2166 |        177 |        133 |       0 |   44 |    414 |      0 |      0 |            2 |
|               U9                                                   |                                                         axis_fi32tofp32__parameterized10 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|                 U1                                                 |                                                                ip_axis_fi32tofp32_HD6949 |        218 |        190 |       0 |   28 |    376 |      0 |      0 |            0 |
|             U16                                                    |                                                               axis32_fanout2__xdcDup__27 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis32_fanout2_HD15794 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                               |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15795 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U17                                                    |                                              axis_fi32tofp32__parameterized1__xdcDup__13 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6884 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6885 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U18                                                    |                                                          axis_fi32tofp32__parameterized1 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis_fi32tofp32_HD6819 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|                 U0                                                 |                                          ip_axis_fi32tofp32_floating_point_v7_1_7_HD6820 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|             U2                                                     |                                                                         fp32_axis_sqroot |        533 |        451 |       0 |   82 |    959 |      0 |      0 |            0 |
|               U1                                                   |                                                                      ip_fp32_axis_sqroot |        533 |        451 |       0 |   82 |    959 |      0 |      0 |            0 |
|                 U0                                                 |                                                ip_fp32_axis_sqroot_floating_point_v7_1_7 |        533 |        451 |       0 |   82 |    959 |      0 |      0 |            0 |
|             U3                                                     |                                                               fp32_axis_mult__xdcDup__38 |        186 |        141 |       0 |   45 |    412 |      0 |      0 |            2 |
|               (U3)                                                 |                                                               fp32_axis_mult__xdcDup__38 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2324 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2325 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|             U4                                                     |                                         t_axi4_stream32_fifo__parameterized8__xdcDup__25 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               sgen_d256.t_axi4_stream32_sfifo_d256_inst            |                                                       t_axi4_stream32_sfifo_d256_HD11112 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 U0                                                 |                                t_axi4_stream32_sfifo_d256_fifo_generator_v13_2_3_HD11113 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|             U5                                                     |                                                               axis32_fanout2__xdcDup__28 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               (U5)                                                 |                                                               axis32_fanout2__xdcDup__28 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                ip_axis32_fanout2_HD15797 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 inst                                               |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15798 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U6                                                     |                                                           fp32_axis_subtract__xdcDup__17 |        279 |        237 |       0 |   42 |    560 |      0 |      0 |            2 |
|               (U6)                                                 |                                                           fp32_axis_subtract__xdcDup__17 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                             ip_fp32_axis_subtract_HD9321 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 U0                                                 |                                       ip_fp32_axis_subtract_floating_point_v7_1_7_HD9322 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|             U7                                                     |                                                               fp32_axis_mult__xdcDup__39 |        183 |        138 |       0 |   45 |    414 |      0 |      0 |            2 |
|               (U7)                                                 |                                                               fp32_axis_mult__xdcDup__39 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2403 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2404 |        179 |        134 |       0 |   45 |    414 |      0 |      0 |            2 |
|             U8                                                     |                                                                            fp32_axis_add |        279 |        237 |       0 |   42 |    560 |      0 |      0 |            2 |
|               (U8)                                                 |                                                                            fp32_axis_add |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_add_HD12355 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_add_floating_point_v7_1_7_HD12356 |        275 |        233 |       0 |   42 |    560 |      0 |      0 |            2 |
|             U9                                                     |                                                                           fp32_axis_mult |        183 |        138 |       0 |   45 |    412 |      0 |      0 |            2 |
|               (U9)                                                 |                                                                           fp32_axis_mult |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                 ip_fp32_axis_mult_HD2245 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|                 U0                                                 |                                           ip_fp32_axis_mult_floating_point_v7_1_7_HD2246 |        178 |        133 |       0 |   45 |    412 |      0 |      0 |            2 |
|             Xi_fifo                                                |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__36 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               (Xi_fifo)                                            |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__36 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d64.t_axi4_stream32_sfifo_d64_inst              |                                                         t_axi4_stream32_sfifo_d64_HD5287 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 U0                                                 |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5288 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U40                                                      |                                                                 pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|             (U40)                                                  |                                                                 pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|             U0                                                     |                                                                           sync_reset__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U45                                                      |                                                                          axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|             round_case_gen.U2                                      |                                                                     axis_fp32tofi32round |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|               U1                                                   |                                                               ip_axis_fp32tofi32_HD15110 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|                 U0                                                 |                                         ip_axis_fp32tofi32_floating_point_v7_1_7_HD15111 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U46                                                      |                                                                             param16_fifo |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|             blk_param_fifo0                                        |                                                             param_fifo_block__xdcDup__23 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (blk_param_fifo0)                                    |                                                             param_fifo_block__xdcDup__23 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__38 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__38 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__37 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__37 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                         t_axi4_stream32_sfifo_d64_HD5309 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4498 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4499 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           U49                                                      |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__38 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                         t_axi4_stream32_sfifo_d64_HD5353 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|               U0                                                   |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5354 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|                 inst_fifo_gen                                      |                            t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD5355 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|           U5                                                       |                                                                                      CFF |       1338 |       1204 |       0 |  134 |   2434 |      3 |      2 |            2 |
|             (U5)                                                   |                                                                                      CFF |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                         param_fifo_block__parameterized4 |         79 |         78 |       0 |    1 |    132 |      1 |      1 |            0 |
|               (U1)                                                 |                                                         param_fifo_block__parameterized4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__37 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__37 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                                     t_axi4_stream32_fifo__parameterized8 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|                 (U4)                                               |                                                     t_axi4_stream32_fifo__parameterized8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d256.t_axi4_stream32_sfifo_d256_inst          |                                                               t_axi4_stream32_sfifo_d256 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                fwft_sfifo_w32_d16_HD4178 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                         fwft_sfifo_w32_d16_fifo_generator_v13_2_3_HD4179 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U14                                                    |                                                                         param_fifo_block |         69 |         68 |       0 |    1 |    124 |      1 |      1 |            0 |
|               (U14)                                                |                                                                         param_fifo_block |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                     native_to_axis32__36 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|                 (U1)                                               |                                                                     native_to_axis32__36 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|                 U1                                                 |                                                                          sync_reset__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U4                                                   |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__39 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 (U4)                                               |                                         t_axi4_stream32_fifo__parameterized4__xdcDup__39 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|                 sgen_d64.t_axi4_stream32_sfifo_d64_inst            |                                                                t_axi4_stream32_sfifo_d64 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U6                                                   |                                                                           sync_reset__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               param_fifo                                           |                                                                       fwft_sfifo_w32_d16 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 U0                                                 |                                                fwft_sfifo_w32_d16_fifo_generator_v13_2_3 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             U4                                                     |                                                     t_axi4_stream32_fifo__parameterized2 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|               (U4)                                                 |                                                     t_axi4_stream32_fifo__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               sgen_d16.t_axi4_stream32_sfifo_d16_inst              |                                                          t_axi4_stream32_sfifo_d16_HD189 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|                 U0                                                 |                                   t_axi4_stream32_sfifo_d16_fifo_generator_v13_2_3_HD190 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|             U6                                                     |                                                                       fp32_axis_subtract |        277 |        235 |       0 |   42 |    536 |      0 |      0 |            2 |
|               (U6)                                                 |                                                                       fp32_axis_subtract |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                    ip_fp32_axis_subtract |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|                 U0                                                 |                                              ip_fp32_axis_subtract_floating_point_v7_1_7 |        273 |        231 |       0 |   42 |    536 |      0 |      0 |            2 |
|             U9                                                     |                                                              fp32_axis_divide__xdcDup__7 |        879 |        790 |       0 |   89 |   1597 |      0 |      0 |            0 |
|               (U9)                                                 |                                                              fp32_axis_divide__xdcDup__7 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|               U1                                                   |                                                                      ip_fp32_axis_divide |        875 |        786 |       0 |   89 |   1597 |      0 |      0 |            0 |
|                 U0                                                 |                                                ip_fp32_axis_divide_floating_point_v7_1_7 |        875 |        786 |       0 |   89 |   1597 |      0 |      0 |            0 |
|           U55                                                      |                                                                           gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                       |                                                               axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U7)                                                   |                                                               axis32_fanout2__xdcDup__29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis32_fanout2_HD15818 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                                 |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15819 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                   |                                  ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD15820 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                       |                                                                           axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             (U8)                                                   |                                                                           axis32_fanout2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                                ip_axis32_fanout2_HD15812 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               inst                                                 |                                          ip_axis32_fanout2_top_ip_axis32_fanout2_HD15813 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 broadcaster_core                                   |                                  ip_axis32_fanout2_axis_broadcaster_v1_1_17_core_HD15814 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                       |                                                                         fp32_axis_divide |        897 |        796 |       0 |  101 |   1621 |      0 |      0 |            0 |
|             (U9)                                                   |                                                                         fp32_axis_divide |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                              ip_fp32_axis_divide_HD13740 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|               U0                                                   |                                        ip_fp32_axis_divide_floating_point_v7_1_7_HD13741 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|                 i_synth                                            |                                    ip_fp32_axis_divide_floating_point_v7_1_7_viv_HD13742 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|           data_fifo                                                |                                                     t_axi4_stream32_fifo__parameterized4 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|             sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                                                         t_axi4_stream32_sfifo_d64_HD5331 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|               U0                                                   |                                  t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_HD5332 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|                 inst_fifo_gen                                      |                            t_axi4_stream32_sfifo_d64_fifo_generator_v13_2_3_synth_HD5333 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|         gen_cal_2ch.U16                                            |                                                                     axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                  ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                   |                                      ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                     |                                    ip_axis128_split_axis64_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_2ch.U20                                            |                                                  t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         85 |         82 |       0 |    3 |    209 |      1 |      0 |            0 |
|           (gen_cal_2ch.U20)                                        |                                                  t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                                       fwft_afifo_wr34_rd68_d1024_HD16284 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|             U0                                                     |                                fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_HD16285 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                          fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_synth_HD16286 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|                 gconvfifo.rf                                       |                                    fwft_afifo_wr34_rd68_d1024_fifo_generator_top_HD16287 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|         gen_cal_2ch.U23                                            |                                                         axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                         ip_axis16_combine_axis32_HD16316 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|             inst                                                   |                               ip_axis16_combine_axis32_axis_combiner_v1_1_16_top_HD16317 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         gen_cal_2ch.U4                                             |                                                             t_axi4_stream_wr32_rd64_fifo |         84 |         81 |       0 |    3 |    209 |      1 |      0 |            0 |
|           (gen_cal_2ch.U4)                                         |                                                             t_axi4_stream_wr32_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                                               fwft_afifo_wr34_rd68_d1024 |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|             U0                                                     |                                        fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                                  fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|                 gconvfifo.rf                                       |                                            fwft_afifo_wr34_rd68_d1024_fifo_generator_top |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|         gen_cal_2ch.U5                                             |                                                                      axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                   ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                   |                                        ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                     |                                     ip_axis32_split_axis16_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_2ch.U6                                             |                                                                    axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                                 ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|             inst                                                   |                                       ip_axis16_combine_axis32_axis_combiner_v1_1_16_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         gen_cal_2ch.U9                                             |                                                             t_axi4_stream_wr64_rd32_fifo |         49 |         46 |       0 |    3 |    123 |      1 |      0 |            0 |
|           (gen_cal_2ch.U9)                                         |                                                             t_axi4_stream_wr64_rd32_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_wr64_rd32_d16.fwft_afifo_wr68_rd34_d16_inst         |                                                                 fwft_afifo_wr68_rd34_d16 |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|             U0                                                     |                                          fwft_afifo_wr68_rd34_d16_fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                                    fwft_afifo_wr68_rd34_d16_fifo_generator_v13_2_3_synth |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|                 gconvfifo.rf                                       |                                              fwft_afifo_wr68_rd34_d16_fifo_generator_top |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|       EHDRI                                                        |                                                                           EHDRI_toplevel |        162 |        162 |       0 |    0 |    265 |      0 |      1 |            0 |
|         (EHDRI)                                                    |                                                                           EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                          ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                       |                                                       ehdri_index_mem_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             inst_blk_mem_gen                                       |                                                 ehdri_index_mem_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen                 |                                                          ehdri_index_mem_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 valid.cstr                                         |                                                 ehdri_index_mem_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U2                                                         |                                                                      axil32_to_native__4 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                      axil32_to_native__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                                          sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                               ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|           (U3)                                                     |                                                                               ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                                                 ehdri_SM |         60 |         60 |       0 |    0 |     76 |      0 |      0 |            0 |
|           (U4)                                                     |                                                                                 ehdri_SM |         60 |         60 |       0 |    0 |     72 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                          double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       EXP_CTRL                                                     |                                                                       exposure_time_ctrl |        180 |        180 |       0 |    0 |    338 |      0 |      0 |            0 |
|         (EXP_CTRL)                                                 |                                                                       exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                         exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                         exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                                         exp_time_manager |        122 |        122 |       0 |    0 |    104 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                         exp_time_manager |        122 |        122 |       0 |    0 |    100 |      0 |      0 |            0 |
|           U1A                                                      |                                                                          sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                                          double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FAN                                                          |                                                                                PWM_GEN_1 |         25 |         25 |       0 |    0 |     49 |      0 |      0 |            0 |
|         pwm0                                                       |                                                                                   gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|         pwm_ctrl_inst                                              |                                                                                 PWM_CTRL |          9 |          9 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (pwm_ctrl_inst)                                          |                                                                                 PWM_CTRL |          9 |          9 |       0 |    0 |     22 |      0 |      0 |            0 |
|           sync_resetn_inst                                         |                                                                          sync_resetn__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FLAGGING                                                     |                                                                             flagging_top |        244 |        244 |       0 |    0 |    258 |      0 |      0 |            0 |
|         (FLAGGING)                                                 |                                                                             flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                     flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                     flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|           U2                                                       |                                                                          sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                              flagging_SM |        189 |        189 |       0 |    0 |    126 |      0 |      0 |            0 |
|           (U3)                                                     |                                                                              flagging_SM |        188 |        188 |       0 |    0 |    120 |      0 |      0 |            0 |
|           E1                                                       |                                                                          gh_edge_det__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                       |                                                                          double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                                          double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FLASH                                                        |                                                                               Flash_intf |        405 |        405 |       0 |    0 |    398 |      8 |      0 |            0 |
|         U1                                                         |                                                                               flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U2                                                         |                                                                    axi_bram_ctrl_wrapper |        173 |        173 |       0 |    0 |    181 |      0 |      0 |            0 |
|           inst_ip_axi_bram_ctrl                                    |                                                                         ip_axi_bram_ctrl |        173 |        173 |       0 |    0 |    181 |      0 |      0 |            0 |
|             U0                                                     |                                                           ip_axi_bram_ctrl_axi_bram_ctrl |        173 |        173 |       0 |    0 |    181 |      0 |      0 |            0 |
|               (U0)                                                 |                                                           ip_axi_bram_ctrl_axi_bram_ctrl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|               gext_inst.abcv4_0_ext_inst                           |                                                       ip_axi_bram_ctrl_axi_bram_ctrl_top |        173 |        173 |       0 |    0 |    181 |      0 |      0 |            0 |
|                 GEN_AXI4.I_FULL_AXI                                |                                                                ip_axi_bram_ctrl_full_axi |        173 |        173 |       0 |    0 |    181 |      0 |      0 |            0 |
|         U4                                                         |                                                            blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           (U4)                                                     |                                                            blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst_blk_mem_gen_w32_d8192                               |                                                                 ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|             U0                                                     |                                              ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_4_2 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|               inst_blk_mem_gen                                     |                                        ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_4_2_synth |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen               |                                                 ip_blk_mem_gen_w32_d8192_blk_mem_gen_top |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         U5                                                         |                                                                             flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                                         |                                                                            flash_process |        125 |        125 |       0 |    0 |    146 |      0 |      0 |            0 |
|       GATING                                                       |                                                                               gating_top |        244 |        244 |       0 |    0 |    258 |      0 |      0 |            0 |
|         (GATING)                                                   |                                                                               gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                                       gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                       gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|           U2                                                       |                                                                          sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                                                gating_SM |        189 |        189 |       0 |    0 |    126 |      0 |      0 |            0 |
|           (U4)                                                     |                                                                                gating_SM |        188 |        188 |       0 |    0 |    120 |      0 |      0 |            0 |
|           E1                                                       |                                                                          gh_edge_det__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                       |                                                                          double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                                          double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       HEADER                                                       |                                                                            hder_inserter |       1706 |       1687 |       0 |   19 |   4023 |     12 |     16 |            0 |
|         (HEADER)                                                   |                                                                            hder_inserter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                                      hder_insert_mb_intf |        112 |        112 |       0 |    0 |    292 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                      hder_insert_mb_intf |         76 |         76 |       0 |    0 |    218 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           Ue1                                                      |                                                                              err_sync__1 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                            gh_stretch__parameterized6__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           Ue2                                                      |                                                                              err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                            gh_stretch__parameterized6__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           Ue3                                                      |                                                                              err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                            gh_stretch__parameterized6__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           Ue4                                                      |                                                                              err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                            gh_stretch__parameterized6__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           Ue5                                                      |                                                                              err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                            gh_stretch__parameterized6__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           Ue6                                                      |                                                                              err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                            gh_stretch__parameterized6__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           Ue7                                                      |                                                                              err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                            gh_stretch__parameterized6__8 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           Ue8                                                      |                                                                              err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                            gh_stretch__parameterized6__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           Ue9                                                      |                                                                              err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|             U1                                                     |                                                           gh_stretch__parameterized6__10 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             U2                                                     |                                                                       gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U19                                                        |                                                                      axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    135 |      0 |      0 |            0 |
|           (U19)                                                    |                                                                      axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    133 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                               gh_stretch__parameterized4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2                                                         |                                                                    t_axi4_stream128_fifo |         85 |         83 |       0 |    2 |    183 |      5 |      1 |            0 |
|           (U2)                                                     |                                                                    t_axi4_stream128_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d1024.t_axi4_stream128_afifo_d1024_inst             |                                                             t_axi4_stream128_afifo_d1024 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|             U0                                                     |                                      t_axi4_stream128_afifo_d1024_fifo_generator_v13_2_3 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|               inst_fifo_gen                                        |                                t_axi4_stream128_afifo_d1024_fifo_generator_v13_2_3_synth |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|                 gaxis_fifo.gaxisf.axisf                            |                                          t_axi4_stream128_afifo_d1024_fifo_generator_top |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|         U20                                                        |                                                          t_axi4_lite32_w_fifo__xdcDup__1 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|           (U20)                                                    |                                                          t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                        t_axi4_lite32_w_afifo_d16_HD16324 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             U0                                                     |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16325 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               inst_fifo_gen                                        |                           t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD16326 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD16327 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD16353 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD16379 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|         U22                                                        |                                                          t_axi4_lite32_w_fifo__xdcDup__2 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|           (U22)                                                    |                                                          t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                        t_axi4_lite32_w_afifo_d16_HD16404 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             U0                                                     |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16405 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               inst_fifo_gen                                        |                           t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD16406 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD16407 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD16433 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD16459 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|         U24                                                        |                                                          t_axi4_lite32_w_fifo__xdcDup__3 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|           (U24)                                                    |                                                          t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                        t_axi4_lite32_w_afifo_d16_HD16484 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|             U0                                                     |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16485 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|               inst_fifo_gen                                        |                           t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD16486 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD16487 |         44 |         43 |       0 |    1 |    129 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD16513 |         42 |         42 |       0 |    0 |    132 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD16539 |         45 |         44 |       0 |    1 |    103 |      0 |      0 |            0 |
|         U26                                                        |                                                          t_axi4_lite32_w_fifo__xdcDup__4 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                        t_axi4_lite32_w_afifo_d16_HD16564 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|             U0                                                     |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16565 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|               inst_fifo_gen                                        |                           t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD16566 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD16567 |         44 |         43 |       0 |    1 |    129 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD16593 |         42 |         42 |       0 |    0 |    132 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD16619 |         45 |         44 |       0 |    1 |    103 |      0 |      0 |            0 |
|         U28                                                        |                                                    t_axi4_stream128_fifo__parameterized1 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|           agen_d512.t_axi4_stream128_afifo_d512_inst               |                                                              t_axi4_stream128_afifo_d512 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|             U0                                                     |                                       t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|               inst_fifo_gen                                        |                                 t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3_synth |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                            |                                           t_axi4_stream128_afifo_d512_fifo_generator_top |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|         U3                                                         |                                                          t_axi4_lite32_w_fifo__xdcDup__5 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|           (U3)                                                     |                                                          t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                        t_axi4_lite32_w_afifo_d16_HD16644 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             U0                                                     |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16645 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               inst_fifo_gen                                        |                           t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD16646 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD16647 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD16673 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD16699 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|         U4                                                         |                                                                    hder_insert_sequencer |        326 |        326 |       0 |    0 |    368 |      0 |      1 |            0 |
|           (U4)                                                     |                                                                    hder_insert_sequencer |        301 |        301 |       0 |    0 |    334 |      0 |      0 |            0 |
|           U1A                                                      |                                                                          sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                                          double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                                          double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                 fwft_sfifo_w8_d16_HD1001 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|             U0                                                     |                                          fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD1002 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|               inst_fifo_gen                                        |                                    fwft_sfifo_w8_d16_fifo_generator_v13_2_3_synth_HD1003 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|                 gconvfifo.rf                                       |                                              fwft_sfifo_w8_d16_fifo_generator_top_HD1004 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U5                                                         |                                                                             hder_reorder |         82 |         82 |       0 |    0 |    303 |      4 |      0 |            0 |
|           (U5)                                                     |                                                                             hder_reorder |         82 |         82 |       0 |    0 |    301 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                      dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|             U0                                                     |                                                   dp_ram_byte_w32_d64_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|               inst_blk_mem_gen                                     |                                             dp_ram_byte_w32_d64_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen               |                                                      dp_ram_byte_w32_d64_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|         U6                                                         |                                                          t_axi4_lite32_w_fifo__xdcDup__6 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|           (U6)                                                     |                                                          t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                        t_axi4_lite32_w_afifo_d16_HD16724 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             U0                                                     |                                 t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16725 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               inst_fifo_gen                                        |                           t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth_HD16726 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                     t_axi4_lite32_w_afifo_d16_fifo_generator_top_HD16727 |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0_HD16753 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                     t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1_HD16779 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|         U7                                                         |                                                                     t_axi4_lite32_w_fifo |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|           (U7)                                                     |                                                                     t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                                                t_axi4_lite32_w_afifo_d16 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|             U0                                                     |                                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|               inst_fifo_gen                                        |                                   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_synth |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach           |                                             t_axi4_lite32_w_afifo_d16_fifo_generator_top |         45 |         44 |       0 |    1 |    130 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch           |                             t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized0 |         43 |         43 |       0 |    0 |    133 |      0 |      1 |            0 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch           |                             t_axi4_lite32_w_afifo_d16_fifo_generator_top__parameterized1 |         46 |         45 |       0 |    1 |    104 |      0 |      0 |            0 |
|       ICU                                                          |                                                                             ICU_toplevel |        156 |        156 |       0 |    0 |    409 |      0 |      0 |            0 |
|         U1                                                         |                                                                                 ICU_Ctrl |         23 |         23 |       0 |    0 |    128 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                                 ICU_Ctrl |         22 |         22 |       0 |    0 |    126 |      0 |      0 |            0 |
|           U0A                                                      |                                                                          sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                                                   ICU_SM |        133 |        133 |       0 |    0 |    281 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                                   ICU_SM |        132 |        132 |       0 |    0 |    279 |      0 |      0 |            0 |
|           U0A                                                      |                                                                          sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       IRIG                                                         |                                                                             expb_irig_v2 |        483 |        482 |       0 |    1 |    664 |      0 |      0 |            0 |
|         (IRIG)                                                     |                                                                             expb_irig_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                               irig_signal_conditioner_v2 |         69 |         69 |       0 |    0 |    129 |      0 |      0 |            0 |
|           (U1)                                                     |                                                               irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                                            ad747x_driver |         18 |         18 |       0 |    0 |     52 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                            ad747x_driver |         18 |         18 |       0 |    0 |     50 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__313 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U14                                                      |                                                                    adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|             (U14)                                                  |                                                                    adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U15                                                      |                                                                        adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|             (U15)                                                  |                                                                        adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                         adc_sample_en_v2 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                         adc_sample_en_v2 |          9 |          9 |       0 |    0 |     12 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                  adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                  adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     19 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                       |                                                                    channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|             (U7)                                                   |                                                                    channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                                             irig_mb_intf |         75 |         74 |       0 |    1 |    152 |      0 |      0 |            0 |
|           (U10)                                                    |                                                                             irig_mb_intf |         74 |         73 |       0 |    1 |    140 |      0 |      0 |            0 |
|           E1                                                       |                                                                          gh_edge_det__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                       |                                                                          double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S2                                                       |                                                                          double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S3                                                       |                                                                          double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S4                                                       |                                                                          double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                                   irig_clock_detector_v2 |         37 |         37 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                   irig_clock_detector_v2 |         27 |         27 |       0 |    0 |     52 |      0 |      0 |            0 |
|           D1                                                       |                                                                              gh_debounce |         10 |         10 |       0 |    0 |     12 |      0 |      0 |            0 |
|           S1                                                       |                                                                          double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                   irig_alphab_decoder_v2 |        120 |        120 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                                       |                                                                    irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     21 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                    irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     19 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                       irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                       irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                  irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     30 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                  irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     28 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__303 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                                              irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|             (U5)                                                   |                                                              irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__302 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                                    irig_frame_decoder_v2 |        139 |        139 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U4)                                                     |                                                                    irig_frame_decoder_v2 |        139 |        139 |       0 |    0 |    148 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__301 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                                                       irig_controller_v2 |         18 |         18 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U5)                                                     |                                                                       irig_controller_v2 |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__300 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                          double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                                                 irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|           (U6)                                                     |                                                                 irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__299 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                        clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                       |                                                        clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|         U7                                                         |                                                                            irig_reset_v2 |         12 |         12 |       0 |    0 |     33 |      0 |      0 |            0 |
|           (U7)                                                     |                                                                            irig_reset_v2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                        clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|       MGT                                                          |                                                                              mgt_wrapper |       2936 |       2566 |       0 |  370 |   6383 |     11 |      0 |            0 |
|         (MGT)                                                      |                                                                              mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         MGTS                                                       |                                                                                mgt_block |       2621 |       2263 |       0 |  358 |   5644 |      4 |      0 |            0 |
|           (MGTS)                                                   |                                                                                mgt_block |         10 |         10 |       0 |    0 |      1 |      0 |      0 |            0 |
|           CTRL                                                     |                                                                                 MGT_CTRL |         92 |         92 |       0 |    0 |    297 |      0 |      0 |            0 |
|             (CTRL)                                                 |                                                                                 MGT_CTRL |         91 |         91 |       0 |    0 |    143 |      0 |      0 |            0 |
|             core_sync                                              |                                                    double_sync_vector__parameterized1__1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|             data_loopback_sync                                     |                                                                       double_sync_vector |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|             data_pwrdown_sync                                      |                                                                          double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             exp_loopback_sync                                      |                                                       double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|             exp_pwrdown_sync                                       |                                                                          double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             pll_sync                                               |                                                       double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|             sync_resetn_inst                                       |                                                                          sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             video_loopback_sync                                    |                                                       double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|             video_pwrdown_sync                                     |                                                                          double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           DATA                                                     |                                                                                 data_mgt |        629 |        573 |       0 |   56 |   1350 |      1 |      0 |            0 |
|             inst                                                   |                                                                   data_mgt_data_mgt_core |        629 |        573 |       0 |   56 |   1350 |      1 |      0 |            0 |
|               (inst)                                               |                                                                   data_mgt_data_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               aurora_lane_0_i                                      |                                                            data_mgt_data_mgt_AURORA_LANE |         51 |         50 |       0 |    1 |    121 |      0 |      0 |            0 |
|                 err_detect_i                                       |                                                             data_mgt_data_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 lane_init_sm_i                                     |                                                           data_mgt_data_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 sym_dec_i                                          |                                                                data_mgt_data_mgt_SYM_DEC |         24 |         24 |       0 |    0 |     31 |      0 |      0 |            0 |
|                 sym_gen_i                                          |                                                                data_mgt_data_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|               axi_to_ll_data_i                                     |                                                              data_mgt_data_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               core_reset_logic_i                                   |                                                            data_mgt_data_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|                 (core_reset_logic_i)                               |                                                            data_mgt_data_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 u_link_rst_sync                                    |                                                            data_mgt_data_mgt_rst_sync_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_pd_sync                                          |                                                            data_mgt_data_mgt_rst_sync_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_done_sync                                    |                                                            data_mgt_data_mgt_rst_sync_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               data_mgt_wrapper_i                                   |                                                                data_mgt_data_mgt_WRAPPER |        493 |        438 |       0 |   55 |   1035 |      1 |      0 |            0 |
|                 (data_mgt_wrapper_i)                               |                                                                data_mgt_data_mgt_WRAPPER |         52 |         32 |       0 |   20 |    118 |      0 |      0 |            0 |
|                 block_sync_sm_gtx0_i                               |                                                          data_mgt_data_mgt_BLOCK_SYNC_SM |         33 |         33 |       0 |    0 |     52 |      0 |      0 |            0 |
|                 cbcc_gtx0_i                                        |                                       data_mgt_data_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         78 |         55 |       0 |   23 |    275 |      1 |      0 |            0 |
|                 common_logic_cbcc_i                                |                                                      data_mgt_data_mgt_common_logic_cbcc |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 common_reset_cbcc_i                                |                                                      data_mgt_data_mgt_common_reset_cbcc |         12 |          7 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 data_mgt_multi_gt_i                                |                                                               data_mgt_data_mgt_MULTI_GT |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|                 descrambler_64b66b_gtx0_i                          |                                                     data_mgt_data_mgt_DESCRAMBLER_64B66B |         27 |         27 |       0 |    0 |     90 |      0 |      0 |            0 |
|                 rxresetfsm_i                                       |                                                         data_mgt_data_mgt_RX_STARTUP_FSM |        116 |        116 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 scrambler_64b66b_gtx0_i                            |                                                       data_mgt_data_mgt_SCRAMBLER_64B66B |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|                 txresetfsm_i                                       |                                                         data_mgt_data_mgt_TX_STARTUP_FSM |        115 |        115 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 u_cdc__check_polarity                              |                                                               data_mgt_data_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 u_cdc_gt_cplllock_i                                |                                               data_mgt_data_mgt_cdc_sync__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_hard_err_init                                |                                             data_mgt_data_mgt_cdc_sync__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_rx_elastic_buferr                            |                                               data_mgt_data_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 u_cdc_rxpolarity_                                  |                                               data_mgt_data_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_blocksyncall_initclk_sync               |                                               data_mgt_data_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_blocksyncprop_inrxclk_sync              |                                             data_mgt_data_mgt_rst_sync__parameterized0_2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fsm_resetdone                           |                                             data_mgt_data_mgt_rst_sync__parameterized0_3 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_gtx_reset_comb                          |                                             data_mgt_data_mgt_rst_sync__parameterized0_4 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_initclk                           |                                             data_mgt_data_mgt_rst_sync__parameterized0_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txusrclk_gtx_reset_comb                 |                                             data_mgt_data_mgt_rst_sync__parameterized0_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               global_logic_i                                       |                                                           data_mgt_data_mgt_GLOBAL_LOGIC |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 channel_bond_gen_i                                 |                                                       data_mgt_data_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 channel_err_detect_i                               |                                                     data_mgt_data_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 channel_init_sm_i                                  |                                                        data_mgt_data_mgt_CHANNEL_INIT_SM |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|               gt_reset_sync                                        |                                                               data_mgt_data_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               reset_pb_sync                                        |                                                             data_mgt_data_mgt_rst_sync_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               standard_cc_module_i                                 |                                                     data_mgt_data_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|               tx_ll_i                                              |                                                                  data_mgt_data_mgt_TX_LL |         40 |         40 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 tx_ll_control_sm_i                                 |                                                       data_mgt_data_mgt_TX_LL_CONTROL_SM |         37 |         37 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 tx_ll_datapath_i                                   |                                                         data_mgt_data_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |     66 |      0 |      0 |            0 |
|           DATA_CLOCK                                               |                                                                    data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                               data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           DATA_COMMON                                              |                                                               data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                          data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           DATA_RESET_LOGIC                                         |                                                             data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|             U1                                                     |                                                        data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|               (U1)                                                 |                                                        data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     11 |      0 |      0 |            0 |
|               u_rst_sync_gt                                        |                                                                 data_mgt_rst_sync_shared |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|           EXP                                                      |                                                                                  exp_mgt |       1260 |       1013 |       0 |  247 |   2630 |      2 |      0 |            0 |
|             inst                                                   |                                                                     exp_mgt_exp_mgt_core |       1260 |       1013 |       0 |  247 |   2630 |      2 |      0 |            0 |
|               (inst)                                               |                                                                     exp_mgt_exp_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               aurora_lane_0_i                                      |                                                              exp_mgt_exp_mgt_AURORA_LANE |         77 |         76 |       0 |    1 |    242 |      0 |      0 |            0 |
|                 err_detect_i                                       |                                                            exp_mgt_exp_mgt_ERR_DETECT_48 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 lane_init_sm_i                                     |                                                          exp_mgt_exp_mgt_LANE_INIT_SM_49 |         19 |         18 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 sym_dec_i                                          |                                                               exp_mgt_exp_mgt_SYM_DEC_50 |         47 |         47 |       0 |    0 |    152 |      0 |      0 |            0 |
|                 sym_gen_i                                          |                                                               exp_mgt_exp_mgt_SYM_GEN_51 |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|               aurora_lane_1_i                                      |                                                            exp_mgt_exp_mgt_AURORA_LANE_0 |         83 |         82 |       0 |    1 |    239 |      0 |      0 |            0 |
|                 err_detect_i                                       |                                                               exp_mgt_exp_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 lane_init_sm_i                                     |                                                             exp_mgt_exp_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 sym_dec_i                                          |                                                                  exp_mgt_exp_mgt_SYM_DEC |         56 |         56 |       0 |    0 |    149 |      0 |      0 |            0 |
|                 sym_gen_i                                          |                                                                  exp_mgt_exp_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|               axi_to_ll_data_i                                     |                                                                exp_mgt_exp_mgt_AXI_TO_LL |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               core_reset_logic_i                                   |                                                              exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|                 (core_reset_logic_i)                               |                                                              exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 u_link_rst_sync                                    |                                                              exp_mgt_exp_mgt_rst_sync_43 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_pd_sync                                          |                                                              exp_mgt_exp_mgt_rst_sync_44 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_done_sync                                    |                                                              exp_mgt_exp_mgt_rst_sync_45 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               exp_mgt_wrapper_i                                    |                                                                  exp_mgt_exp_mgt_WRAPPER |        743 |        638 |       0 |  105 |   1727 |      2 |      0 |            0 |
|                 (exp_mgt_wrapper_i)                                |                                                                  exp_mgt_exp_mgt_WRAPPER |         69 |         31 |       0 |   38 |    201 |      0 |      0 |            0 |
|                 block_sync_sm_gtx0_i                               |                                                            exp_mgt_exp_mgt_BLOCK_SYNC_SM |         30 |         30 |       0 |    0 |     52 |      0 |      0 |            0 |
|                 block_sync_sm_gtx0_lane1_i                         |                                                          exp_mgt_exp_mgt_BLOCK_SYNC_SM_2 |         30 |         30 |       0 |    0 |     50 |      0 |      0 |            0 |
|                 cbcc_gtx0_i                                        |                                         exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         98 |         74 |       0 |   24 |    289 |      1 |      0 |            0 |
|                 cbcc_gtx0_lane1_i                                  |                         exp_mgt_exp_mgt_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 |         99 |         75 |       0 |   24 |    301 |      1 |      0 |            0 |
|                 common_logic_cbcc_i                                |                                                        exp_mgt_exp_mgt_common_logic_cbcc |          6 |          6 |       0 |    0 |     10 |      0 |      0 |            0 |
|                 common_reset_cbcc_i                                |                                                        exp_mgt_exp_mgt_common_reset_cbcc |         14 |          9 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 descrambler_64b66b_gtx0_i                          |                                                       exp_mgt_exp_mgt_DESCRAMBLER_64B66B |         26 |         26 |       0 |    0 |     90 |      0 |      0 |            0 |
|                 descrambler_64b66b_gtx0_lane1_i                    |                                                     exp_mgt_exp_mgt_DESCRAMBLER_64B66B_3 |         26 |         26 |       0 |    0 |     90 |      0 |      0 |            0 |
|                 exp_mgt_multi_gt_i                                 |                                                                 exp_mgt_exp_mgt_MULTI_GT |         24 |         10 |       0 |   14 |     34 |      0 |      0 |            0 |
|                 rxresetfsm_i                                       |                                                           exp_mgt_exp_mgt_RX_STARTUP_FSM |        116 |        116 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 scrambler_64b66b_gtx0_i                            |                                                         exp_mgt_exp_mgt_SCRAMBLER_64B66B |         38 |         38 |       0 |    0 |    122 |      0 |      0 |            0 |
|                 scrambler_64b66b_gtx0_lane1_i                      |                                                       exp_mgt_exp_mgt_SCRAMBLER_64B66B_4 |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|                 txresetfsm_i                                       |                                                           exp_mgt_exp_mgt_TX_STARTUP_FSM |        115 |        115 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 u_cdc__check_polarity                              |                                                                 exp_mgt_exp_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 u_cdc__lane1_check_polarity                        |                                                               exp_mgt_exp_mgt_cdc_sync_5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 u_cdc_gt_cplllock_i                                |                                                 exp_mgt_exp_mgt_cdc_sync__parameterized1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_gt_cplllock_lane1_i                          |                                               exp_mgt_exp_mgt_cdc_sync__parameterized1_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_hard_err_init                                |                                               exp_mgt_exp_mgt_cdc_sync__parameterized1_7 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_rx_elastic_buferr                            |                                                 exp_mgt_exp_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 u_cdc_rxpolarity_                                  |                                                 exp_mgt_exp_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 u_cdc_rxpolarity__LANE1                            |                                               exp_mgt_exp_mgt_cdc_sync__parameterized2_8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_blocksyncall_initclk_sync               |                                                 exp_mgt_exp_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_blocksyncprop_inrxclk_sync              |                                               exp_mgt_exp_mgt_rst_sync__parameterized0_9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fsm_resetdone                           |                                              exp_mgt_exp_mgt_rst_sync__parameterized0_10 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_gtx_reset_comb                          |                                              exp_mgt_exp_mgt_rst_sync__parameterized0_11 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_initclk                           |                                              exp_mgt_exp_mgt_rst_sync__parameterized0_12 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txusrclk_gtx_reset_comb                 |                                              exp_mgt_exp_mgt_rst_sync__parameterized0_13 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               global_logic_i                                       |                                                             exp_mgt_exp_mgt_GLOBAL_LOGIC |         48 |         48 |       0 |    0 |     40 |      0 |      0 |            0 |
|                 channel_bond_gen_i                                 |                                                         exp_mgt_exp_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 channel_err_detect_i                               |                                                       exp_mgt_exp_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 channel_init_sm_i                                  |                                                          exp_mgt_exp_mgt_CHANNEL_INIT_SM |         42 |         42 |       0 |    0 |     33 |      0 |      0 |            0 |
|               gt_reset_sync                                        |                                                                 exp_mgt_exp_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               reset_pb_sync                                        |                                                               exp_mgt_exp_mgt_rst_sync_1 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               rx_ll_i                                              |                                                                    exp_mgt_exp_mgt_RX_LL |        220 |         80 |       0 |  140 |    138 |      0 |      0 |            0 |
|                 rx_ll_datapath_i                                   |                                                           exp_mgt_exp_mgt_RX_LL_DATAPATH |        220 |         80 |       0 |  140 |    138 |      0 |      0 |            0 |
|               standard_cc_module_i                                 |                                                       exp_mgt_exp_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|               tx_ll_i                                              |                                                                    exp_mgt_exp_mgt_TX_LL |         67 |         67 |       0 |    0 |    155 |      0 |      0 |            0 |
|                 tx_ll_control_sm_i                                 |                                                         exp_mgt_exp_mgt_TX_LL_CONTROL_SM |         64 |         64 |       0 |    0 |     24 |      0 |      0 |            0 |
|                 tx_ll_datapath_i                                   |                                                           exp_mgt_exp_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |    131 |      0 |      0 |            0 |
|           EXP_COMMON                                               |                                                                exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             U1                                                     |                                                           exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           gen_mgt_2ch.VIDEO                                        |                                                                                video_mgt |        627 |        573 |       0 |   54 |   1350 |      1 |      0 |            0 |
|             inst                                                   |                                                                 video_mgt_video_mgt_core |        627 |        573 |       0 |   54 |   1350 |      1 |      0 |            0 |
|               (inst)                                               |                                                                 video_mgt_video_mgt_core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|               aurora_lane_0_i                                      |                                                          video_mgt_video_mgt_AURORA_LANE |         51 |         50 |       0 |    1 |    121 |      0 |      0 |            0 |
|                 err_detect_i                                       |                                                           video_mgt_video_mgt_ERR_DETECT |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 lane_init_sm_i                                     |                                                         video_mgt_video_mgt_LANE_INIT_SM |         17 |         16 |       0 |    1 |     17 |      0 |      0 |            0 |
|                 sym_dec_i                                          |                                                              video_mgt_video_mgt_SYM_DEC |         24 |         24 |       0 |    0 |     31 |      0 |      0 |            0 |
|                 sym_gen_i                                          |                                                              video_mgt_video_mgt_SYM_GEN |          9 |          9 |       0 |    0 |     71 |      0 |      0 |            0 |
|               axi_to_ll_data_i                                     |                                                            video_mgt_video_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               core_reset_logic_i                                   |                                                          video_mgt_video_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|                 (core_reset_logic_i)                               |                                                          video_mgt_video_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 u_link_rst_sync                                    |                                                          video_mgt_video_mgt_rst_sync_31 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_pd_sync                                          |                                                          video_mgt_video_mgt_rst_sync_32 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_done_sync                                    |                                                          video_mgt_video_mgt_rst_sync_33 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               global_logic_i                                       |                                                         video_mgt_video_mgt_GLOBAL_LOGIC |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|                 channel_bond_gen_i                                 |                                                     video_mgt_video_mgt_CHANNEL_BOND_GEN |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 channel_err_detect_i                               |                                                   video_mgt_video_mgt_CHANNEL_ERR_DETECT |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|                 channel_init_sm_i                                  |                                                      video_mgt_video_mgt_CHANNEL_INIT_SM |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|               gt_reset_sync                                        |                                                             video_mgt_video_mgt_rst_sync |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               reset_pb_sync                                        |                                                           video_mgt_video_mgt_rst_sync_0 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|               standard_cc_module_i                                 |                                                   video_mgt_video_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |     61 |      0 |      0 |            0 |
|               tx_ll_i                                              |                                                                video_mgt_video_mgt_TX_LL |         40 |         40 |       0 |    0 |     84 |      0 |      0 |            0 |
|                 tx_ll_control_sm_i                                 |                                                     video_mgt_video_mgt_TX_LL_CONTROL_SM |         37 |         37 |       0 |    0 |     18 |      0 |      0 |            0 |
|                 tx_ll_datapath_i                                   |                                                       video_mgt_video_mgt_TX_LL_DATAPATH |          3 |          3 |       0 |    0 |     66 |      0 |      0 |            0 |
|               video_mgt_wrapper_i                                  |                                                              video_mgt_video_mgt_WRAPPER |        491 |        438 |       0 |   53 |   1035 |      1 |      0 |            0 |
|                 (video_mgt_wrapper_i)                              |                                                              video_mgt_video_mgt_WRAPPER |         50 |         32 |       0 |   18 |    118 |      0 |      0 |            0 |
|                 block_sync_sm_gtx0_i                               |                                                        video_mgt_video_mgt_BLOCK_SYNC_SM |         33 |         33 |       0 |    0 |     52 |      0 |      0 |            0 |
|                 cbcc_gtx0_i                                        |                                     video_mgt_video_mgt_CLOCK_CORRECTION_CHANNEL_BONDING |         78 |         55 |       0 |   23 |    275 |      1 |      0 |            0 |
|                 common_logic_cbcc_i                                |                                                    video_mgt_video_mgt_common_logic_cbcc |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 common_reset_cbcc_i                                |                                                    video_mgt_video_mgt_common_reset_cbcc |         12 |          7 |       0 |    5 |     57 |      0 |      0 |            0 |
|                 descrambler_64b66b_gtx0_i                          |                                                   video_mgt_video_mgt_DESCRAMBLER_64B66B |         27 |         27 |       0 |    0 |     90 |      0 |      0 |            0 |
|                 rxresetfsm_i                                       |                                                       video_mgt_video_mgt_RX_STARTUP_FSM |        116 |        116 |       0 |    0 |    133 |      0 |      0 |            0 |
|                 scrambler_64b66b_gtx0_i                            |                                                     video_mgt_video_mgt_SCRAMBLER_64B66B |         40 |         40 |       0 |    0 |    122 |      0 |      0 |            0 |
|                 txresetfsm_i                                       |                                                       video_mgt_video_mgt_TX_STARTUP_FSM |        115 |        115 |       0 |    0 |    115 |      0 |      0 |            0 |
|                 u_cdc__check_polarity                              |                                                             video_mgt_video_mgt_cdc_sync |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|                 u_cdc_gt_cplllock_i                                |                                             video_mgt_video_mgt_cdc_sync__parameterized1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_hard_err_init                                |                                           video_mgt_video_mgt_cdc_sync__parameterized1_1 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_cdc_rx_elastic_buferr                            |                                             video_mgt_video_mgt_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|                 u_cdc_rxpolarity_                                  |                                             video_mgt_video_mgt_cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|                 u_rst_sync_blocksyncall_initclk_sync               |                                             video_mgt_video_mgt_rst_sync__parameterized0 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_blocksyncprop_inrxclk_sync              |                                           video_mgt_video_mgt_rst_sync__parameterized0_2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_fsm_resetdone                           |                                           video_mgt_video_mgt_rst_sync__parameterized0_3 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_gtx_reset_comb                          |                                           video_mgt_video_mgt_rst_sync__parameterized0_4 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_reset_initclk                           |                                           video_mgt_video_mgt_rst_sync__parameterized0_5 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 u_rst_sync_txusrclk_gtx_reset_comb                 |                                           video_mgt_video_mgt_rst_sync__parameterized0_6 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|                 video_mgt_multi_gt_i                               |                                                             video_mgt_video_mgt_MULTI_GT |         10 |          3 |       0 |    7 |     17 |      0 |      0 |            0 |
|         U1                                                         |                                                                                 mgt_init |         17 |         17 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U3                                                         |                                                                        mgt_stream_merger |        247 |        238 |       0 |    9 |    615 |      4 |      0 |            0 |
|           (U3)                                                     |                                                                        mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           EXP_FIFO                                                 |                                                           t_axi4_stream_wr128_rd128_fifo |         82 |         79 |       0 |    3 |    205 |      2 |      0 |            0 |
|             (EXP_FIFO)                                             |                                                           t_axi4_stream_wr128_rd128_fifo |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             agen_wr128_rd128_d512.fwft_afifo_wr130_rd130_d512_inst |                                                              fwft_afifo_wr130_rd130_d512 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|               U0                                                   |                                       fwft_afifo_wr130_rd130_d512_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|                 inst_fifo_gen                                      |                                 fwft_afifo_wr130_rd130_d512_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|           dont_merge_streams.DATA_FIFO                             |                                  t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |         81 |         78 |       0 |    3 |    205 |      1 |      0 |            0 |
|             (dont_merge_streams.DATA_FIFO)                         |                                  t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                                        fwft_afifo_wr66_rd66_d512_HD16805 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|               U0                                                   |                                 fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD16806 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|                 inst_fifo_gen                                      |                           fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth_HD16807 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|           dont_merge_streams.VIDEO_FIFO                            |                                             t_axi4_stream_wr64_rd64_fifo__parameterized2 |         82 |         79 |       0 |    3 |    205 |      1 |      0 |            0 |
|             (dont_merge_streams.VIDEO_FIFO)                        |                                             t_axi4_stream_wr64_rd64_fifo__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|             agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                                                fwft_afifo_wr66_rd66_d512 |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|               U0                                                   |                                         fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_afifo_wr66_rd66_d512_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|         U4                                                         |                                                    t_axi4_stream128_fifo__parameterized3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|           agen_d16.t_axi4_stream128_afifo_d16_inst                 |                                                               t_axi4_stream128_afifo_d16 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|             U0                                                     |                                        t_axi4_stream128_afifo_d16_fifo_generator_v13_2_3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|               inst_fifo_gen                                        |                                  t_axi4_stream128_afifo_d16_fifo_generator_v13_2_3_synth |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|                 gaxis_fifo.gaxisf.axisf                            |                                            t_axi4_stream128_afifo_d16_fifo_generator_top |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|       SFW_INTF                                                     |                                                                                      SFW |        545 |        545 |       0 |    0 |    654 |      0 |      1 |            0 |
|         (SFW_INTF)                                                 |                                                                                      SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                           SFW_Processing |        273 |        273 |       0 |    0 |     59 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                           SFW_Processing |        272 |        272 |       0 |    0 |     55 |      0 |      0 |            0 |
|           doube_sync_gen                                           |                                                                          double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                          |                                                                          sync_resetn__35 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                                           trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                                         |                                                                               fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                               fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|           reset_synchronize                                        |                                                                          sync_resetn__34 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                                 SFW_Ctrl |         53 |         53 |       0 |    0 |    373 |      0 |      0 |            0 |
|           (U3)                                                     |                                                                                 SFW_Ctrl |         52 |         52 |       0 |    0 |    371 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                          |                                                                          sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                                       axil32_addr_demux4 |         54 |         54 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                         |                                                                         axil32_to_native |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U5)                                                     |                                                                         axil32_to_native |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                                          sync_reset__314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                                         sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                       |                                                      sdp_ram_w32_d128_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|             inst_blk_mem_gen                                       |                                                sdp_ram_w32_d128_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen                 |                                                         sdp_ram_w32_d128_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|                 valid.cstr                                         |                                                sdp_ram_w32_d128_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U8                                                         |                                                                       SFW_ACQUISITION_SM |         43 |         43 |       0 |    0 |    110 |      0 |      0 |            0 |
|           (U8)                                                     |                                                                       SFW_ACQUISITION_SM |         42 |         42 |       0 |    0 |    106 |      0 |      0 |            0 |
|           double_sync_gen                                          |                                                                          double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                          |                                                                          sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       STARTUP_HARDWARE                                             |                                                                          Startup_HW_Test |         17 |         17 |       0 |    0 |     26 |      0 |      0 |            0 |
|         (STARTUP_HARDWARE)                                         |                                                                          Startup_HW_Test |         16 |         16 |       0 |    0 |     24 |      0 |      0 |            0 |
|         U0                                                         |                                                                              sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       TRIG                                                         |                                                                                 trig_gen |       1740 |       1740 |       0 |    0 |   1739 |      0 |      0 |            0 |
|         (TRIG)                                                     |                                                                                 trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                     trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    444 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                     trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    442 |      0 |      0 |            0 |
|           U2                                                       |                                                                          sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                           trig_gen_ctler |        371 |        371 |       0 |    0 |    364 |      0 |      0 |            0 |
|           U1                                                       |                                                                            trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                            trig_delay__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1                                                     |                                                                     delay_measurement__1 |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|               (U1)                                                 |                                                                     delay_measurement__1 |          8 |          8 |       0 |    0 |     67 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|               U2                                                   |                                                                          gh_edge_det__14 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               U3                                                   |                                                                          gh_edge_det__15 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U3                                                     |                                                                          sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                                                          min_max_ctrl__9 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|               (U4)                                                 |                                                                          min_max_ctrl__9 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|               U1A                                                  |                                                                          sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                      trig_gen_ctler_core |        186 |        186 |       0 |    0 |    150 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                      trig_gen_ctler_core |        186 |        186 |       0 |    0 |    148 |      0 |      0 |            0 |
|             comp_sync_reset                                        |                                                                          sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                          double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                            progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                            progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                       |                                                                          double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                                             trig_stamper |        147 |        147 |       0 |    0 |    239 |      0 |      0 |            0 |
|           U2                                                       |                                                                          sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                       trig_stamper_ctler |        147 |        147 |       0 |    0 |    237 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                       trig_stamper_ctler |        142 |        142 |       0 |    0 |    225 |      0 |      0 |            0 |
|             E2                                                     |                                                                           gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             E3                                                     |                                                                          gh_edge_det__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             E4                                                     |                                                                          gh_edge_det__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             E5                                                     |                                                                          gh_edge_det__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             E6                                                     |                                                                          gh_edge_det__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             S1                                                     |                                                                          double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                                                         trig_conditioner |         53 |         53 |       0 |    0 |     86 |      0 |      0 |            0 |
|           (U6)                                                     |                                                                         trig_conditioner |         53 |         53 |       0 |    0 |     84 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                                          double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U11                                                     |                                                                          trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|           (g0.U11)                                                 |                                                                          trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                       |                                                                       period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                       period_duration__1 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                      |                                                                          min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U10)                                                  |                                                                          min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                      |                                                                          min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U11)                                                  |                                                                          min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                          sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                          min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                          min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                                                          min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U5)                                                   |                                                                          min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                                                          min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U6)                                                   |                                                                          min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                       |                                                                          min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U7)                                                   |                                                                          min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                       |                                                                          min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U8)                                                   |                                                                          min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                       |                                                                          min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U9)                                                   |                                                                          min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                          |                                                                    axil32_addr_demux4__1 |         90 |         90 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                                        Buffering_wrapper |       2239 |       2188 |      48 |    3 |   3350 |     10 |      0 |           14 |
|         (U2)                                                       |                                                                        Buffering_wrapper |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                         |                                                                           axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                        ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst                                                   |                                                  ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|               broadcaster_core                                     |                                          ip_axis64_fanout2_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                         axis64_sw_2_1__parameterized1__1 |        190 |        190 |       0 |    0 |    422 |      0 |      0 |            0 |
|           (U2)                                                     |                                                         axis64_sw_2_1__parameterized1__1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                            |                                                                 axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.detect_frame_done0)                        |                                                                 axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done1                            |                                                                 axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.detect_frame_done1)                        |                                                                 axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_gen.S0                                               |                                                                            axis64_reg__6 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|             (reg_gen.S0)                                           |                                                                            axis64_reg__6 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_gen.S1                                               |                                                                            axis64_reg__5 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|             (reg_gen.S1)                                           |                                                                            axis64_reg__5 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_gen.S_out                                            |                                                                            axis64_reg__4 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|             (reg_gen.S_out)                                        |                                                                            axis64_reg__4 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U20                                                        |                                                                           axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U20)                                                    |                                                                           axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                            axis64_sw_2_1__parameterized1 |        190 |        190 |       0 |    0 |    422 |      0 |      0 |            0 |
|           (U3)                                                     |                                                            axis64_sw_2_1__parameterized1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                            |                                                                 axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.detect_frame_done0)                        |                                                                 axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done1                            |                                                                    axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.detect_frame_done1)                        |                                                                    axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_gen.S0                                               |                                                                            axis64_reg__2 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|             (reg_gen.S0)                                           |                                                                            axis64_reg__2 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_gen.S1                                               |                                                                            axis64_reg__3 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|             (reg_gen.S1)                                           |                                                                            axis64_reg__3 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_gen.S_out                                            |                                                                               axis64_reg |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|             (reg_gen.S_out)                                        |                                                                               axis64_reg |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                                                Buffering |       1722 |       1671 |      48 |    3 |   2263 |      6 |      0 |           14 |
|           (U4)                                                     |                                                                                Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           BUF_CTRL                                                 |                                                                           Buffering_Ctrl |         82 |         82 |       0 |    0 |    472 |      0 |      0 |            0 |
|             (BUF_CTRL)                                             |                                                                           Buffering_Ctrl |         70 |         70 |       0 |    0 |    443 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                                          double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1C                                                    |                                                                          double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1D                                                    |                                                                                Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U1E                                                    |                                                                          double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3B                                                    |                                                                          double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3C                                                    |                                                                          double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3D                                                    |                                                                          double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3E                                                    |                                                                               sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|             U3F                                                    |                                                                            gh_stretch__5 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|           FSM                                                      |                                                                            BUFFERING_FSM |       1239 |       1239 |       0 |    0 |    912 |      0 |      0 |           14 |
|             (FSM)                                                  |                                                                            BUFFERING_FSM |       1239 |       1239 |       0 |    0 |    908 |      0 |      0 |           14 |
|             WL_sync                                                |                                                                          double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             inst_sync_reset                                        |                                                                          sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U11                                                      |                                                                       axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|             (U11)                                                  |                                                                       axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|             sync_reset_inst                                        |                                                                          sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U13                                                      |                                                                     t_axi4_stream64_fifo |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|             agen_d16.t_axi4_stream64_afifo_d16_inst                |                                                                t_axi4_stream64_afifo_d16 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|               U0                                                   |                                         t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|                 inst_fifo_gen                                      |                                   t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3_synth |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|           U2                                                       |                                                                     axis128_hole_sync__1 |         91 |         91 |       0 |    0 |    336 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                     axis128_hole_sync__1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                     |                                                                           axis128_reg__1 |         86 |         86 |       0 |    0 |    330 |      0 |      0 |            0 |
|               (U2)                                                 |                                                                           axis128_reg__1 |         86 |         86 |       0 |    0 |    328 |      0 |      0 |            0 |
|               U0                                                   |                                                                          sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             detect_eof.detect_frame_done0                          |                                                                axis128_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|               (detect_eof.detect_frame_done0)                      |                                                                axis128_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                         buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|             U0                                                     |                                                      buffer_table_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|               inst_blk_mem_gen                                     |                                                buffer_table_ram_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen               |                                                         buffer_table_ram_blk_mem_gen_top |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U5                                                       |                                                                          flow_controller |         80 |         80 |       0 |    0 |     94 |      0 |      0 |            0 |
|             (U5)                                                   |                                                                          flow_controller |         79 |         79 |       0 |    0 |     88 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                                          double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1C                                                    |                                                                          double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                       |                                                                        shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                       |                                                                   axis128_hder_extractor |         30 |         30 |       0 |    0 |     31 |      0 |      0 |            0 |
|             (U8)                                                   |                                                                   axis128_hder_extractor |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|             r0                                                     |                                                                          sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                       |                                                    t_axi4_stream128_fifo__parameterized5 |         70 |         67 |       0 |    3 |    144 |      3 |      0 |            0 |
|             (U9)                                                   |                                                    t_axi4_stream128_fifo__parameterized5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|             agen_d128.t_axi4_stream128_afifo_d128_inst             |                                                              t_axi4_stream128_afifo_d128 |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|               U0                                                   |                                       t_axi4_stream128_afifo_d128_fifo_generator_v13_2_3 |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|                 inst_fifo_gen                                      |                                 t_axi4_stream128_afifo_d128_fifo_generator_v13_2_3_synth |         68 |         65 |       0 |    3 |    143 |      3 |      0 |            0 |
|         U5                                                         |                                                            t_axi4_stream_wr64_rd128_fifo |         29 |         29 |       0 |    0 |     30 |      2 |      0 |            0 |
|           (U5)                                                     |                                                            t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd128_d32.fwft_sfifo_wr66_rd132_d32_inst       |                                                                fwft_sfifo_wr66_rd132_d32 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|             U0                                                     |                                         fwft_sfifo_wr66_rd132_d32_fifo_generator_v13_2_3 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|               inst_fifo_gen                                        |                                   fwft_sfifo_wr66_rd132_d32_fifo_generator_v13_2_3_synth |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|                 gconvfifo.rf                                       |                                             fwft_sfifo_wr66_rd132_d32_fifo_generator_top |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|         U6                                                         |                                                            t_axi4_stream_wr128_rd64_fifo |         31 |         31 |       0 |    0 |     34 |      2 |      0 |            0 |
|           (U6)                                                     |                                                            t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr128_rd64_d32.fwft_sfifo_wr132_rd66_d32_inst       |                                                                fwft_sfifo_wr132_rd66_d32 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|             U0                                                     |                                         fwft_sfifo_wr132_rd66_d32_fifo_generator_v13_2_3 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|               inst_fifo_gen                                        |                                   fwft_sfifo_wr132_rd66_d32_fifo_generator_v13_2_3_synth |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|                 gconvfifo.rf                                       |                                             fwft_sfifo_wr132_rd66_d32_fifo_generator_top |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|         U7                                                         |                                                                              moi_handler |         26 |         26 |       0 |    0 |     31 |      0 |      0 |            0 |
|           U10                                                      |                                                                      moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|             (U10)                                                  |                                                                      moi_source_selector |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                     |                                                                          double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                                                             moi_flag_gen |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|             (U6)                                                   |                                                                             moi_flag_gen |         20 |         20 |       0 |    0 |     13 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                     |                                                                          double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3                                                     |                                                                           gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                                                           gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                                         axis64_hole_sync |         41 |         41 |       0 |    0 |    140 |      0 |      0 |            0 |
|           (U9)                                                     |                                                                         axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                            axis64_reg__1 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                            axis64_reg__1 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                                              axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U4                                                           |                                                                              FrameBuffer |       1220 |       1215 |       0 |    5 |   2759 |      6 |      2 |            0 |
|         (U4)                                                       |                                                                              FrameBuffer |         37 |         37 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                             fb_ctrl_intf |        165 |        165 |       0 |    0 |    313 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                             fb_ctrl_intf |        165 |        165 |       0 |    0 |    311 |      0 |      0 |            0 |
|           U2                                                       |                                                                          sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                                          ext_buff_switch |        278 |        278 |       0 |    0 |    543 |      0 |      0 |            0 |
|           (U7)                                                     |                                                                          ext_buff_switch |        136 |        136 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U2                                                       |                                                                          sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                          double_sync__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.U7                                            |                                                                   axis128_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.U7)                                        |                                                                   axis128_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_gen_t.U5                                             |                                                                           axis128_reg__3 |         69 |         69 |       0 |    0 |    265 |      0 |      0 |            0 |
|             (reg_gen_t.U5)                                         |                                                                           axis128_reg__3 |         69 |         69 |       0 |    0 |    263 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_gen_t.U6                                             |                                                                              axis128_reg |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|             (reg_gen_t.U6)                                         |                                                                              axis128_reg |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                                        axis128_hole_sync |         74 |         74 |       0 |    0 |    271 |      0 |      0 |            0 |
|           (U8)                                                     |                                                                        axis128_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                           axis128_reg__2 |         69 |         69 |       0 |    0 |    265 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                           axis128_reg__2 |         69 |         69 |       0 |    0 |    263 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                            |                                                                axis128_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|             (detect_eof.detect_frame_done0)                        |                                                                axis128_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                                          axis128_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U9)                                                     |                                                                          axis128_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.READ_FR                                                 |                                                                        axis64_frame_rate |         68 |         68 |       0 |    0 |    155 |      0 |      0 |            0 |
|           (g0.READ_FR)                                             |                                                                        axis64_frame_rate |         67 |         67 |       0 |    0 |    153 |      0 |      0 |            0 |
|           reset                                                    |                                                                          sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U10                                                     |                                            t_axi4_stream_wr128_rd64_fifo__parameterized1 |         48 |         45 |       0 |    3 |    122 |      2 |      0 |            0 |
|           (g0.U10)                                                 |                                            t_axi4_stream_wr128_rd64_fifo__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr128_rd64_d16.fwft_afifo_wr132_rd66_d16_inst       |                                                                fwft_afifo_wr132_rd66_d16 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|             U0                                                     |                                         fwft_afifo_wr132_rd66_d16_fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|               inst_fifo_gen                                        |                                   fwft_afifo_wr132_rd66_d16_fifo_generator_v13_2_3_synth |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|                 gconvfifo.rf                                       |                                             fwft_afifo_wr132_rd66_d16_fifo_generator_top |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|         g0.U2                                                      |                                                                       axis128_frame_rate |         67 |         67 |       0 |    0 |    154 |      0 |      0 |            0 |
|           (g0.U2)                                                  |                                                                       axis128_frame_rate |         66 |         66 |       0 |    0 |    152 |      0 |      0 |            0 |
|           reset                                                    |                                                                          sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                      |                                           t_axi4_stream_wr128_rd128_fifo__parameterized1 |         39 |         39 |       0 |    0 |     41 |      2 |      0 |            0 |
|           (g0.U4)                                                  |                                           t_axi4_stream_wr128_rd128_fifo__parameterized1 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr128_rd128_d128.fwft_sfifo_wr130_rd130_d128_inst   |                                                              fwft_sfifo_wr130_rd130_d128 |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|             U0                                                     |                                       fwft_sfifo_wr130_rd130_d128_fifo_generator_v13_2_3 |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|               inst_fifo_gen                                        |                                 fwft_sfifo_wr130_rd130_d128_fifo_generator_v13_2_3_synth |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_sfifo_wr130_rd130_d128_fifo_generator_top |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|         g0.U5                                                      |                                                                               reader_fsm |        305 |        303 |       0 |    2 |    454 |      2 |      2 |            0 |
|           (g0.U5)                                                  |                                                                               reader_fsm |        237 |        237 |       0 |    0 |    354 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                      |                                                                          double_sync__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                                          double_sync__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                                          double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                      |                                                                          double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                          t_axi4_stream64_fifo__parameterized1__xdcDup__1 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|             sgen_d16.t_axi4_stream64_sfifo_d16_inst                |                                                        t_axi4_stream64_sfifo_d16_HD16837 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|               U0                                                   |                                 t_axi4_stream64_sfifo_d16_fifo_generator_v13_2_3_HD16838 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|                 inst_fifo_gen                                      |                           t_axi4_stream64_sfifo_d16_fifo_generator_v13_2_3_synth_HD16839 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|           U8                                                       |                                                     t_axi4_stream64_fifo__parameterized1 |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|             sgen_d16.t_axi4_stream64_sfifo_d16_inst                |                                                                t_axi4_stream64_sfifo_d16 |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|               U0                                                   |                                         t_axi4_stream64_sfifo_d16_fifo_generator_v13_2_3 |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   t_axi4_stream64_sfifo_d16_fifo_generator_v13_2_3_synth |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|         g0.U6                                                      |                                                                               writer_fsm |        137 |        137 |       0 |    0 |    703 |      0 |      0 |            0 |
|           (g0.U6)                                                  |                                                                               writer_fsm |        127 |        127 |       0 |    0 |    685 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                      |                                                                          double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                                          double_sync__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                                          double_sync__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3A                                                      |                                                                            gh_stretch__6 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U3B                                                      |                                                                               gh_stretch |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U6                                                           |                                                                               adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U7                                                           |                                                                          adc_readout_top |        414 |        386 |      12 |   16 |    683 |      0 |      0 |            1 |
|         (U7)                                                       |                                                                          adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                      adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                      adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_cfg_valid                                           |                                                                          double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                                              adc_readout |        343 |        315 |      12 |   16 |    399 |      0 |      0 |            1 |
|           (U2)                                                     |                                                                              adc_readout |        317 |        301 |       0 |   16 |    369 |      0 |      0 |            1 |
|           U1                                                       |                                                                          sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           conversion_trigger                                       |                                                                           gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_INT                                                 |                                                                          double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_data_out                                            |                                                                            data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|             fifo                                                   |                                                                         gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|             sync_rst                                               |                                                                          double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                            ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U3)                                                     |                                                            ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                                            ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|           (U4)                                                     |                                                                            ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       USB                                                          |                                                                                 USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U1                                                             |                                                          afpa_data_deserializer_16chn_v2 |       2063 |       2051 |       0 |   12 |   2568 |      4 |      0 |            0 |
|       (U1)                                                         |                                                          afpa_data_deserializer_16chn_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CH0                                                          |                                                                   quad_data_deserializer |        413 |        413 |       0 |    0 |    509 |      0 |      0 |            0 |
|         (CH0)                                                      |                                                                   quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                               adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                                                                     clink_calibration__1 |        237 |        237 |       0 |    0 |    209 |      0 |      0 |            0 |
|           (U12)                                                    |                                                                     clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                      clink_delay_ctrl__1 |        220 |        220 |       0 |    0 |    188 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                      clink_delay_ctrl__1 |        220 |        220 |       0 |    0 |    186 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__327 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                    clink_bitslip_ctrl__1 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                    clink_bitslip_ctrl__1 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                        |                                                                        idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                        |                                                                        idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                               adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                        |                                                                        idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                        |                                                                        idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                        |                                                                       rst_conditioner__1 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U26)                                                    |                                                                       rst_conditioner__1 |         17 |         17 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                               adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                         |                                                                quad_pattern_validator__1 |         83 |         83 |       0 |    0 |    139 |      0 |      0 |            0 |
|           U1                                                       |                                                                 adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                 adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                 adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                 adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                 adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                 adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                 adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                 adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                                          adc_pattern_validator_ctrler__1 |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|             (U5)                                                   |                                                          adc_pattern_validator_ctrler__1 |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                     clk_divider_pulse__parameterized5__2 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U6                                                         |                                                quad_pattern_validator__parameterized1__1 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|           U1                                                       |                                                                 adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                 adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                 adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                 adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                 adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                 adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                 adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                 adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                          adc_pattern_validator_ctrler__parameterized1__1 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U5)                                                   |                                          adc_pattern_validator_ctrler__parameterized1__1 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__315 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                     clk_divider_pulse__parameterized5__1 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U8                                                         |                                                               adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                         |                                                                             dcm_reset__1 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|         master_gen.U14                                             |                                                        adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           Gen_10_0M.Ux                                             |                                                               serdes_clkin_10_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                   |                            serdes_clkin_10_0_MHz_mmcm_serdes_clkin_10_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CH1                                                          |                                                quad_data_deserializer__parameterized1__1 |        413 |        413 |       0 |    0 |    509 |      0 |      0 |            0 |
|         (CH1)                                                      |                                                quad_data_deserializer__parameterized1__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                              adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                                                                     clink_calibration__3 |        237 |        237 |       0 |    0 |    209 |      0 |      0 |            0 |
|           (U12)                                                    |                                                                     clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                      clink_delay_ctrl__3 |        220 |        220 |       0 |    0 |    188 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                      clink_delay_ctrl__3 |        220 |        220 |       0 |    0 |    186 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__454 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                    clink_bitslip_ctrl__3 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                    clink_bitslip_ctrl__3 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__453 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                        |                                                                       idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                        |                                                                       idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                              adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                        |                                                                        idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                        |                                                                        idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                        |                                                                       rst_conditioner__4 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U26)                                                    |                                                                       rst_conditioner__4 |         17 |         17 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__452 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                              adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                         |                                                                quad_pattern_validator__3 |         83 |         83 |       0 |    0 |    139 |      0 |      0 |            0 |
|           U1                                                       |                                                                adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__451 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__450 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__449 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__448 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                                          adc_pattern_validator_ctrler__3 |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|             (U5)                                                   |                                                          adc_pattern_validator_ctrler__3 |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__447 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                     clk_divider_pulse__parameterized5__7 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U6                                                         |                                                quad_pattern_validator__parameterized1__3 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|           U1                                                       |                                                                adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__446 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__445 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__444 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__443 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                          adc_pattern_validator_ctrler__parameterized1__3 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U5)                                                   |                                          adc_pattern_validator_ctrler__parameterized1__3 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__442 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                     clk_divider_pulse__parameterized5__6 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U8                                                         |                                                              adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                         |                                                                             dcm_reset__3 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       CH2                                                          |                                                   quad_data_deserializer__parameterized1 |        413 |        413 |       0 |    0 |    509 |      0 |      0 |            0 |
|         (CH2)                                                      |                                                   quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                               adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                                                                     clink_calibration__2 |        237 |        237 |       0 |    0 |    209 |      0 |      0 |            0 |
|           (U12)                                                    |                                                                     clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                      clink_delay_ctrl__2 |        220 |        220 |       0 |    0 |    188 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                      clink_delay_ctrl__2 |        220 |        220 |       0 |    0 |    186 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                    clink_bitslip_ctrl__2 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                    clink_bitslip_ctrl__2 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__332 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                        |                                                                        idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                        |                                                                        idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                               adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                        |                                                                        idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                        |                                                                           idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                        |                                                                       rst_conditioner__2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U26)                                                    |                                                                       rst_conditioner__2 |         17 |         17 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                               adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                         |                                                                quad_pattern_validator__2 |         83 |         83 |       0 |    0 |    139 |      0 |      0 |            0 |
|           U1                                                       |                                                                adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                                          adc_pattern_validator_ctrler__2 |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|             (U5)                                                   |                                                          adc_pattern_validator_ctrler__2 |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                     clk_divider_pulse__parameterized5__4 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U6                                                         |                                                quad_pattern_validator__parameterized1__2 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|           U1                                                       |                                                                 adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                 adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__333 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__334 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                          adc_pattern_validator_ctrler__parameterized1__2 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U5)                                                   |                                          adc_pattern_validator_ctrler__parameterized1__2 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__328 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                     clk_divider_pulse__parameterized5__3 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U8                                                         |                                                               adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                         |                                                                             dcm_reset__2 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       CH3                                                          |                                                   quad_data_deserializer__parameterized3 |        411 |        411 |       0 |    0 |    509 |      0 |      0 |            0 |
|         (CH3)                                                      |                                                   quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                               adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                                                                        clink_calibration |        237 |        237 |       0 |    0 |    209 |      0 |      0 |            0 |
|           (U12)                                                    |                                                                        clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                         clink_delay_ctrl |        220 |        220 |       0 |    0 |    188 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                         clink_delay_ctrl |        220 |        220 |       0 |    0 |    186 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                       clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                       clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__345 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                        |                                                        idelay_wrapper__parameterized2__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                        |                                                        idelay_wrapper__parameterized2__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                              adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                        |                                                        idelay_wrapper__parameterized2__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                        |                                                           idelay_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                        |                                                                       rst_conditioner__3 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U26)                                                    |                                                                       rst_conditioner__3 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                              adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                         |                                                                   quad_pattern_validator |         82 |         82 |       0 |    0 |    139 |      0 |      0 |            0 |
|           U1                                                       |                                                                adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__352 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                    adc_pattern_validator |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                    adc_pattern_validator |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                                             adc_pattern_validator_ctrler |         51 |         51 |       0 |    0 |     63 |      0 |      0 |            0 |
|             (U5)                                                   |                                                             adc_pattern_validator_ctrler |         46 |         46 |       0 |    0 |     55 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                        clk_divider_pulse__parameterized5 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U6                                                         |                                                   quad_pattern_validator__parameterized1 |         66 |         66 |       0 |    0 |    117 |      0 |      0 |            0 |
|           U1                                                       |                                                                adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                             adc_pattern_validator_ctrler__parameterized1 |         34 |         34 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U5)                                                   |                                             adc_pattern_validator_ctrler__parameterized1 |         29 |         29 |       0 |    0 |     33 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                     clk_divider_pulse__parameterized5__5 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U8                                                         |                                                                  adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                         |                                                                                dcm_reset |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|         master_gen.U14                                             |                                                                   adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           Gen_10_0M.Ux                                             |                                                       serdes_clkin_10_0_MHz_mmcm_HD16861 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                   |                    serdes_clkin_10_0_MHz_mmcm_serdes_clkin_10_0_MHz_mmcm_clk_wiz_HD16862 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                                          |                                                             quad_data_sync_v2__xdcDup__1 |        101 |         98 |       0 |    3 |    133 |      1 |      0 |            0 |
|         (U11)                                                      |                                                             quad_data_sync_v2__xdcDup__1 |         52 |         52 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1A                                                        |                                                                          sync_reset__360 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                                          sync_reset__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                               fwft_afifo_w72_d16_HD16866 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|           U0                                                       |                                        fwft_afifo_w72_d16_fifo_generator_v13_2_3_HD16867 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|             inst_fifo_gen                                          |                                  fwft_afifo_w72_d16_fifo_generator_v13_2_3_synth_HD16868 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|               gconvfifo.rf                                         |                                            fwft_afifo_w72_d16_fifo_generator_top_HD16869 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 grf.rf                                             |                                        fwft_afifo_w72_d16_fifo_generator_ramfifo_HD16870 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|       U12                                                          |                                                             quad_data_sync_v2__xdcDup__2 |        106 |        103 |       0 |    3 |    133 |      1 |      0 |            0 |
|         (U12)                                                      |                                                             quad_data_sync_v2__xdcDup__2 |         57 |         57 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1A                                                        |                                                                          sync_reset__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                                          sync_reset__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                               fwft_afifo_w72_d16_HD16894 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|           U0                                                       |                                        fwft_afifo_w72_d16_fifo_generator_v13_2_3_HD16895 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|             inst_fifo_gen                                          |                                  fwft_afifo_w72_d16_fifo_generator_v13_2_3_synth_HD16896 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|               gconvfifo.rf                                         |                                            fwft_afifo_w72_d16_fifo_generator_top_HD16897 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 grf.rf                                             |                                        fwft_afifo_w72_d16_fifo_generator_ramfifo_HD16898 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|       U4                                                           |                                                             quad_data_sync_v2__xdcDup__3 |        103 |        100 |       0 |    3 |    133 |      1 |      0 |            0 |
|         (U4)                                                       |                                                             quad_data_sync_v2__xdcDup__3 |         54 |         54 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1A                                                        |                                                                          sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                                          sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                               fwft_afifo_w72_d16_HD16922 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|           U0                                                       |                                        fwft_afifo_w72_d16_fifo_generator_v13_2_3_HD16923 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|             inst_fifo_gen                                          |                                  fwft_afifo_w72_d16_fifo_generator_v13_2_3_synth_HD16924 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|               gconvfifo.rf                                         |                                            fwft_afifo_w72_d16_fifo_generator_top_HD16925 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 grf.rf                                             |                                        fwft_afifo_w72_d16_fifo_generator_ramfifo_HD16926 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|       U9                                                           |                                                                        quad_data_sync_v2 |        106 |        103 |       0 |    3 |    133 |      1 |      0 |            0 |
|         (U9)                                                       |                                                                        quad_data_sync_v2 |         57 |         57 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1A                                                        |                                                                          sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                                          sync_reset__355 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                       fwft_afifo_w72_d16 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|           U0                                                       |                                                fwft_afifo_w72_d16_fifo_generator_v13_2_3 |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|             inst_fifo_gen                                          |                                          fwft_afifo_w72_d16_fifo_generator_v13_2_3_synth |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|               gconvfifo.rf                                         |                                                    fwft_afifo_w72_d16_fifo_generator_top |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|                 grf.rf                                             |                                                fwft_afifo_w72_d16_fifo_generator_ramfifo |         49 |         46 |       0 |    3 |    125 |      1 |      0 |            0 |
|     U3                                                             |                                                                            isc0207A_intf |       6649 |       6609 |       0 |   40 |  10112 |     13 |     19 |            8 |
|       (U3)                                                         |                                                                            isc0207A_intf |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                                      fpa_trig_controller |        155 |        155 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U1)                                                       |                                                                      fpa_trig_controller |        155 |        155 |       0 |    0 |     94 |      0 |      0 |            0 |
|         U1A                                                        |                                                                          sync_reset__419 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                                          double_sync__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                                         double_sync__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                        |                                                                         double_sync__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1F                                                        |                                                                         double_sync__106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                          |                                                                       isc0207A_digio_map |         67 |         67 |       0 |    0 |     88 |      0 |      0 |            0 |
|         (U19)                                                      |                                                                       isc0207A_digio_map |         67 |         67 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U0                                                         |                                                                               sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                                       fpa_intf_sequencer |         28 |         28 |       0 |    0 |     35 |      0 |      0 |            0 |
|         (U2)                                                       |                                                                       fpa_intf_sequencer |         28 |         28 |       0 |    0 |     27 |      0 |      0 |            0 |
|         U1A                                                        |                                                                          sync_reset__413 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                                          double_sync__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                                          double_sync__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                        |                                                                          double_sync__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U23                                                          |                                                                      frm_in_progress_gen |         13 |         13 |       0 |    0 |     16 |      0 |      0 |            0 |
|         (U23)                                                      |                                                                      frm_in_progress_gen |         13 |         13 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U1                                                         |                                                                          sync_reset__412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                                          double_sync__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                                          |                                                                   fpa_trig_precontroller |         33 |         33 |       0 |    0 |     54 |      0 |      0 |            0 |
|         (U24)                                                      |                                                                   fpa_trig_precontroller |         15 |         15 |       0 |    0 |     18 |      0 |      0 |            0 |
|         U0A                                                        |                                                            gh_stretch__parameterized8__1 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|         U0B                                                        |                                                               gh_stretch__parameterized8 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|         U1A                                                        |                                                                          sync_reset__411 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                                          double_sync__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                                          double_sync__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                        |                                                                          double_sync__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1E                                                        |                                                              double_sync__parameterized4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                          |                                                                      fpa_watchdog_module |        275 |        275 |       0 |    0 |    526 |      0 |      0 |            0 |
|         (U25)                                                      |                                                                      fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                          edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                          edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__415 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                         double_sync__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                                          edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U10)                                                    |                                                                          edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__416 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                         double_sync__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                                          edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                          edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__417 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                         double_sync__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U27                                                        |                                                                          double_sync__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                        |                                                                          double_sync__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                          edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                     |                                                                          edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__418 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                         double_sync__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                                     fpa_data_cnt_min_max |         44 |         44 |       0 |    0 |    137 |      0 |      0 |            0 |
|           U1                                                       |                                                                             fpa_data_cnt |          4 |          4 |       0 |    0 |     41 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                             fpa_data_cnt |          4 |          4 |       0 |    0 |     39 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__410 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                         fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     96 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                         fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     94 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__409 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                                                             edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U5)                                                     |                                                                             edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__408 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                          double_sync__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                                               trig_delay |        109 |        109 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U7)                                                     |                                                                               trig_delay |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                        delay_measurement |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                        delay_measurement |          8 |          8 |       0 |    0 |     67 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__406 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                     |                                                                          gh_edge_det__19 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|             U3                                                     |                                                                              gh_edge_det |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                       |                                                                          sync_reset__407 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                             min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                             min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__403 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                                              trig_period |        105 |        105 |       0 |    0 |    139 |      0 |      0 |            0 |
|           (U8)                                                     |                                                                              trig_period |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                          period_duration |          6 |          6 |       0 |    0 |     69 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                          period_duration |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__404 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                          sync_reset__405 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                         min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|             (U4)                                                   |                                                                         min_max_ctrl__10 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__414 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                          |                                                                        isc0207A_clks_gen |        185 |        182 |       0 |    3 |    383 |      0 |      1 |            0 |
|         (U26)                                                      |                                                                        isc0207A_clks_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                   isc0207A_clks_gen_core |        106 |        103 |       0 |    3 |    263 |      0 |      1 |            0 |
|           (U1)                                                     |                                                                   isc0207A_clks_gen_core |         20 |         20 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U1A                                                      |                                                                          sync_reset__401 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                      |                                                                              Clk_Divider |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U2B                                                      |                                                              Clk_Divider__parameterized1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           adcclk_sync                                              |                                                                       fwft_afifo_w8_d256 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|             U0                                                     |                                                fwft_afifo_w8_d256_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|               inst_fifo_gen                                        |                                          fwft_afifo_w8_d256_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|                 gconvfifo.rf                                       |                                                    fwft_afifo_w8_d256_fifo_generator_top |         80 |         77 |       0 |    3 |    197 |      0 |      1 |            0 |
|           sync_en                                                  |                                                    double_sync_vector__parameterized8__1 |          0 |          0 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U2                                                         |                                                                       isc0207A_clks_mmcm |         59 |         59 |       0 |    0 |    101 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                       isc0207A_clks_mmcm |         59 |         59 |       0 |    0 |     99 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__400 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                    isc0207A_5_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|             inst                                                   |                                      isc0207A_5_0_MHz_mmcm_isc0207A_5_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                        |                                                                          rst_conditioner |         18 |         18 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U26)                                                    |                                                                          rst_conditioner |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__399 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U33                                                          |                                            t_axi4_stream_wr64_rd128_fifo__parameterized1 |         82 |         79 |       0 |    3 |    192 |      2 |      0 |            0 |
|         (U33)                                                      |                                            t_axi4_stream_wr64_rd128_fifo__parameterized1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr64_rd128_d512.fwft_afifo_wr66_rd132_d512_inst       |                                                               fwft_afifo_wr66_rd132_d512 |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|           U0                                                       |                                        fwft_afifo_wr66_rd132_d512_fifo_generator_v13_2_3 |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|             inst_fifo_gen                                          |                                  fwft_afifo_wr66_rd132_d512_fifo_generator_v13_2_3_synth |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|               gconvfifo.rf                                         |                                            fwft_afifo_wr66_rd132_d512_fifo_generator_top |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|                 grf.rf                                             |                                        fwft_afifo_wr66_rd132_d512_fifo_generator_ramfifo |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|       U4                                                           |                                                                     isc0207A_mblaze_intf |        382 |        376 |       0 |    6 |   1468 |      0 |      0 |            2 |
|         (U4)                                                       |                                                                     isc0207A_mblaze_intf |        382 |        376 |       0 |    6 |   1466 |      0 |      0 |            2 |
|         U1                                                         |                                                                          sync_reset__430 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                                       isc0207A_hw_driver |        721 |        721 |       0 |    0 |   1308 |      0 |      2 |            0 |
|         (U5)                                                       |                                                                       isc0207A_hw_driver |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                      afpa_int_signal_gen |         97 |         97 |       0 |    0 |    117 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                      afpa_int_signal_gen |         97 |         97 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U1A                                                      |                                                                          sync_reset__429 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                                         double_sync__111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                                         double_sync__112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                      |                                                                         double_sync__113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                                     isc0207A_prog_ctrler |        162 |        162 |       0 |    0 |    325 |      0 |      1 |            0 |
|           U1                                                       |                                                                   isc0207A_bitstream_gen |         63 |         63 |       0 |    0 |    194 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                   isc0207A_bitstream_gen |         63 |         63 |       0 |    0 |    176 |      0 |      0 |            0 |
|             U1A                                                    |                                                                          sync_reset__428 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1B                                                    |                                                       double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                       |                                                                      isc0207A_spi_feeder |         29 |         29 |       0 |    0 |     53 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                      isc0207A_spi_feeder |         29 |         29 |       0 |    0 |     51 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__427 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                                             LL8_ext_to_spi_tx__xdcDup__1 |         70 |         70 |       0 |    0 |     78 |      0 |      1 |            0 |
|             (U6)                                                   |                                                             LL8_ext_to_spi_tx__xdcDup__1 |         43 |         43 |       0 |    0 |     43 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__426 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                     |                                                                fwft_sfifo_w3_d16_HD17056 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                         fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD17057 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD17058 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U3                                                         |                                                                         fleG_prog_ctrler |        300 |        300 |       0 |    0 |    336 |      0 |      1 |            0 |
|           (U3)                                                     |                                                                         fleG_prog_ctrler |         11 |         11 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                       |                                                                            ad5648_driver |         30 |         30 |       0 |    0 |     52 |      0 |      0 |            0 |
|             (U1)                                                   |                                                                            ad5648_driver |         30 |         30 |       0 |    0 |     50 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                                   fleg_prog_ctler_kernel |        166 |        166 |       0 |    0 |    176 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                   fleg_prog_ctler_kernel |        166 |        166 |       0 |    0 |    174 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__424 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                      fleG_dac_spi_feeder |         23 |         23 |       0 |    0 |     20 |      0 |      0 |            0 |
|             (U3)                                                   |                                                                      fleG_dac_spi_feeder |         23 |         23 |       0 |    0 |     18 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__423 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                        LL8_ext_to_spi_tx |         70 |         70 |       0 |    0 |     77 |      0 |      1 |            0 |
|             (U4)                                                   |                                                                        LL8_ext_to_spi_tx |         43 |         43 |       0 |    0 |     42 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__422 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                     |                                                                fwft_sfifo_w3_d16_HD17036 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                         fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD17037 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD17038 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U4                                                         |                                                                    afpa_hw_driver_ctrler |         67 |         67 |       0 |    0 |    425 |      0 |      0 |            0 |
|           (U4)                                                     |                                                                    afpa_hw_driver_ctrler |         67 |         67 |       0 |    0 |    415 |      0 |      0 |            0 |
|           U1A                                                      |                                                                          sync_reset__421 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                                         double_sync__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                                         double_sync__108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                      |                                                                         double_sync__109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1E                                                      |                                                                         double_sync__110 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                                                  isc0207A_readout_ctrler |         93 |         93 |       0 |    0 |    105 |      0 |      0 |            0 |
|           (U5)                                                     |                                                                  isc0207A_readout_ctrler |         93 |         93 |       0 |    0 |    103 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__420 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                                           fpa_status_gen |        357 |        357 |       0 |    0 |     89 |      0 |      0 |            0 |
|         (U6)                                                       |                                                                           fpa_status_gen |        357 |        357 |       0 |    0 |     85 |      0 |      0 |            0 |
|         U1A                                                        |                                                                          sync_reset__397 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                                          sync_reset__398 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                                  afpa_data_ctrl_16chn_v2 |       3001 |       2980 |       0 |   21 |   4087 |     11 |     15 |            4 |
|         ID_A                                                       |                                                                         afpa_dval_gen_v2 |        512 |        512 |       0 |    0 |    467 |      0 |      1 |            0 |
|           U2                                                       |                                                                            afpa_flow_mux |         84 |         84 |       0 |    0 |     89 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                            afpa_flow_mux |         84 |         84 |       0 |    0 |     83 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          sync_reset__375 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0B                                                    |                                                                          double_sync__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0C                                                    |                                                                          double_sync__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                                       afpa_diag_data_gen |        429 |        429 |       0 |    0 |    378 |      0 |      1 |            0 |
|             (U4)                                                   |                                                                       afpa_diag_data_gen |        107 |        107 |       0 |    0 |    135 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__396 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          double_sync__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0B                                                    |                                                                          double_sync__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[0].diag_line_ii                                     |                                                                    fpa_diag_line_gen__13 |         65 |         65 |       0 |    0 |     46 |      0 |      0 |            0 |
|               (U1[0].diag_line_ii)                                 |                                                                    fpa_diag_line_gen__13 |         65 |         65 |       0 |    0 |     44 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__390 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[1].diag_line_ii                                     |                                                                    fpa_diag_line_gen__14 |         61 |         61 |       0 |    0 |     42 |      0 |      0 |            0 |
|               (U1[1].diag_line_ii)                                 |                                                                    fpa_diag_line_gen__14 |         61 |         61 |       0 |    0 |     40 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[2].diag_line_ii                                     |                                                                    fpa_diag_line_gen__15 |         62 |         62 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (U1[2].diag_line_ii)                                 |                                                                    fpa_diag_line_gen__15 |         62 |         62 |       0 |    0 |     39 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__392 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[3].diag_line_ii                                     |                                                                        fpa_diag_line_gen |         63 |         63 |       0 |    0 |     42 |      0 |      0 |            0 |
|               (U1[3].diag_line_ii)                                 |                                                                        fpa_diag_line_gen |         63 |         63 |       0 |    0 |     40 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__373 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                                              Clk_Divider__parameterized5 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|             Ue                                                     |                                                                        fwft_sfifo_w3_d16 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                                 fwft_sfifo_w3_d16_fifo_generator_v13_2_3 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                           fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             UgenB.UCa                                              |                                                           Clk_Divider__parameterized1__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         ID_B                                                       |                                                         afpa_dval_gen_v2__parameterized1 |        516 |        516 |       0 |    0 |    466 |      0 |      1 |            0 |
|           U2                                                       |                                                                         afpa_flow_mux__3 |         84 |         84 |       0 |    0 |     89 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                         afpa_flow_mux__3 |         84 |         84 |       0 |    0 |     83 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          sync_reset__395 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0B                                                    |                                                                          double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0C                                                    |                                                                          double_sync__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                       afpa_diag_data_gen__parameterized1 |        432 |        432 |       0 |    0 |    377 |      0 |      1 |            0 |
|             (U4)                                                   |                                                       afpa_diag_data_gen__parameterized1 |        106 |        106 |       0 |    0 |    134 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__377 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          double_sync__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0B                                                    |                                                                          double_sync__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[0].diag_line_ii                                     |                                                                     fpa_diag_line_gen__9 |         65 |         65 |       0 |    0 |     46 |      0 |      0 |            0 |
|               (U1[0].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__9 |         65 |         65 |       0 |    0 |     44 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[1].diag_line_ii                                     |                                                                    fpa_diag_line_gen__10 |         65 |         65 |       0 |    0 |     42 |      0 |      0 |            0 |
|               (U1[1].diag_line_ii)                                 |                                                                    fpa_diag_line_gen__10 |         65 |         65 |       0 |    0 |     40 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__387 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[2].diag_line_ii                                     |                                                                    fpa_diag_line_gen__11 |         63 |         63 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (U1[2].diag_line_ii)                                 |                                                                    fpa_diag_line_gen__11 |         63 |         63 |       0 |    0 |     39 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__388 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[3].diag_line_ii                                     |                                                                    fpa_diag_line_gen__12 |         61 |         61 |       0 |    0 |     42 |      0 |      0 |            0 |
|               (U1[3].diag_line_ii)                                 |                                                                    fpa_diag_line_gen__12 |         61 |         61 |       0 |    0 |     40 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__389 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                                           Clk_Divider__parameterized5__3 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|             Ue                                                     |                                                                fwft_sfifo_w3_d16_HD16956 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                         fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD16957 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD16958 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             UgenB.UCa                                              |                                                           Clk_Divider__parameterized1__3 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         ID_C                                                       |                                                         afpa_dval_gen_v2__parameterized3 |        518 |        518 |       0 |    0 |    466 |      0 |      1 |            0 |
|           U2                                                       |                                                                         afpa_flow_mux__2 |         84 |         84 |       0 |    0 |     89 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                         afpa_flow_mux__2 |         84 |         84 |       0 |    0 |     83 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          sync_reset__394 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0B                                                    |                                                                          double_sync__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0C                                                    |                                                                          double_sync__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                       afpa_diag_data_gen__parameterized3 |        434 |        434 |       0 |    0 |    377 |      0 |      1 |            0 |
|             (U4)                                                   |                                                       afpa_diag_data_gen__parameterized3 |        106 |        106 |       0 |    0 |    134 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__376 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          double_sync__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0B                                                    |                                                                          double_sync__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[0].diag_line_ii                                     |                                                                     fpa_diag_line_gen__5 |         68 |         68 |       0 |    0 |     46 |      0 |      0 |            0 |
|               (U1[0].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__5 |         68 |         68 |       0 |    0 |     44 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__382 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[1].diag_line_ii                                     |                                                                     fpa_diag_line_gen__6 |         65 |         65 |       0 |    0 |     42 |      0 |      0 |            0 |
|               (U1[1].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__6 |         65 |         65 |       0 |    0 |     40 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__383 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[2].diag_line_ii                                     |                                                                     fpa_diag_line_gen__7 |         60 |         60 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (U1[2].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__7 |         60 |         60 |       0 |    0 |     39 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__384 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[3].diag_line_ii                                     |                                                                     fpa_diag_line_gen__8 |         63 |         63 |       0 |    0 |     42 |      0 |      0 |            0 |
|               (U1[3].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__8 |         63 |         63 |       0 |    0 |     40 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__385 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                                           Clk_Divider__parameterized5__2 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|             Ue                                                     |                                                                fwft_sfifo_w3_d16_HD16976 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                         fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD16977 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD16978 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|             UgenB.UCa                                              |                                                           Clk_Divider__parameterized1__2 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         ID_D                                                       |                                                         afpa_dval_gen_v2__parameterized5 |        517 |        517 |       0 |    0 |    466 |      0 |      1 |            0 |
|           U2                                                       |                                                                         afpa_flow_mux__1 |         84 |         84 |       0 |    0 |     89 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                         afpa_flow_mux__1 |         84 |         84 |       0 |    0 |     83 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          sync_reset__393 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0B                                                    |                                                                          double_sync__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0C                                                    |                                                                          double_sync__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                       afpa_diag_data_gen__parameterized5 |        434 |        434 |       0 |    0 |    377 |      0 |      1 |            0 |
|             (U4)                                                   |                                                       afpa_diag_data_gen__parameterized5 |        106 |        106 |       0 |    0 |    134 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__374 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0A                                                    |                                                                          double_sync__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U0B                                                    |                                                                          double_sync__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[0].diag_line_ii                                     |                                                                     fpa_diag_line_gen__1 |         66 |         66 |       0 |    0 |     46 |      0 |      0 |            0 |
|               (U1[0].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__1 |         66 |         66 |       0 |    0 |     44 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__378 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[1].diag_line_ii                                     |                                                                     fpa_diag_line_gen__2 |         64 |         64 |       0 |    0 |     42 |      0 |      0 |            0 |
|               (U1[1].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__2 |         64 |         64 |       0 |    0 |     40 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__379 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[2].diag_line_ii                                     |                                                                     fpa_diag_line_gen__3 |         63 |         63 |       0 |    0 |     41 |      0 |      0 |            0 |
|               (U1[2].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__3 |         63 |         63 |       0 |    0 |     39 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__380 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U1[3].diag_line_ii                                     |                                                                     fpa_diag_line_gen__4 |         64 |         64 |       0 |    0 |     42 |      0 |      0 |            0 |
|               (U1[3].diag_line_ii)                                 |                                                                     fpa_diag_line_gen__4 |         64 |         64 |       0 |    0 |     40 |      0 |      0 |            0 |
|               U1                                                   |                                                                          sync_reset__381 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U4                                                     |                                                           Clk_Divider__parameterized5__1 |         42 |         42 |       0 |    0 |     30 |      0 |      0 |            0 |
|             Ue                                                     |                                                                fwft_sfifo_w3_d16_HD16996 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                         fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD16997 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD16998 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|             UgenB.UCa                                              |                                                           Clk_Divider__parameterized1__1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U10                                                        |                                                                       afpa_data_ctrl_map |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U13                                                        |                                                          afpa_data_dispatcher__xdcDup__1 |         97 |         92 |       0 |    5 |    270 |      1 |      1 |            0 |
|           (U13)                                                    |                                                          afpa_data_dispatcher__xdcDup__1 |          6 |          4 |       0 |    2 |     67 |      0 |      0 |            0 |
|           U0B                                                      |                                                                          sync_reset__371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                      |                                                                          double_sync__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                              fwft_afifo_w96_d128_HD17079 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|             U0                                                     |                                       fwft_afifo_w96_d128_fifo_generator_v13_2_3_HD17080 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                 fwft_afifo_w96_d128_fifo_generator_v13_2_3_synth_HD17081 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_afifo_w96_d128_fifo_generator_top_HD17082 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|           U2                                                       |                                                               fwft_sfifo_w72_d16_HD17172 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|             U0                                                     |                                        fwft_sfifo_w72_d16_fifo_generator_v13_2_3_HD17173 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|               inst_fifo_gen                                        |                                  fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth_HD17174 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 gconvfifo.rf                                       |                                            fwft_sfifo_w72_d16_fifo_generator_top_HD17175 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U14                                                        |                                                          afpa_data_dispatcher__xdcDup__2 |         98 |         93 |       0 |    5 |    270 |      1 |      1 |            0 |
|           (U14)                                                    |                                                          afpa_data_dispatcher__xdcDup__2 |          6 |          4 |       0 |    2 |     67 |      0 |      0 |            0 |
|           U0B                                                      |                                                                          sync_reset__370 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                      |                                                                          double_sync__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                              fwft_afifo_w96_d128_HD17109 |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|             U0                                                     |                                       fwft_afifo_w96_d128_fifo_generator_v13_2_3_HD17110 |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                 fwft_afifo_w96_d128_fifo_generator_v13_2_3_synth_HD17111 |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_afifo_w96_d128_fifo_generator_top_HD17112 |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|           U2                                                       |                                                               fwft_sfifo_w72_d16_HD17192 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|             U0                                                     |                                        fwft_sfifo_w72_d16_fifo_generator_v13_2_3_HD17193 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|               inst_fifo_gen                                        |                                  fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth_HD17194 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 gconvfifo.rf                                       |                                            fwft_sfifo_w72_d16_fifo_generator_top_HD17195 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U15                                                        |                                                                 afpa_readout_flags_delay |         73 |         73 |       0 |    0 |    105 |      0 |      1 |            0 |
|           (U15)                                                    |                                                                 afpa_readout_flags_delay |         28 |         28 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                                      fwft_sfifo_w32_d256 |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|             U0                                                     |                                               fwft_sfifo_w32_d256_fifo_generator_v13_2_3 |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|               inst_fifo_gen                                        |                                         fwft_sfifo_w32_d256_fifo_generator_v13_2_3_synth |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|                 gconvfifo.rf                                       |                                                   fwft_sfifo_w32_d256_fifo_generator_top |         45 |         45 |       0 |    0 |     53 |      0 |      1 |            0 |
|         U17                                                        |                                                     afpa_chn_diversity_ctrler__xdcDup__1 |        120 |        120 |       0 |    0 |    170 |      2 |      2 |            0 |
|           (U17)                                                    |                                                     afpa_chn_diversity_ctrler__xdcDup__1 |         41 |         41 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                      |                                                              fwft_sfifo_w76_d256_HD17259 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|             U0                                                     |                                       fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD17260 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                 fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD17261 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_sfifo_w76_d256_fifo_generator_top_HD17262 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U2B                                                      |                                                              fwft_sfifo_w76_d256_HD17281 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|             U0                                                     |                                       fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD17282 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                 fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD17283 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_sfifo_w76_d256_fifo_generator_top_HD17284 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U18                                                        |                                                          afpa_data_dispatcher__xdcDup__3 |        207 |        201 |       0 |    6 |    672 |      2 |      1 |            4 |
|           (U18)                                                    |                                                          afpa_data_dispatcher__xdcDup__3 |        116 |        113 |       0 |    3 |    467 |      0 |      0 |            4 |
|           U0B                                                      |                                                                          sync_reset__367 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                      |                                                                          double_sync__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                              fwft_afifo_w96_d128_HD17139 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|             U0                                                     |                                       fwft_afifo_w96_d128_fifo_generator_v13_2_3_HD17140 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                 fwft_afifo_w96_d128_fifo_generator_v13_2_3_synth_HD17141 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_afifo_w96_d128_fifo_generator_top_HD17142 |         66 |         63 |       0 |    3 |    172 |      1 |      1 |            0 |
|           U2                                                       |                                                               fwft_sfifo_w72_d16_HD17212 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|             U0                                                     |                                        fwft_sfifo_w72_d16_fifo_generator_v13_2_3_HD17213 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|               inst_fifo_gen                                        |                                  fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth_HD17214 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|                 gconvfifo.rf                                       |                                            fwft_sfifo_w72_d16_fifo_generator_top_HD17215 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|         U19                                                        |                                                     afpa_chn_diversity_ctrler__xdcDup__2 |        114 |        114 |       0 |    0 |    159 |      2 |      2 |            0 |
|           (U19)                                                    |                                                     afpa_chn_diversity_ctrler__xdcDup__2 |         36 |         36 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                      |                                                              fwft_sfifo_w76_d256_HD17303 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|             U0                                                     |                                       fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD17304 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                 fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD17305 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_sfifo_w76_d256_fifo_generator_top_HD17306 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U2B                                                      |                                                              fwft_sfifo_w76_d256_HD17325 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|             U0                                                     |                                       fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD17326 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                 fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD17327 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_sfifo_w76_d256_fifo_generator_top_HD17328 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U20                                                        |                                                                     afpa_saturation_ctrl |         12 |         12 |       0 |    0 |    136 |      0 |      0 |            0 |
|           U15                                                      |                                                                      afpa_low_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|             (U15)                                                  |                                                                      afpa_low_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U16                                                      |                                                                     afpa_high_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|             (U16)                                                  |                                                                     afpa_high_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U25                                                        |                                                                     afpa_data_dispatcher |         97 |         92 |       0 |    5 |    270 |      1 |      1 |            0 |
|           (U25)                                                    |                                                                     afpa_data_dispatcher |          6 |          4 |       0 |    2 |     67 |      0 |      0 |            0 |
|           U0B                                                      |                                                                          sync_reset__363 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                      |                                                                          double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                                      fwft_afifo_w96_d128 |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|             U0                                                     |                                               fwft_afifo_w96_d128_fifo_generator_v13_2_3 |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                         fwft_afifo_w96_d128_fifo_generator_v13_2_3_synth |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                                   fwft_afifo_w96_d128_fifo_generator_top |         67 |         64 |       0 |    3 |    171 |      1 |      1 |            0 |
|           U2                                                       |                                                                       fwft_sfifo_w72_d16 |         24 |         24 |       0 |    0 |     28 |      0 |      0 |            0 |
|             U0                                                     |                                                fwft_sfifo_w72_d16_fifo_generator_v13_2_3 |         24 |         24 |       0 |    0 |     28 |      0 |      0 |            0 |
|               inst_fifo_gen                                        |                                          fwft_sfifo_w72_d16_fifo_generator_v13_2_3_synth |         24 |         24 |       0 |    0 |     28 |      0 |      0 |            0 |
|                 gconvfifo.rf                                       |                                                    fwft_sfifo_w72_d16_fifo_generator_top |         24 |         24 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U6                                                         |                                                                afpa_chn_diversity_ctrler |        120 |        120 |       0 |    0 |    170 |      2 |      2 |            0 |
|           (U6)                                                     |                                                                afpa_chn_diversity_ctrler |         41 |         41 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__362 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                      |                                                                      fwft_sfifo_w76_d256 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|             U0                                                     |                                               fwft_sfifo_w76_d256_fifo_generator_v13_2_3 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                         fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                                   fwft_sfifo_w76_d256_fifo_generator_top |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U2B                                                      |                                                              fwft_sfifo_w76_d256_HD17237 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|             U0                                                     |                                       fwft_sfifo_w76_d256_fifo_generator_v13_2_3_HD17238 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|               inst_fifo_gen                                        |                                 fwft_sfifo_w76_d256_fifo_generator_v13_2_3_synth_HD17239 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|                 gconvfifo.rf                                       |                                           fwft_sfifo_w76_d256_fifo_generator_top_HD17240 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|       g0.U21                                                       |                                                                            afpa_services |       1349 |       1342 |       0 |    7 |   1762 |      0 |      1 |            2 |
|         U1                                                         |                                                                            spi_mux_ctler |         28 |         28 |       0 |    0 |     28 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                            spi_mux_ctler |         28 |         28 |       0 |    0 |     26 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__440 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                                            quad_adc_ctrl |         55 |         55 |       0 |    0 |    572 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                            quad_adc_ctrl |         29 |         29 |       0 |    0 |     10 |      0 |      0 |            0 |
|           reset_sync                                               |                                                                          sync_reset__439 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           spi_in                                                   |                                                                                   spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|           spi_out                                                  |                                                                                   spi_tx |         25 |         25 |       0 |    0 |    538 |      0 |      0 |            0 |
|           sync_ptren                                               |                                                                              double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                      adc_brd_switch_ctrl |         95 |         95 |       0 |    0 |    121 |      0 |      1 |            0 |
|           (U3)                                                     |                                                                      adc_brd_switch_ctrl |         19 |         19 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__438 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                              Clk_Divider__parameterized7 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U3                                                       |                                                        LL8_ext_to_spi_tx__parameterized2 |         62 |         62 |       0 |    0 |     71 |      0 |      1 |            0 |
|             (U3)                                                   |                                                        LL8_ext_to_spi_tx__parameterized2 |         35 |         35 |       0 |    0 |     36 |      0 |      0 |            0 |
|             U0                                                     |                                                                          sync_reset__437 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U2                                                     |                                                                fwft_sfifo_w3_d16_HD17016 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|               U0                                                   |                                         fwft_sfifo_w3_d16_fifo_generator_v13_2_3_HD17017 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|                 inst_fifo_gen                                      |                                   fwft_sfifo_w3_d16_fifo_generator_v13_2_3_synth_HD17018 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U4                                                         |                                                                      monitoring_adc_ctrl |        425 |        422 |       0 |    3 |    245 |      0 |      0 |            2 |
|           (U4)                                                     |                                                                      monitoring_adc_ctrl |        260 |        260 |       0 |    0 |     99 |      0 |      0 |            2 |
|           U1                                                       |                                                                          sync_reset__436 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                      |                                                                            signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|           U2                                                       |                                                                           ads1118_driver |        112 |        111 |       0 |    1 |     99 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                           ads1118_driver |        112 |        111 |       0 |    1 |     97 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__435 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           UcA                                                      |                                                           Clk_Divider__parameterized7__1 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           UcB                                                      |                                                              Clk_Divider__parameterized9 |         26 |         26 |       0 |    0 |     21 |      0 |      0 |            0 |
|         U5                                                         |                                                                        adc_brd_id_reader |        229 |        227 |       0 |    2 |    189 |      0 |      0 |            0 |
|           (U5)                                                     |                                                                        adc_brd_id_reader |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__434 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                      |                                                                         signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|           U2                                                       |                                                                            brd_id_reader |        212 |        212 |       0 |    0 |    168 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                            brd_id_reader |        184 |        184 |       0 |    0 |    137 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__432 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3                                                     |                                                             Clk_Divider__parameterized11 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|         U6                                                         |                                                                       flex_brd_id_reader |        363 |        361 |       0 |    2 |    423 |      0 |      0 |            0 |
|           (U6)                                                     |                                                                       flex_brd_id_reader |          3 |          3 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U1                                                       |                                                                          sync_reset__433 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                      |                                                                         signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|           U2                                                       |                                                                         brd_id_reader__1 |        347 |        347 |       0 |    0 |    370 |      0 |      0 |            0 |
|             (U2)                                                   |                                                                         brd_id_reader__1 |        319 |        319 |       0 |    0 |    339 |      0 |      0 |            0 |
|             U1                                                     |                                                                          sync_reset__441 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|             U3                                                     |                                                          Clk_Divider__parameterized11__1 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|         U7                                                         |                                                                          reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U8                                                         |                                                                       afpa_services_ctrl |        143 |        143 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U8)                                                     |                                                                       afpa_services_ctrl |        143 |        143 |       0 |    0 |    150 |      0 |      0 |            0 |
|           U0                                                       |                                                                          sync_reset__431 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
+--------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


