Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Feb 22 01:21:04 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simple_io_control_sets_placed.rpt
| Design       : simple_io
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1560 |          548 |
| No           | No                    | Yes                    |             171 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             408 |          101 |
| Yes          | No                    | Yes                    |             100 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |                                       Enable Signal                                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  ddr_clk                   |                                                                                          |                  |                1 |              1 |         1.00 |
|  clock_wiz_0/inst/clk_out1 |                                                                                          |                  |                1 |              1 |         1.00 |
| ~CLK100MHZ_IBUF_BUFG       |                                                                                          |                  |                3 |              3 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       | output_fifo_wr_en                                                                        | btnC_IBUF        |                1 |              4 |         4.00 |
|  lr_clk_BUFG               | output_fifo_wr_en                                                                        |                  |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_5/start_addr[9]_i_1__4_n_0                                               |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_6/start_addr[9]_i_1__5_n_0                                               |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_8/start_addr[9]_i_1__7_n_0                                               |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_9/start_addr[9]_i_1__8_n_0                                               |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_15/start_addr[9]_i_1__14_n_0                                             |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_0/start_addr[9]_i_1_n_0                                                  |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_1/start_addr[9]_i_1__0_n_0                                               |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_10/start_addr[9]_i_1__9_n_0                                              |                  |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_11/start_addr[9]_i_1__10_n_0                                             |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_12/start_addr[9]_i_1__11_n_0                                             |                  |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_13/start_addr[9]_i_1__12_n_0                                             |                  |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_14/start_addr[9]_i_1__13_n_0                                             |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_7/start_addr[9]_i_1__6_n_0                                               |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_2/start_addr[9]_i_1__1_n_0                                               |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_3/start_addr[9]_i_1__2_n_0                                               |                  |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | big_ram_2/msram_4/start_addr[9]_i_1__3_n_0                                               |                  |                2 |             10 |         5.00 |
|  JC_IBUF__0_BUFG[3]        |                                                                                          | btnC_IBUF        |                7 |             21 |         3.00 |
|  CLK100MHZ_IBUF_BUFG       | dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]   | btnC_IBUF        |                5 |             24 |         4.80 |
|  CLK100MHZ_IBUF_BUFG       | output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | btnC_IBUF        |                7 |             24 |         3.43 |
|  JC_IBUF__0_BUFG[3]        | dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]   | btnC_IBUF        |                6 |             24 |         4.00 |
|  JC_IBUF__0_BUFG[3]        | output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | btnC_IBUF        |                5 |             24 |         4.80 |
| ~clk0                      |                                                                                          |                  |               20 |             64 |         3.20 |
|  JC_IBUF__0_BUFG[3]        |                                                                                          |                  |               16 |             64 |         4.00 |
|  clk0                      |                                                                                          |                  |               20 |             66 |         3.30 |
|  CLK100MHZ_IBUF_BUFG       |                                                                                          | btnC_IBUF        |               21 |             72 |         3.43 |
|  data_reg[23]_i_1_n_0      |                                                                                          | btnC_IBUF        |               24 |             78 |         3.25 |
|  CLK100MHZ_IBUF_BUFG       | output_fifo_wr_en                                                                        |                  |               64 |            240 |         3.75 |
|  CLK100MHZ_IBUF_BUFG       |                                                                                          |                  |              487 |           1361 |         2.79 |
+----------------------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


