	; Module start
	.compiler_version	"TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler v1.1r8 Build 22011964"
	.compiler_invocation	"ctc -f cc43412a --dep-file=Libraries/iLLD/TC37AED/Tricore/_Impl/IfxSrc_cfg.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc37x -D__CPU_TC37X__ --core=tc1.6.2 --fp-model=+float -D__CPU__=tc37x -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Configurations -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Platform -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Platform\\\\Tricore -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Platform\\\\Tricore\\\\Compilers -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Sfr -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Sfr\\\\TC37AED -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Sfr\\\\TC37AED\\\\_Reg -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Ssw -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Ssw\\\\TC37AED -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Infra\\\\Ssw\\\\TC37AED\\\\Tricore -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Service -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Service\\\\CpuGeneric -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Service\\\\CpuGeneric\\\\StdIf -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\Service\\\\CpuGeneric\\\\_Utilities -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Asclin -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Asclin\\\\Asc -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Asclin\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Cpu -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Cpu\\\\Irq -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Cpu\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Cpu\\\\Trap -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Dma -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Dma\\\\Dma -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Dma\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Evadc -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Evadc\\\\Adc -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Evadc\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gpt12 -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gpt12\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gtm -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gtm\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gtm\\\\Tim -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gtm\\\\Tim\\\\In -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gtm\\\\Tom -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gtm\\\\Tom\\\\Pwm -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Gtm\\\\Tom\\\\Timer -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Mtu -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Mtu\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Pms -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Pms\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Port -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Port\\\\Io -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Port\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Scu -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Scu\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Src -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Src\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Stm -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\Stm\\\\Std -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\_Impl -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\_Lib -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\_Lib\\\\DataHandling -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\Libraries\\\\iLLD\\\\TC37AED\\\\Tricore\\\\_PinMap -ID:\\\\Tsinghua\\\\IntellectualRacingTeam\\\\XinDong2025\\\\Example\\\\XinDong_TC377TX-Example_PeriodicInterrupt\\\\XinDongLib -g2 -w544 -w557 -t4 --language=+volatile -N0 -O0 -Y0 -Z0 --compact-max-size=200 --misrac-version=2004 -o Libraries/iLLD/TC37AED/Tricore/_Impl/IfxSrc_cfg.src ../Libraries/iLLD/TC37AED/Tricore/_Impl/IfxSrc_cfg.c"
	.compiler_name		"ctc"
	;source	'../Libraries/iLLD/TC37AED/Tricore/_Impl/IfxSrc_cfg.c'

	
$TC162
	
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	292
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'../Libraries/iLLD/TC37AED/Tricore/_Impl/IfxSrc_cfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\TriCore Debug (TASKING)\\',0
	.byte	12,1
	.word	.L5
	.byte	2,1,3
	.word	270
	.byte	4
	.byte	'__codeptr',0,1,1,1
	.word	272
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,0,0,3,15,0,73,19,0,0,4,22,0,3,8,58,15,59,15
	.byte	57,15,73,19,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L7-.L6
.L6:
	.half	3
	.word	.L9-.L8
.L8:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Libraries/iLLD/TC37AED/Tricore/_Impl/IfxSrc_cfg.c',0,0,0,0,0
.L9:
.L7:
	; Module end
