# Loading project q
# reading /home/sadra/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project tb
# Compile of a.sv failed with 1 errors.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 1 failed with 1 error.
# Compile of a.sv failed with 1 errors.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 1 failed with 1 error.
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 10:10:06 on Nov 27,2023
# Loading sv_std.std
# Loading work.tb
# Loading work.complement
# ** Error: (vsim-3037) Missing instance name in instantiation of 'adder'.
#    Time: 0 ps  Iteration: 0  Region: /tb/ca/genblk1[0] File: /home/sadra/Documents/codes/SD/hw4/q1/a.sv Line: 10
# ** Error: (vsim-3037) Missing instance name in instantiation of 'adder'.
#    Time: 0 ps  Iteration: 0  Region: /tb/ca/genblk1[1] File: /home/sadra/Documents/codes/SD/hw4/q1/a.sv Line: 10
# ** Error: (vsim-3037) Missing instance name in instantiation of 'adder'.
#    Time: 0 ps  Iteration: 0  Region: /tb/ca/genblk1[2] File: /home/sadra/Documents/codes/SD/hw4/q1/a.sv Line: 10
# ** Error: (vsim-3037) Missing instance name in instantiation of 'adder'.
#    Time: 0 ps  Iteration: 0  Region: /tb/ca/genblk1[3] File: /home/sadra/Documents/codes/SD/hw4/q1/a.sv Line: 10
# ** Error: (vsim-3037) Missing instance name in instantiation of 'adder'.
#    Time: 0 ps  Iteration: 0  Region: /tb/ca/genblk1[4] File: /home/sadra/Documents/codes/SD/hw4/q1/a.sv Line: 10
# ** Error: (vsim-3037) Missing instance name in instantiation of 'adder'.
#    Time: 0 ps  Iteration: 0  Region: /tb/ca/genblk1[5] File: /home/sadra/Documents/codes/SD/hw4/q1/a.sv Line: 10
# ** Error: (vsim-3037) Missing instance name in instantiation of 'adder'.
#    Time: 0 ps  Iteration: 0  Region: /tb/ca/genblk1[6] File: /home/sadra/Documents/codes/SD/hw4/q1/a.sv Line: 10
# ** Error: (vsim-3037) Missing instance name in instantiation of 'adder'.
#    Time: 0 ps  Iteration: 0  Region: /tb/ca/genblk1[7] File: /home/sadra/Documents/codes/SD/hw4/q1/a.sv Line: 10
# Error loading design
# End time: 10:10:06 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 8, Warnings: 7
# Compile of a.sv failed with 2 errors.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 1 failed with 2 errors.
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 10:12:30 on Nov 27,2023
# Loading sv_std.std
# Loading work.tb
# Loading work.complement
add wave -position end sim:/tb/*
run -all
run -all
# Compile of a.sv was successful.
# Compile of tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.complement
run -all
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.complement
run -all
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.complement
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/hw4/q1/tb.sv(9)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/SD/hw4/q1/tb.sv line 9
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.complement
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/hw4/q1/tb.sv(9)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/SD/hw4/q1/tb.sv line 9
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.complement
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/hw4/q1/tb.sv(9)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/SD/hw4/q1/tb.sv line 9
# Compile of a.sv failed with 1 errors.
# Compile of tb.sv failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of a.sv was successful.
# Compile of tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of a.sv was successful.
# Compile of tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of a.sv was successful.
# Compile of tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.complement
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/hw4/q1/tb.sv(10)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/SD/hw4/q1/tb.sv line 10
add wave -position end  sim:/tb/cin
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.complement
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/hw4/q1/tb.sv(10)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/SD/hw4/q1/tb.sv line 10
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.complement
# ** Error (suppressible): (vsim-3389) Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb/ca File: /home/sadra/Documents/codes/SD/hw4/q1/tb.sv Line: 7
# Compile of a.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim work.complement work.tb
# vsim work.complement work.tb 
# Start time: 10:12:30 on Nov 27,2023
# Loading sv_std.std
# Loading work.complement
# Loading work.tb
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/tb/cin'. 
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/hw4/q1/tb.sv(9)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/SD/hw4/q1/tb.sv line 9
# End time: 10:41:35 on Nov 27,2023, Elapsed time: 0:29:05
# Errors: 1, Warnings: 2
