# Dual-Port RAM (1R/1W) â€” SystemVerilog + UVM-lite Testbench

A compact **dualâ€‘port RAM** (single write port + single read port) in SystemVerilog with a lightweight class-based testbench (generator/driver/monitor/scoreboard/coverage).

> **Read-during-write policy:** *READ_FIRST* â€” when `wr_en` and `rd_en` are high on the same cycle and `wr_addr == rd_addr`, the read port returns the **old** data while the write updates memory for the next cycle.

---

## ðŸ“¦ Repository Structure

```
â”œâ”€ dp_ram_design.sv     # DUT: dual-port RAM (1R/1W)
â”œâ”€ intf.sv              # Virtual interface for TB <-> DUT
â”œâ”€ transaction.sv       # Randomizable transaction item
â”œâ”€ generator.sv         # Stimulus sequences (write/read combos)
â”œâ”€ driver.sv            # Drives interface from transactions
â”œâ”€ monitor.sv           # Samples pins into transactions
â”œâ”€ scoreboard.sv        # Golden model + checking
â”œâ”€ cov.sv               # Functional coverage (addr/data bins)
â”œâ”€ env.sv               # Testbench environment wiring
â””â”€ testbench.sv         # Top module that instantiates DUT+TB
```

---

## ðŸ§© DUT Overview

**Module:** `dp_ram`

### Ports
| Name     | Dir / Type              | Description                           |
|----------|-------------------------|---------------------------------------|
| `clk`    | input                   | Clock                                  |
| `rst`    | input                   | Synchronous, activeâ€‘high reset         |
| `wr_en`  | input bit               | Write enable                           |
| `rd_en`  | input bit               | Read enable                            |
| `wr_addr`| input logic [4:0]       | Write address (depth = 32)             |
| `rd_addr`| input logic [4:0]       | Read address (depth = 32)              |
| `w_data` | input logic [7:0]       | Write data                             |
| `r_data` | output reg  [7:0]       | Registered read data                   |

> Note: Comments in the design indicate a 20â€‘bit address plan; this instance uses **5â€‘bit** addresses (32x8) for quick simulation. You can scale widths as needed.

### Block Diagram (DUT)

```mermaid
flowchart LR
  subgraph WRITE_PORT["Write Port"]
    WEN[wr_en]
    WADDR["wr_addr[4:0]"]
    WDATA["w_data[7:0]"]
  end

  subgraph MEM["Memory Array (32 x 8)"]
    M[(RAM)]
  end

  subgraph READ_PORT["Read Port"]
    REN[rd_en]
    RADDR["rd_addr[4:0]"]
    RDATA["r_data[7:0]"]
  end

  WEN --> M
  WADDR --> M
  WDATA --> M
  REN --> M
  RADDR --> M
  M --> RDATA
```

**Read/Write semantics:**

- **WRITE** (`wr_en=1`): `mem[wr_addr] <= w_data` on the rising edge.
- **READ**  (`rd_en=1`): `r_data <= mem[rd_addr]` sampled on the rising edge.
- **Sameâ€‘cycle R+W, same address:** **READ_FIRST** â†’ `r_data` sees **old** contents; the write becomes visible next cycle.

---

## ðŸ§ª Testbench Architecture

The testbench is a simple SV Verification setup using mailboxes and a virtual interface.

```mermaid
flowchart LR
  GEN[Generator] -->|transactions| MB1[(mailbox gen2drv)]
  MB1 --> DRV[Driver]
  DRV -->|pins| DUT[(dp_ram)]
  DUT -->|pins| MON[Monitor]
  MON -->|transactions| MB2[(mailbox mon2scb)]
  MON -->|transactions| MB3[(mailbox mon2cov)]
  MB2 --> SCB[Scoreboard]
  MB3 --> COV[Coverage]
```

**Components**
- **`transaction.sv`**: randomizable `{{wr_addr, rd_addr, w_data}}` with control flags `{{wr_en, rd_en}}`.
- **`generator.sv`**: tasks for `write`, `read`, `write_read_same_addr()` and other mixes.
- **`driver.sv`**: consumes transactions from `gen2drv` and drives the interface.
- **`monitor.sv`**: observes DUT pins each cycle and publishes to the scoreboard and coverage.
- **`scoreboard.sv`**: maintains a reference model (array) and checks read data against expected values using **READ_FIRST** ordering (read before write on same cycle/address).
- **`cov.sv`**: address/data coverage. (Update bins to match current address width; right now the address bins show 20â€‘bit ranges.)

> Tip: Type your mailboxes as `mailbox #(transaction)` to avoid VCP2947 warnings and get better type checking.

---

## âœ… Known Items / TODO

- **Address width mismatch in coverage:** `cov.sv` uses 20â€‘bit bins while DUT uses 5â€‘bit addresses. Adjust bins to `[0:31]`.
- **Driver/Monitor loops:** Ensure `driver.run()` and `monitor.run()` loop on clock and process multiple transactions.
- **Mailbox typing:** Replace untyped `mailbox` with `mailbox#(transaction)` in all components to eliminate VCP2947 warnings.
- **Parameterization:** Consider parameters for `ADDR_W` and `DATA_W` in `dp_ram` and the interface to scale the depth and data width cleanly.

---
