xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
inst_mem_sim_netlist.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/ip/inst_mem/inst_mem_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
