#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG2` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG2` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec>;
#[doc = "Field `ENABLE_64` reader - 0:0\\]
Enable (set) for slv_events_in\\[0\\]"]
pub type Enable64R = crate::BitReader;
#[doc = "Field `ENABLE_64` writer - 0:0\\]
Enable (set) for slv_events_in\\[0\\]"]
pub type Enable64W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_65` reader - 1:1\\]
Enable (set) for slv_events_in\\[1\\]"]
pub type Enable65R = crate::BitReader;
#[doc = "Field `ENABLE_65` writer - 1:1\\]
Enable (set) for slv_events_in\\[1\\]"]
pub type Enable65W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_66` reader - 2:2\\]
Enable (set) for slv_events_in\\[2\\]"]
pub type Enable66R = crate::BitReader;
#[doc = "Field `ENABLE_66` writer - 2:2\\]
Enable (set) for slv_events_in\\[2\\]"]
pub type Enable66W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_67` reader - 3:3\\]
Enable (set) for slv_events_in\\[3\\]"]
pub type Enable67R = crate::BitReader;
#[doc = "Field `ENABLE_67` writer - 3:3\\]
Enable (set) for slv_events_in\\[3\\]"]
pub type Enable67W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_68` reader - 4:4\\]
Enable (set) for slv_events_in\\[4\\]"]
pub type Enable68R = crate::BitReader;
#[doc = "Field `ENABLE_68` writer - 4:4\\]
Enable (set) for slv_events_in\\[4\\]"]
pub type Enable68W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_69` reader - 5:5\\]
Enable (set) for slv_events_in\\[5\\]"]
pub type Enable69R = crate::BitReader;
#[doc = "Field `ENABLE_69` writer - 5:5\\]
Enable (set) for slv_events_in\\[5\\]"]
pub type Enable69W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_70` reader - 6:6\\]
Enable (set) for slv_events_in\\[6\\]"]
pub type Enable70R = crate::BitReader;
#[doc = "Field `ENABLE_70` writer - 6:6\\]
Enable (set) for slv_events_in\\[6\\]"]
pub type Enable70W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_71` reader - 7:7\\]
Enable (set) for slv_events_in\\[7\\]"]
pub type Enable71R = crate::BitReader;
#[doc = "Field `ENABLE_71` writer - 7:7\\]
Enable (set) for slv_events_in\\[7\\]"]
pub type Enable71W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_72` reader - 8:8\\]
Enable (set) for slv_events_in\\[8\\]"]
pub type Enable72R = crate::BitReader;
#[doc = "Field `ENABLE_72` writer - 8:8\\]
Enable (set) for slv_events_in\\[8\\]"]
pub type Enable72W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_73` reader - 9:9\\]
Enable (set) for slv_events_in\\[9\\]"]
pub type Enable73R = crate::BitReader;
#[doc = "Field `ENABLE_73` writer - 9:9\\]
Enable (set) for slv_events_in\\[9\\]"]
pub type Enable73W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_74` reader - 10:10\\]
Enable (set) for slv_events_in\\[10\\]"]
pub type Enable74R = crate::BitReader;
#[doc = "Field `ENABLE_74` writer - 10:10\\]
Enable (set) for slv_events_in\\[10\\]"]
pub type Enable74W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_75` reader - 11:11\\]
Enable (set) for slv_events_in\\[11\\]"]
pub type Enable75R = crate::BitReader;
#[doc = "Field `ENABLE_75` writer - 11:11\\]
Enable (set) for slv_events_in\\[11\\]"]
pub type Enable75W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_76` reader - 12:12\\]
Enable (set) for slv_events_in\\[12\\]"]
pub type Enable76R = crate::BitReader;
#[doc = "Field `ENABLE_76` writer - 12:12\\]
Enable (set) for slv_events_in\\[12\\]"]
pub type Enable76W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_77` reader - 13:13\\]
Enable (set) for slv_events_in\\[13\\]"]
pub type Enable77R = crate::BitReader;
#[doc = "Field `ENABLE_77` writer - 13:13\\]
Enable (set) for slv_events_in\\[13\\]"]
pub type Enable77W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_78` reader - 14:14\\]
Enable (set) for slv_events_in\\[14\\]"]
pub type Enable78R = crate::BitReader;
#[doc = "Field `ENABLE_78` writer - 14:14\\]
Enable (set) for slv_events_in\\[14\\]"]
pub type Enable78W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_79` reader - 15:15\\]
Enable (set) for slv_events_in\\[15\\]"]
pub type Enable79R = crate::BitReader;
#[doc = "Field `ENABLE_79` writer - 15:15\\]
Enable (set) for slv_events_in\\[15\\]"]
pub type Enable79W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_80` reader - 16:16\\]
Enable (set) for slv_events_in\\[16\\]"]
pub type Enable80R = crate::BitReader;
#[doc = "Field `ENABLE_80` writer - 16:16\\]
Enable (set) for slv_events_in\\[16\\]"]
pub type Enable80W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_81` reader - 17:17\\]
Enable (set) for slv_events_in\\[17\\]"]
pub type Enable81R = crate::BitReader;
#[doc = "Field `ENABLE_81` writer - 17:17\\]
Enable (set) for slv_events_in\\[17\\]"]
pub type Enable81W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_82` reader - 18:18\\]
Enable (set) for slv_events_in\\[18\\]"]
pub type Enable82R = crate::BitReader;
#[doc = "Field `ENABLE_82` writer - 18:18\\]
Enable (set) for slv_events_in\\[18\\]"]
pub type Enable82W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_83` reader - 19:19\\]
Enable (set) for slv_events_in\\[19\\]"]
pub type Enable83R = crate::BitReader;
#[doc = "Field `ENABLE_83` writer - 19:19\\]
Enable (set) for slv_events_in\\[19\\]"]
pub type Enable83W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_84` reader - 20:20\\]
Enable (set) for slv_events_in\\[20\\]"]
pub type Enable84R = crate::BitReader;
#[doc = "Field `ENABLE_84` writer - 20:20\\]
Enable (set) for slv_events_in\\[20\\]"]
pub type Enable84W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_85` reader - 21:21\\]
Enable (set) for slv_events_in\\[21\\]"]
pub type Enable85R = crate::BitReader;
#[doc = "Field `ENABLE_85` writer - 21:21\\]
Enable (set) for slv_events_in\\[21\\]"]
pub type Enable85W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_86` reader - 22:22\\]
Enable (set) for slv_events_in\\[22\\]"]
pub type Enable86R = crate::BitReader;
#[doc = "Field `ENABLE_86` writer - 22:22\\]
Enable (set) for slv_events_in\\[22\\]"]
pub type Enable86W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_87` reader - 23:23\\]
Enable (set) for slv_events_in\\[23\\]"]
pub type Enable87R = crate::BitReader;
#[doc = "Field `ENABLE_87` writer - 23:23\\]
Enable (set) for slv_events_in\\[23\\]"]
pub type Enable87W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_88` reader - 24:24\\]
Enable (set) for slv_events_in\\[24\\]"]
pub type Enable88R = crate::BitReader;
#[doc = "Field `ENABLE_88` writer - 24:24\\]
Enable (set) for slv_events_in\\[24\\]"]
pub type Enable88W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_89` reader - 25:25\\]
Enable (set) for slv_events_in\\[25\\]"]
pub type Enable89R = crate::BitReader;
#[doc = "Field `ENABLE_89` writer - 25:25\\]
Enable (set) for slv_events_in\\[25\\]"]
pub type Enable89W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_90` reader - 26:26\\]
Enable (set) for slv_events_in\\[26\\]"]
pub type Enable90R = crate::BitReader;
#[doc = "Field `ENABLE_90` writer - 26:26\\]
Enable (set) for slv_events_in\\[26\\]"]
pub type Enable90W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_91` reader - 27:27\\]
Enable (set) for slv_events_in\\[27\\]"]
pub type Enable91R = crate::BitReader;
#[doc = "Field `ENABLE_91` writer - 27:27\\]
Enable (set) for slv_events_in\\[27\\]"]
pub type Enable91W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_92` reader - 28:28\\]
Enable (set) for slv_events_in\\[28\\]"]
pub type Enable92R = crate::BitReader;
#[doc = "Field `ENABLE_92` writer - 28:28\\]
Enable (set) for slv_events_in\\[28\\]"]
pub type Enable92W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_93` reader - 29:29\\]
Enable (set) for slv_events_in\\[29\\]"]
pub type Enable93R = crate::BitReader;
#[doc = "Field `ENABLE_93` writer - 29:29\\]
Enable (set) for slv_events_in\\[29\\]"]
pub type Enable93W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_94` reader - 30:30\\]
Enable (set) for slv_events_in\\[30\\]"]
pub type Enable94R = crate::BitReader;
#[doc = "Field `ENABLE_94` writer - 30:30\\]
Enable (set) for slv_events_in\\[30\\]"]
pub type Enable94W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_95` reader - 31:31\\]
Enable (set) for slv_events_in\\[31\\]"]
pub type Enable95R = crate::BitReader;
#[doc = "Field `ENABLE_95` writer - 31:31\\]
Enable (set) for slv_events_in\\[31\\]"]
pub type Enable95W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for slv_events_in\\[0\\]"]
    #[inline(always)]
    pub fn enable_64(&self) -> Enable64R {
        Enable64R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for slv_events_in\\[1\\]"]
    #[inline(always)]
    pub fn enable_65(&self) -> Enable65R {
        Enable65R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for slv_events_in\\[2\\]"]
    #[inline(always)]
    pub fn enable_66(&self) -> Enable66R {
        Enable66R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for slv_events_in\\[3\\]"]
    #[inline(always)]
    pub fn enable_67(&self) -> Enable67R {
        Enable67R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for slv_events_in\\[4\\]"]
    #[inline(always)]
    pub fn enable_68(&self) -> Enable68R {
        Enable68R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for slv_events_in\\[5\\]"]
    #[inline(always)]
    pub fn enable_69(&self) -> Enable69R {
        Enable69R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for slv_events_in\\[6\\]"]
    #[inline(always)]
    pub fn enable_70(&self) -> Enable70R {
        Enable70R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for slv_events_in\\[7\\]"]
    #[inline(always)]
    pub fn enable_71(&self) -> Enable71R {
        Enable71R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for slv_events_in\\[8\\]"]
    #[inline(always)]
    pub fn enable_72(&self) -> Enable72R {
        Enable72R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for slv_events_in\\[9\\]"]
    #[inline(always)]
    pub fn enable_73(&self) -> Enable73R {
        Enable73R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for slv_events_in\\[10\\]"]
    #[inline(always)]
    pub fn enable_74(&self) -> Enable74R {
        Enable74R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for slv_events_in\\[11\\]"]
    #[inline(always)]
    pub fn enable_75(&self) -> Enable75R {
        Enable75R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for slv_events_in\\[12\\]"]
    #[inline(always)]
    pub fn enable_76(&self) -> Enable76R {
        Enable76R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for slv_events_in\\[13\\]"]
    #[inline(always)]
    pub fn enable_77(&self) -> Enable77R {
        Enable77R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for slv_events_in\\[14\\]"]
    #[inline(always)]
    pub fn enable_78(&self) -> Enable78R {
        Enable78R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for slv_events_in\\[15\\]"]
    #[inline(always)]
    pub fn enable_79(&self) -> Enable79R {
        Enable79R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for slv_events_in\\[16\\]"]
    #[inline(always)]
    pub fn enable_80(&self) -> Enable80R {
        Enable80R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for slv_events_in\\[17\\]"]
    #[inline(always)]
    pub fn enable_81(&self) -> Enable81R {
        Enable81R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for slv_events_in\\[18\\]"]
    #[inline(always)]
    pub fn enable_82(&self) -> Enable82R {
        Enable82R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for slv_events_in\\[19\\]"]
    #[inline(always)]
    pub fn enable_83(&self) -> Enable83R {
        Enable83R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for slv_events_in\\[20\\]"]
    #[inline(always)]
    pub fn enable_84(&self) -> Enable84R {
        Enable84R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for slv_events_in\\[21\\]"]
    #[inline(always)]
    pub fn enable_85(&self) -> Enable85R {
        Enable85R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for slv_events_in\\[22\\]"]
    #[inline(always)]
    pub fn enable_86(&self) -> Enable86R {
        Enable86R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for slv_events_in\\[23\\]"]
    #[inline(always)]
    pub fn enable_87(&self) -> Enable87R {
        Enable87R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for slv_events_in\\[24\\]"]
    #[inline(always)]
    pub fn enable_88(&self) -> Enable88R {
        Enable88R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for slv_events_in\\[25\\]"]
    #[inline(always)]
    pub fn enable_89(&self) -> Enable89R {
        Enable89R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for slv_events_in\\[26\\]"]
    #[inline(always)]
    pub fn enable_90(&self) -> Enable90R {
        Enable90R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for slv_events_in\\[27\\]"]
    #[inline(always)]
    pub fn enable_91(&self) -> Enable91R {
        Enable91R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for slv_events_in\\[28\\]"]
    #[inline(always)]
    pub fn enable_92(&self) -> Enable92R {
        Enable92R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for slv_events_in\\[29\\]"]
    #[inline(always)]
    pub fn enable_93(&self) -> Enable93R {
        Enable93R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for slv_events_in\\[30\\]"]
    #[inline(always)]
    pub fn enable_94(&self) -> Enable94R {
        Enable94R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for slv_events_in\\[31\\]"]
    #[inline(always)]
    pub fn enable_95(&self) -> Enable95R {
        Enable95R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for slv_events_in\\[0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_64(&mut self) -> Enable64W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable64W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for slv_events_in\\[1\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_65(&mut self) -> Enable65W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable65W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for slv_events_in\\[2\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_66(&mut self) -> Enable66W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable66W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for slv_events_in\\[3\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_67(&mut self) -> Enable67W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable67W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for slv_events_in\\[4\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_68(&mut self) -> Enable68W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable68W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for slv_events_in\\[5\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_69(&mut self) -> Enable69W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable69W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for slv_events_in\\[6\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_70(&mut self) -> Enable70W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable70W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for slv_events_in\\[7\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_71(&mut self) -> Enable71W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable71W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for slv_events_in\\[8\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_72(&mut self) -> Enable72W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable72W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for slv_events_in\\[9\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_73(&mut self) -> Enable73W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable73W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for slv_events_in\\[10\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_74(&mut self) -> Enable74W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable74W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for slv_events_in\\[11\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_75(&mut self) -> Enable75W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable75W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for slv_events_in\\[12\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_76(&mut self) -> Enable76W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable76W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for slv_events_in\\[13\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_77(&mut self) -> Enable77W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable77W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for slv_events_in\\[14\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_78(&mut self) -> Enable78W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable78W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for slv_events_in\\[15\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_79(&mut self) -> Enable79W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable79W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for slv_events_in\\[16\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_80(&mut self) -> Enable80W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable80W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for slv_events_in\\[17\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_81(&mut self) -> Enable81W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable81W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for slv_events_in\\[18\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_82(&mut self) -> Enable82W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable82W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for slv_events_in\\[19\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_83(&mut self) -> Enable83W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable83W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for slv_events_in\\[20\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_84(&mut self) -> Enable84W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable84W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for slv_events_in\\[21\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_85(&mut self) -> Enable85W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable85W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for slv_events_in\\[22\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_86(&mut self) -> Enable86W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable86W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for slv_events_in\\[23\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_87(&mut self) -> Enable87W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable87W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for slv_events_in\\[24\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_88(&mut self) -> Enable88W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable88W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for slv_events_in\\[25\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_89(&mut self) -> Enable89W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable89W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for slv_events_in\\[26\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_90(&mut self) -> Enable90W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable90W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for slv_events_in\\[27\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_91(&mut self) -> Enable91W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable91W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for slv_events_in\\[28\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_92(&mut self) -> Enable92W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable92W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for slv_events_in\\[29\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_93(&mut self) -> Enable93W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable93W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for slv_events_in\\[30\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_94(&mut self) -> Enable94W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable94W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for slv_events_in\\[31\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_95(&mut self) -> Enable95W<Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec> {
        Enable95W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_reg2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_reg2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_reg2::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_reg2::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG2 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableReg2Spec {
    const RESET_VALUE: u32 = 0;
}
