{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs.v@65:89@HdlStmProcess", "    .data_in(input_axis_tdata),\n    .crc_state(crc_state),\n    .crc_next(crc_next)\n);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        crc_state <= 32'hFFFFFFFF;\n        fcs_reg <= 0;\n        fcs_valid_reg <= 0;\n    end else begin\n        fcs_valid_reg <= 0;\n        if (input_axis_tvalid) begin\n            if (input_axis_tlast) begin\n                crc_state <= 32'hFFFFFFFF;\n                fcs_reg <= ~crc_next;\n                fcs_valid_reg <= 1;\n            end else begin\n                crc_state <= crc_next;\n            end\n        end\n    end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[73, "        fcs_reg <= 0;\n"], [74, "        fcs_valid_reg <= 0;\n"], [76, "        fcs_valid_reg <= 0;\n"], [81, "                fcs_valid_reg <= 1;\n"]], "Add": [[74, "        fcs_reg <= 32'h00000000;\n"], [74, "        fcs_valid_reg <= 1'b0;\n"], [76, "        fcs_valid_reg <= 1'b0;\n"], [81, "                fcs_valid_reg <= 1'b1;\n"]]}}