<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c64xx › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/plat-s3c64xx/clock.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Openmoko, Inc.</span>
<span class="cm"> * Copyright 2008 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * S3C64XX Base clock support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/regs-sys.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/devs.h&gt;</span>
<span class="cp">#include &lt;plat/cpu-freq.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/clock-clksrc.h&gt;</span>
<span class="cp">#include &lt;plat/pll.h&gt;</span>

<span class="cm">/* fin_apll, fin_mpll and fin_epll are all the same clock, which we call</span>
<span class="cm"> * ext_xtal_mux for want of an actual name from the manual.</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_ext_xtal_mux</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ext_xtal&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define clk_fin_apll clk_ext_xtal_mux</span>
<span class="cp">#define clk_fin_mpll clk_ext_xtal_mux</span>
<span class="cp">#define clk_fin_epll clk_ext_xtal_mux</span>

<span class="cp">#define clk_fout_mpll	clk_mpll</span>
<span class="cp">#define clk_fout_epll	clk_epll</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_h2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hclk2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_27m</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_27m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">27000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_48m_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* can&#39;t rely on clock lock, this register has other usages */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C64XX_OTHERS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_OTHERS_USBMASK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C64XX_OTHERS_USBMASK</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">S3C64XX_OTHERS</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_48m</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_48m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_48m_ctrl</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_xusbxti</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xusbxti&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="kr">inline</span> <span class="nf">s3c64xx_gate</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrlbit</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ctrlbit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">con</span><span class="p">;</span>

	<span class="n">con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">con</span> <span class="o">|=</span> <span class="n">ctrlbit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">con</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ctrlbit</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">con</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_pclk_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s3c64xx_gate</span><span class="p">(</span><span class="n">S3C_PCLK_GATE</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_hclk_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s3c64xx_gate</span><span class="p">(</span><span class="n">S3C_HCLK_GATE</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s3c64xx_sclk_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s3c64xx_gate</span><span class="p">(</span><span class="n">S3C_SCLK_GATE</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks_off</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;nand&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_RTC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_TSADC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_S3C_DEV_I2C1</span>
		<span class="p">.</span><span class="n">devname</span>        <span class="o">=</span> <span class="s">&quot;s3c2440-i2c.0&quot;</span><span class="p">,</span>
<span class="cp">#else</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c&quot;</span><span class="p">,</span>
<span class="cp">#endif</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_IIC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C6410_CLKCON_PCLK_I2C1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_IIS0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_IIS1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_CPU_S3C6410</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C6410_CLKCON_PCLK_IIS2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
<span class="cp">#endif</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;keypad&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_KEYPAD</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_SPI0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_SPI1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;48m&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_MMC0_48</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;48m&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_MMC1_48</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;48m&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_MMC2_48</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ac97&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_AC97</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cfcon&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_IHOST</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_DMA0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_DMA1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;3dse&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_3DSE</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hclk_secur&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_SECUR</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdma1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_SDMA1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdma0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_SDMA0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hclk_jpeg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_JPEG</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;camif&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_CAMIF</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hclk_scaler&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_SCALER</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;2d&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_2D</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tv&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_TV</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;post0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_POST0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rot&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_ROT</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hclk_mfc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_MFC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pclk_mfc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_MFC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dac27&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_DAC27</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tv27&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_TV27</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;scaler27&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_SCALER27</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_scaler&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_SCALER</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;post0_27&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_POST0_27</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;secur&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_SECUR</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mfc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_MFC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cam&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_CAM</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_jpeg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_JPEG</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_48m_spi0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi_48m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_SPI0_48</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_48m_spi1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi_48m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_SPI1_48</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcd&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_LCD</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_GPIO</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-host&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_UHOST</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;otg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_USB</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timers&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_PWM</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c6400-uart.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_UART0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c6400-uart.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_UART1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c6400-uart.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_UART2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c6400-uart.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_UART3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;watchdog&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_PCLK_WDT</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_hsmmc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_HSMMC0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_hsmmc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_HSMMC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_hsmmc2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_hclk_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_HCLK_HSMMC2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_apll&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_apll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_apll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_apll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_apll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_apll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_mout_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_apll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_apll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_epll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_epll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_epll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_epll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_epll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_epll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_mout_epll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_epll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_epll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_mpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_mpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_mpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_mpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_mpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_mout_mpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_mpll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_mpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">armclk_mask</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c64xx_clk_arm_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">clkdiv</span><span class="p">;</span>

	<span class="cm">/* divisor mask starts at bit0, so no need to shift */</span>
	<span class="n">clkdiv</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C_CLK_DIV0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">armclk_mask</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">clkdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c64xx_clk_arm_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
						<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">&lt;</span> <span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">parent</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="n">armclk_mask</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="n">armclk_mask</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent</span> <span class="o">/</span> <span class="p">(</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_clk_arm_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;</span> <span class="n">parent</span> <span class="o">/</span> <span class="p">(</span><span class="n">armclk_mask</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="n">div</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C_CLK_DIV0</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">armclk_mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">div</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">S3C_CLK_DIV0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_arm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c64xx_clk_arm_get_rate</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">s3c64xx_clk_arm_set_rate</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">s3c64xx_clk_arm_round_rate</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c64xx_clk_doutmpll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: parent is %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C_CLK_DIV0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">S3C6400_CLKDIV0_MPLL_MASK</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_dout_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c64xx_clk_doutmpll_get_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_dout_mpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mpll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_dout_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_spi_mmc_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fin_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_27m</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_spi_mmc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_spi_mmc_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_spi_mmc_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_irda_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_27m</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_irda</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_irda_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_irda_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_uart_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_uart</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_uart_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_uart_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_uhost_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fin_epll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_uhost</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_uhost_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_uhost_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* The peripheral clocks are all controlled via clocksource followed</span>
<span class="cm"> * by an optional divider and gate stage. We currently roll this into</span>
<span class="cm"> * one clock which hides the intermediate clock from the mux.</span>
<span class="cm"> *</span>
<span class="cm"> * Note, the JPEG clock can only be an even divider...</span>
<span class="cm"> *</span>
<span class="cm"> * The scaler and LCD clocks depend on the S3C64XX version, and also</span>
<span class="cm"> * have a common parent divisor so are not included here.</span>
<span class="cm"> */</span>

<span class="cm">/* clocks that feed other parts of the clock source tree */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_iis_cd0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis_cdclk0&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_iis_cd1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis_cdclk1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_iisv4_cd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis_cdclk_v4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_pcm_cd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pcm_cdclk&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_audio0_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_epll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_iis_cd0</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pcm_cd</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_audio0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_audio0_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_audio0_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_audio1_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_epll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_iis_cd1</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pcm_cd</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_audio1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_audio1_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_audio1_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_audio2_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_epll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_iisv4_cd</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pcm_cd</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_audio2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_audio2_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_audio2_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_camif_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_h2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_camif</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_camif_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_camif_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clksrcs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-bus-host&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_UHOST</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_src</span> 	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_uhost</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;audio-bus&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_AUDIO0</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_audio0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;audio-bus&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_AUDIO1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_audio1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;audio-bus&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.2&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C6410_CLKCON_SCLK_AUDIO2</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C6410_CLK_SRC2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_audio2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;irda-bus&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_IRDA</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_irda</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;camera&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_CAM</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">0</span>  <span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_camif</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Where does UCLK0 come from? */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_uclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_UART</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_uart</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_mmc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc_bus&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_MMC0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_spi_mmc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_mmc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc_bus&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_MMC1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_spi_mmc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_mmc2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc_bus&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>        <span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_MMC2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span>  <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_spi_mmc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_spi0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi-bus&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_SPI0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_spi_mmc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_spi1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi-bus&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C_CLKCON_SCLK_SPI1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c64xx_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_SRC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_spi_mmc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Clock initialisation code */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">init_parents</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_mout_apll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_mpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">clksrc_cdev</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_uclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_mmc0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_mmc1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_mmc2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_spi0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_spi1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_cdev</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_hsmmc0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_hsmmc1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_hsmmc2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_48m_spi0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_48m_spi1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">s3c64xx_clk_lookup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_uclk</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.0&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_hsmmc0</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_hsmmc1</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.2&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_hsmmc2</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.0&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_mmc0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_mmc1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.2&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_mmc2</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;spi_busclk0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_spi0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_48m_spi0</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_spi1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_48m_spi1</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define GET_DIV(clk, field) ((((clk) &amp; field##_MASK) &gt;&gt; field##_SHIFT) + 1)</span>

<span class="kt">void</span> <span class="n">__init_or_cpufreq</span> <span class="nf">s3c64xx_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">xtal_clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">epll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">apll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mpll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clkdiv0</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: registering clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">clkdiv0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C_CLK_DIV0</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: clkdiv0 = %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">clkdiv0</span><span class="p">);</span>

	<span class="n">xtal_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;xtal&quot;</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">));</span>

	<span class="n">xtal</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: xtal is %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">xtal</span><span class="p">);</span>

	<span class="cm">/* For now assume the mux always selects the crystal */</span>
	<span class="n">clk_ext_xtal_mux</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="n">xtal_clk</span><span class="p">;</span>

	<span class="n">epll</span> <span class="o">=</span> <span class="n">s3c_get_pll6553x</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C_EPLL_CON0</span><span class="p">),</span>
				<span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C_EPLL_CON1</span><span class="p">));</span>
	<span class="n">mpll</span> <span class="o">=</span> <span class="n">s3c6400_get_pll</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C_MPLL_CON</span><span class="p">));</span>
	<span class="n">apll</span> <span class="o">=</span> <span class="n">s3c6400_get_pll</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C_APLL_CON</span><span class="p">));</span>

	<span class="n">fclk</span> <span class="o">=</span> <span class="n">mpll</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;S3C64XX: PLL settings, A=%ld, M=%ld, E=%ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">apll</span><span class="p">,</span> <span class="n">mpll</span><span class="p">,</span> <span class="n">epll</span><span class="p">);</span>

	<span class="k">if</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C64XX_OTHERS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">S3C64XX_OTHERS_SYNCMUXSEL</span><span class="p">)</span>
		<span class="cm">/* Synchronous mode */</span>
		<span class="n">hclk2</span> <span class="o">=</span> <span class="n">apll</span> <span class="o">/</span> <span class="n">GET_DIV</span><span class="p">(</span><span class="n">clkdiv0</span><span class="p">,</span> <span class="n">S3C6400_CLKDIV0_HCLK2</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="cm">/* Asynchronous mode */</span>
		<span class="n">hclk2</span> <span class="o">=</span> <span class="n">mpll</span> <span class="o">/</span> <span class="n">GET_DIV</span><span class="p">(</span><span class="n">clkdiv0</span><span class="p">,</span> <span class="n">S3C6400_CLKDIV0_HCLK2</span><span class="p">);</span>

	<span class="n">hclk</span> <span class="o">=</span> <span class="n">hclk2</span> <span class="o">/</span> <span class="n">GET_DIV</span><span class="p">(</span><span class="n">clkdiv0</span><span class="p">,</span> <span class="n">S3C6400_CLKDIV0_HCLK</span><span class="p">);</span>
	<span class="n">pclk</span> <span class="o">=</span> <span class="n">hclk2</span> <span class="o">/</span> <span class="n">GET_DIV</span><span class="p">(</span><span class="n">clkdiv0</span><span class="p">,</span> <span class="n">S3C6400_CLKDIV0_PCLK</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;S3C64XX: HCLK2=%ld, HCLK=%ld, PCLK=%ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">hclk2</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="n">pclk</span><span class="p">);</span>

	<span class="n">clk_fout_mpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">mpll</span><span class="p">;</span>
	<span class="n">clk_fout_epll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">epll</span><span class="p">;</span>
	<span class="n">clk_fout_apll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">apll</span><span class="p">;</span>

	<span class="n">clk_h2</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">hclk2</span><span class="p">;</span>
	<span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">hclk</span><span class="p">;</span>
	<span class="n">clk_p</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">pclk</span><span class="p">;</span>
	<span class="n">clk_f</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">fclk</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_parents</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_set_clksrc</span><span class="p">(</span><span class="n">init_parents</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="nb">true</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_set_clksrc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clksrcs</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks1</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_iis_cd0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_iis_cd1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_iisv4_cd</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_pcm_cd</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_arm</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_ext</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_27m</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_h2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_xusbxti</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * s3c64xx_register_clocks - register clocks for s3c6400 and s3c6410</span>
<span class="cm"> * @xtal: The rate for the clock crystal feeding the PLLs.</span>
<span class="cm"> * @armclk_divlimit: Divisor mask for ARMCLK.</span>
<span class="cm"> *</span>
<span class="cm"> * Register the clocks for the S3C6400 and S3C6410 SoC range, such</span>
<span class="cm"> * as ARMCLK as well as the necessary parent clocks.</span>
<span class="cm"> *</span>
<span class="cm"> * This call does not setup the clocks, which is left to the</span>
<span class="cm"> * s3c64xx_setup_clocks() call which may be needed by the cpufreq</span>
<span class="cm"> * or resume code to re-set the clocks if the bootloader has changed</span>
<span class="cm"> * them.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">s3c64xx_register_clocks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal</span><span class="p">,</span> 
				    <span class="kt">unsigned</span> <span class="n">armclk_divlimit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>

	<span class="n">armclk_mask</span> <span class="o">=</span> <span class="n">armclk_divlimit</span><span class="p">;</span>

	<span class="n">s3c24xx_register_baseclocks</span><span class="p">(</span><span class="n">xtal</span><span class="p">);</span>
	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks</span><span class="p">));</span>

	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">init_clocks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks</span><span class="p">));</span>

	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>
	<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>

	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">clk_cdev</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_cdev</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cnt</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_cdev</span><span class="p">);</span> <span class="n">cnt</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">clk_cdev</span><span class="p">[</span><span class="n">cnt</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">clks1</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks1</span><span class="p">));</span>
	<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cnt</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrc_cdev</span><span class="p">);</span> <span class="n">cnt</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">clksrc_cdev</span><span class="p">[</span><span class="n">cnt</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">s3c64xx_clk_lookup</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s3c64xx_clk_lookup</span><span class="p">));</span>

	<span class="n">s3c_pwmclk_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
