	component processor is
		port (
			address_external_connection_export           : out std_logic_vector(10 downto 0);                    -- export
			characterreceived_external_connection_export : in  std_logic                     := 'X';             -- export
			charactersent_external_connection_export     : in  std_logic                     := 'X';             -- export
			clk_clk                                      : in  std_logic                     := 'X';             -- clk
			datain_external_connection_export            : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			dataout_external_connection_export           : out std_logic_vector(7 downto 0);                     -- export
			load_external_connection_export              : out std_logic;                                        -- export
			parallelinput_external_connection_export     : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			paralleloutput_external_connection_export    : out std_logic_vector(7 downto 0);                     -- export
			ramcontrols_external_connection_export       : out std_logic_vector(2 downto 0);                     -- export
			reset_reset_n                                : in  std_logic                     := 'X';             -- reset_n
			transmitenable_external_connection_export    : out std_logic                                         -- export
		);
	end component processor;

