
<!--
This XML file (created on Wed Jun 21 11:20:13 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_178.xsd</schema>
<license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 178</build>
	<binary_type>32</binary_type>
	<module>quartus_tan</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Wed Jun 21 11:20:13 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<project>C:/altera/FPGA_course/ex13/ex13</project>
<revision>ex13</revision>
<compilation_summary>
	<flow_status>Successful - Wed Jun 21 11:20:12 2006</flow_status>
	<quartus_ii_version>6.0 Build 178 04/27/2006 SJ Web Edition</quartus_ii_version>
	<revision_name>ex13</revision_name>
	<top_level_entity_name>ex13</top_level_entity_name>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>No</met_timing_requirements>
	<total_logic_elements>839 / 12,060 ( 7 % )</total_logic_elements>
	<total_pins>22 / 185 ( 12 % )</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>4,096 / 239,616 ( 2 % )</total_memory_bits>
	<total_plls>0 / 2 ( 0 % )</total_plls>
</compilation_summary>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off ex13 -c ex13 --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>on</smart_recompile>
</software_data>
<messages>
	<warning>Critical Warning: Timing requirements were not met. See Report window for details.</warning>
	<warning>Warning: Can&apos;t achieve timing requirement Slow Model Clock Setup: &apos;12_288MHz&apos; along 385 path(s). See Report window for details.</warning>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings</info>
	<info>Info: Elapsed time: 00:00:03</info>
	<info>Info: Processing ended: Wed Jun 21 11:20:12 2006</info>
	<info>Info: th for register &quot;sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]&quot; (data pin = &quot;altera_internal_jtag~TMSUTAP&quot;, clock pin = &quot;altera_internal_jtag~TCKUTAP&quot;) is 3.409 ns</info>
	<info>Info: - Shortest pin to register delay is 1.366 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>12_288MHz</clock_node_name>
		<clock_setting_name>CODEC</clock_setting_name>
		<type>User Pin</type>
		<fmax_requirement units="MHz">80.0</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
	<row>
		<clock_node_name>altera_internal_jtag~TCKUTAP</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
</talkback>
