********************************************************************************
pvs 20.10-p029 64 bit (Mon Sep 28 20:09:41 PDT 2020)
Build Ref No.: 029 Production (09-28-2020) [pvs_2010]

Copyright 2020 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.32-431.11.2.el6.x86_64
Executed on:     ice05 (Linux x86_64 3.10.0-1160.62.1.el7.x86_64)
Process Id:      17108
Starting Time:   Sat Apr 30 23:09:01 2022 (Sun May  1 03:09:01 2022 GMT)
With parameters: -drc -get_rules /tmp/pvsrng.10592@ice05.1 -tc top -gds /dev/null -get_options /tmp/pvsoptpar.10592@ice05.1 -gen_tags /tmp/pvsgentags.10592@ice05.1 -control /tmp/ipvsRulesCheckControl.10592@ice05.1 /afs/ee.cooper.edu/user/d/david.yang/VLSI_tsmc65/.technology.rul.10592@ice05.1 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
    cpu MHz         :  3404.150
    cache size      :  8192 KB
    physical cores  :  4
    logical cores   :  8
    hyper-threading on

Memory info:
    7744M physical memory installed.

    MemTotal:        7930696 kB
    MemFree:         1628560 kB
    MemAvailable:    3065756 kB
    Buffers:           92592 kB
    Cached:          1463160 kB
    SwapCached:        21240 kB
    Active:          3836784 kB
    Inactive:        1642848 kB
    Active(anon):    3055512 kB
    Inactive(anon):  1048524 kB
    Active(file):     781272 kB
    Inactive(file):   594324 kB
    Unevictable:           0 kB
    Mlocked:               0 kB
    SwapTotal:       8388604 kB
    SwapFree:        7967996 kB
    Dirty:             13096 kB
    Writeback:             0 kB
    AnonPages:       3919456 kB
    Mapped:           586888 kB
    Shmem:            180000 kB
    Slab:             473820 kB
    SReclaimable:     365308 kB
    SUnreclaim:       108512 kB
    KernelStack:       23872 kB
    PageTables:       152224 kB
    NFS_Unstable:          0 kB
    Bounce:                0 kB
    WritebackTmp:          0 kB
    CommitLimit:    12353952 kB
    Committed_AS:   14255924 kB
    VmallocTotal:   34359738367 kB
    VmallocUsed:      117048 kB
    VmallocChunk:   34359491396 kB
    Percpu:             2752 kB
    HardwareCorrupted:     0 kB
    AnonHugePages:    169984 kB
    CmaTotal:              0 kB
    CmaFree:               0 kB
    HugePages_Total:       0
    HugePages_Free:        0
    HugePages_Rsvd:        0
    HugePages_Surp:        0
    Hugepagesize:       2048 kB
    DirectMap4k:      125056 kB
    DirectMap2M:     5040128 kB
    DirectMap1G:     3145728 kB


########################################################################
Get environment info ...
########################################################################
ENV VAR: TCL_LIBRARY = /afs/ee.cooper.edu/dist/cadence-2021/installs/pvs/share/lib/tcltk/08.64/tcl8.6
ENV VAR: TCLX_LIBRARY = /afs/ee.cooper.edu/dist/cadence-2021/installs/pvs/share/lib/tclx/08.40
ENV VAR: TCLLIBPATH = /afs/ee.cooper.edu/dist/cadence-2021/installs/pvs/share/lib/itcl/3.4.1 /afs/ee.cooper.edu/dist/cadence-2021/installs/pvs/share/lib/tclxml/3.2 /afs/ee.cooper.edu/dist/cadence-2021/installs/pvs/share/lib/tcllib/1.18 /afs/ee.cooper.edu/dist/cadence-2021/installs/pvs/share/lib/itcl/3.4.1 /afs/ee.cooper.edu/dist/cadence-2021/installs/pvs/share/lib/tclxml/3.2 /afs/ee.cooper.edu/dist/cadence-2021/installs/pvs/share/lib/tcllib/1.18 


########################################################################
Parsing Control File /tmp/ipvsRulesCheckControl.10592@ice05.1 ...
########################################################################
RESULTS_DB -drc "/afs/ee.cooper.edu/user/d/david.yang/VLSI_tsmc65/TwoStage_layout.drc_errors.ascii" -ascii;

########################################################################
Parsing Rule File /afs/ee.cooper.edu/user/d/david.yang/VLSI_tsmc65/.technology.rul.10592@ice05.1 ...
########################################################################
TECHNOLOGY tsmcN65_pvs -ruleSet 0___N65_UTM_9M_6x1z1u -techLib /afs/ee.cooper.edu/user/d/david.yang/VLSI_tsmc65/pvstech.lib;
[INFO] TECHNOLOGY: Rules file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a will be included after the remainder of the current rules are processed.
[INFO] TECHNOLOGY tsmcN65_pvs -ruleSet 0___N65_UTM_9M_6x1z1u -techLib /afs/ee.cooper.edu/user/d/david.yang/VLSI_tsmc65/pvstech.lib: End of additions.
#DEFINE GUIDELINE_RES
#DEFINE DISCONNECT_AFTER_RESISTOR
#DEFINE GUIDELINE_LUP
#DEFINE GUIDELINE_ESD
#DEFINE NW_SUGGESTED
#DEFINE DATATYPE_WARNING
#DEFINE CHECK_LOW_DENSITY
#DEFINE FRONT_END
#DEFINE BACK_END
#DEFINE Required
#DEFINE Recommended
#DEFINE Analog
#DEFINE Guideline
variable PAD_TEXT ?;
variable VDD_TEXT VDD?;
variable VSS_TEXT VSS?;
variable xLB 0;
variable yLB 0;
variable xRT 1000;
variable yRT 1000;
variable CellsForRRuleRequired *;
variable CellsForRRuleRecommended *;
variable CellsForRRuleAnalog  ;
variable CellsForRRuleGuideline *;
variable ExclCellsForRRuleRequired  ;
variable ExclCellsForRRuleRecommended  ;
variable ExclCellsForRRuleAnalog  ;
variable ExclCellsForRRuleGuideline  ;
variable METAL_LOW_DEN_WINDOW_SIZE 75;
variable METAL_LOW_DEN_WINDOW_STEP 37.5;
variable METAL_HIGH_DEN_WINDOW_SIZE 100;
variable METAL_HIGH_DEN_WINDOW_STEP 50;
variable GRID 0.005;
variable OFFSETX 0.001;
variable DNW_S_1 3.5;
variable DNW_S_2 2.5;
variable DNW_W_1 3;
variable DNW_S_3 1.65;
variable DNW_S_4 1;
variable DNW_S_5 1.2;
variable DNW_EN_3 0.56;
variable DNW_O_1 0.4;
variable OD_W_1 0.08;
variable OD_W_2 0.12;
variable OD_W_3 0.4;
variable OD_W_4 0.18;
variable OD_S_1 0.11;
variable OD_S_1_R 0.14;
variable OD_S_2 0.18;
variable OD_S_3_L 0.2;
variable OD_S_3_W 0.15;
variable OD_S_3 0.13;
variable OD_S_3_1 0.125;
variable OD_S_4 0.18;
variable OD_S_5 0.18;
variable OD_S_6_R 0.35;
variable OD_A_1 0.054;
variable OD_A_2 0.085;
variable OD_L_1 0.5;
variable OD_L_1_W 0.15;
variable OD_L_2 25;
variable OD_L_2_W 0.15;
variable OD_DN_1L 0.25;
variable OD_DN_1H 0.75;
variable OD_DN_2L 0.2;
variable OD_DN_2L_W 150;
variable OD_DN_2L_S 75;
variable OD_DN_2L_E 37.5;
variable OD_DN_2H 0.9;
variable OD_DN_2H_CORE 0.8;
variable OD_DN_2H_W 150;
variable OD_DN_2H_S 75;
variable OD_DN_2H_E 37.5;
variable OD_DN_3L 0.2;
variable OD_DN_3L_W 150;
variable OD_DN_3L_S 75;
variable OD_DN_3L_E 37.5;
variable OD_DN_3H 0.9;
variable OD_DN_3H_CORE 0.8;
variable OD_DN_3H_W 150;
variable OD_DN_3H_S 75;
variable OD_DN_3H_E 37.5;
variable NW_W_1 0.47;
variable NW_W_2 1.8;
variable NW_S_1 0.47;
variable NW_S_2 1;
variable NW_S_3 1.2;
variable NW_S_4 1.2;
variable NW_S_5 0.16;
variable NW_S_6 0.16;
variable NW_S_7 0.31;
variable NW_EN_1 0.16;
variable NW_EN_1_5V 0.17;
variable NW_EN_2 0.16;
variable NW_EN_2_5V 0.8;
variable NW_EN_3 0.31;
variable NW_A_1 0.64;
variable NW_A_2 0.64;
variable NW_A_3 1;
variable NW_A_3_L 0.8;
variable NW_A_4 1;
variable NW_A_4_L 0.8;
variable NWROD_W_1 1.8;
variable NWROD_S_1 1.2;
variable NWROD_S_2 0.3;
variable NWROD_EN_1 1;
variable NWROD_EN_2 0.3;
variable NWROD_O_1 0.4;
variable NWRSTI_EN_1 0.4;
variable NWRSTI_EN_2 0.3;
variable NWRSTI_EN_3 0.3;
variable NWRSTI_EX_1 0.3;
variable NT_N_W_1 0.47;
variable NT_N_S_1 0.47;
variable NT_N_S_2 0.38;
variable NT_N_S_3 1.2;
variable NT_N_EX_1 0.35;
variable NT_N_A_1 0.64;
variable NT_N_A_2 0.64;
variable NT_N_A_3 1;
variable NT_N_A_3_L 0.8;
variable NT_N_A_4 1;
variable NT_N_A_4_L 0.8;
variable NT_N_W_2 0.2;
variable NT_N_W_2_1 0.3;
variable NT_N_W_2_2 0.2;
variable NT_N_W_2_2_E 1;
variable NT_N_W_2_2_M 0.5;
variable NT_N_W_2_3 0.2;
variable NT_N_W_3 1.2;
variable NT_N_W_4 0.8;
variable NT_N_W_5 0.5;
variable NT_N_EN_1_L 0.26;
variable NT_N_EN_1_H 0.285;
variable OD2_W_1 0.47;
variable OD2_W_2 0.47;
variable OD2_W_3 0.47;
variable OD2_S_1 0.47;
variable OD2_S_2 0.27;
variable OD2_S_3 0.34;
variable OD2_S_4 0.47;
variable OD2_S_5 0.47;
variable OD2_S_6 0.47;
variable OD2_S_7 0.47;
variable OD2_S_8 0.47;
variable OD2_EN_1 0.34;
variable OD2_EX_1 0.47;
variable OD2_EX_2 0.47;
variable OD2_EX_3 0.27;
variable OD2_O_1 0.47;
variable OD25_33_W_1 0.5;
variable OD25_33_W_2 0.4;
variable OD25_18_W_1 0.26;
variable PO_W_1 0.06;
variable PO_W_2 0.28;
variable PO_W_3 0.38;
variable PO_W_4 0.2;
variable PO_W_5 0.19;
variable PO_W_5_F 0.08;
variable PO_S_1 0.12;
variable PO_S_2 0.13;
variable PO_S_2_1 0.15;
variable PO_S_2_1_W 0.09;
variable PO_S_3 0.25;
variable PO_S_4 0.05;
variable PO_S_4_1 0.15;
variable PO_S_4_1_A 0.0121;
variable PO_S_5 0.1;
variable PO_S_5_W 0.15;
variable PO_S_6 0.1;
variable PO_S_6_W 0.15;
variable PO_S_7 0.18;
variable PO_S_7_L 0.18;
variable PO_S_7_W 0.13;
variable PO_S_9 0.25;
variable PO_S_10 0.14;
variable PO_S_10_Q 0.09;
variable PO_S_10_E 0.035;
variable PO_EX_1 0.14;
variable PO_EX_2 0.115;
variable PO_EX_3 0.16;
variable PO_EX_3_W 0.15;
variable PO_EX_3_S 0.1;
variable PO_L_1 25;
variable PO_L_1_W 0.13;
variable PO_A_1 0.042;
variable PO_A_1_1 0.051;
variable PO_A_2 0.094;
variable PO_DN_1_L 0.14;
variable PO_DN_1_H 0.4;
variable PO_DN_2 0.001;
variable PO_DN_2_W 20;
variable PO_DN_2_S 10;
variable PO_DN_2_E 5;
variable PO_DN_3 0.14;
variable PO_R_6_U 0.425;
variable PO_R_6_V 0.11;
variable PO_R_6_W 0.255;
variable PO_R_6_X 0.065;
variable PO_S_15 1;
variable PO_S_15_L 0.08;
variable PO_S_15_A 630;
variable PO_S_15_DN 0.7;
variable PO_S_16 0.19;
variable VTH_N_W_1 0.18;
variable VTH_N_S_1 0.18;
variable VTH_N_S_2 0.16;
variable VTH_N_S_2_1 0.185;
variable VTH_N_S_3 0.22;
variable VTH_N_EN_1 0.185;
variable VTH_N_EN_2 0.16;
variable VTH_N_A_1 0.27;
variable VTH_N_A_2 0.27;
variable VTH_N_S_1_W 0.4;
variable VTH_P_W_1 0.18;
variable VTH_P_S_1 0.18;
variable VTH_P_S_2 0.16;
variable VTH_P_S_2_1 0.185;
variable VTH_P_S_3 0.22;
variable VTH_P_EN_1 0.185;
variable VTH_P_EN_2 0.16;
variable VTH_P_A_1 0.27;
variable VTH_P_A_2 0.27;
variable VTH_P_S_1_W 0.4;
variable VTL_N_W_1 0.18;
variable VTL_N_S_1 0.18;
variable VTL_N_S_2 0.16;
variable VTL_N_S_2_1 0.185;
variable VTL_N_S_3 0.22;
variable VTL_N_EN_1 0.185;
variable VTL_N_EN_2 0.16;
variable VTL_N_A_1 0.27;
variable VTL_N_A_2 0.27;
variable VTL_N_S_1_W 0.4;
variable VTL_P_W_1 0.18;
variable VTL_P_S_1 0.18;
variable VTL_P_S_2 0.16;
variable VTL_P_S_2_1 0.185;
variable VTL_P_S_3 0.22;
variable VTL_P_EN_1 0.185;
variable VTL_P_EN_2 0.16;
variable VTL_P_A_1 0.27;
variable VTL_P_A_2 0.27;
variable VTL_P_S_1_W 0.4;
variable mVTL_EN_1 0.05;
variable mVTL_S_1 0.05;
variable PP_W_1 0.18;
variable PP_S_1 0.18;
variable PP_S_2 0.13;
variable PP_S_4 0.02;
variable PP_S_5 0.32;
variable PP_S_6 0.32;
variable PP_S_6_J 0.16;
variable PP_S_7 0.2;
variable PP_EN_1 0.15;
variable PP_EX_1 0.13;
variable PP_EX_2 0.02;
variable PP_EX_3 0.2;
variable PP_EX_4 0.32;
variable PP_O_1 0.13;
variable PP_A_1 0.122;
variable PP_A_2 0.122;
variable PP_A_3 0.04;
variable PP_R_1 0.16;
variable NP_W_1 0.18;
variable NP_S_1 0.18;
variable NP_S_2 0.13;
variable NP_EX_1 0.13;
variable NP_S_4 0.02;
variable NP_S_5 0.32;
variable NP_S_6 0.32;
variable NP_S_6_J 0.16;
variable NP_S_7 0.2;
variable NP_EX_2 0.02;
variable NP_EX_3 0.2;
variable NP_EX_4 0.32;
variable NP_O_1 0.13;
variable NP_A_1 0.122;
variable NP_A_2 0.122;
variable NP_A_3 0.04;
variable NP_R_1 0.16;
variable DCO_W_1 0.4;
variable DCO_S_1 0.4;
variable DCO_S_2 0.055;
variable DCO_S_3 0.185;
variable DCO_S_4 0.16;
variable DCO_S_5 0.18;
variable DCO_S_6 0.4;
variable DCO_EN_1 0.185;
variable DCO_EN_2 0.16;
variable DCO_EX_1 0.18;
variable DCO_EX_2 0.18;
variable DCO_EX_3 0.055;
variable DCO_A_1 1.2;
variable DCO_A_2 1.2;
variable DCO_O_1 0.18;
variable DCO_R_5 0.2;
variable LDN_EX_1 0.18;
variable LDN_O_1 0.18;
variable LDP_EX_1 0.18;
variable LDP_O_2 0.18;
variable VT_S_1 0.18;
variable VT_EX_2 0.18;
variable RPO_W_1 0.43;
variable RPO_S_1 0.43;
variable RPO_S_2 0.22;
variable RPO_S_3 0.22;
variable RPO_S_4 0.38;
variable RPO_S_5 0.3;
variable RPO_EX_1 0.22;
variable RPO_EX_2 0.22;
variable RPO_EX_1_1 0.3;
variable RPO_EX_1_1_W 10;
variable RPO_A_1 1;
variable RPO_A_2 1;
variable RES_8 0.16;
variable RES_11 0.13;
variable VAR_W_1 0.2;
variable VAR_W_2 0.2;
variable VAR_W_3 0.4;
variable VAR_W_4 0.4;
variable VAR_S_1 0.13;
variable VAR_EN_1 0.16;
variable VAR_R_4 0.16;
variable VAR_R_5_1 0.19;
variable VAR_R_5_2 0.13;
variable HVD_N_W_1 0.47;
variable HVD_N_W_2 0.6;
variable HVD_N_S_1 0.47;
variable HVD_N_S_2 1.37;
variable HVD_N_S_3 1.6;
variable HVD_N_S_4 0.3;
variable HVD_N_S_5 0.6;
variable HVD_N_S_6 3;
variable HVD_N_EX_1 0.24;
variable HVD_N_O_1 0.3;
variable HVD_N_L_1 0.85;
variable HVD_N_A_1 0.64;
variable HVD_N_A_2 0.64;
variable HVD_P_W_1 0.47;
variable HVD_P_W_2 0.6;
variable HVD_P_S_1 0.47;
variable HVD_P_S_2 1.2;
variable HVD_P_S_4 0.24;
variable HVD_P_S_5 0.48;
variable HVD_P_EX_1 0.24;
variable HVD_P_EN_1 1.6;
variable HVD_P_O_1 0.25;
variable HVD_P_L_1 0.6;
variable HVD_P_A_1 0.64;
variable HVD_P_A_2 0.64;
variable GR_R_7 2;
variable GR_R_8 4;
variable GR_R_9 28;
variable GR_R_10 2;
variable GR_R_11 2;
variable GR_R_12 65;
variable GR_R_13 10;
variable BV_W_1 10;
variable BV_W_2 50;
variable BV_R_1 64;
variable HVD_N_W_1_N55LP 0.47;
variable HVD_N_W_2_N55LP 1;
variable HVD_N_S_1_N55LP 0.47;
variable HVD_N_S_2_N55LP 1.6;
variable HVD_N_S_3_N55LP 1.6;
variable HVD_N_S_4_N55LP 0.3;
variable HVD_N_S_5_N55LP 0.6;
variable HVD_N_S_6_N55LP 3;
variable HVD_N_EX_1_N55LP 0.24;
variable HVD_N_O_1_N55LP 0.2;
variable HVD_N_L_1_N55LP 0.52;
variable HVD_N_A_1_N55LP 0.64;
variable HVD_N_A_2_N55LP 0.64;
variable HVD_N_W_3_N55LP 0.12;
variable HVD_N_S_7_N55LP 0.13;
variable HVD_N_EX_2_N55LP 0.14;
variable HVD_N_S_8_N55LP 0.34;
variable HVD_N_S_9_N55LP 0.37;
variable HVD_P_W_1_N55LP 0.47;
variable HVD_P_W_2_N55LP 1;
variable HVD_P_S_1_N55LP 0.47;
variable HVD_P_S_2_N55LP 1.6;
variable HVD_P_S_4_N55LP 0.3;
variable HVD_P_S_5_N55LP 0.6;
variable HVD_P_EX_1_N55LP 0.24;
variable HVD_P_EN_1_N55LP 1.6;
variable HVD_P_O_1_N55LP 0.15;
variable HVD_P_L_1_N55LP 0.5;
variable HVD_P_A_1_N55LP 0.64;
variable HVD_P_A_2_N55LP 0.64;
variable HVD_P_EN_2_N55LP 0.4;
variable HVD_P_W_3_N55LP 0.12;
variable HVD_P_S_6_N55LP 0.13;
variable HVD_P_EX_2_N55LP 0.14;
variable HVD_P_S_7_N55LP 0.34;
variable HVD_P_S_8_N55LP 0.37;
variable HVD_DPW_W_1_N55LP 0.5;
variable HVD_DPW_S_1_N55LP 0.5;
variable HVD_DPW_S_2_N55LP 4;
variable HVD_DPW_S_3_N55LP 0.75;
variable BV_W_1_N55LP 50;
variable BV_W_2_N55LP 20;
variable BV_R_1_N55LP 32;
variable GR_R_8_N55LP 2;
variable GR_R_9_N55LP 4;
variable GR_R_10_N55LP 28;
variable GR_R_11_N55LP 2;
variable GR_R_12_N55LP 2;
variable GR_R_13_N55LP 65;
variable CO_W_1 0.09;
variable CO_W_2 0.09;
variable CO_S_1 0.11;
variable CO_S_2 0.14;
variable CO_S_2_N 0.15;
variable CO_S_2_1 0.14;
variable CO_S_2_2 0.12;
variable CO_S_4 0.07;
variable CO_S_5 0.09;
variable CO_S_6 0.06;
variable CO_S_3 0.055;
variable CO_EN_1 0.015;
variable CO_EN_1_1 0.03;
variable CO_EN_1_R 0.04;
variable CO_EN_2 0.01;
variable CO_EN_3 0.04;
variable CO_EN_4 0.03;
variable M1_W_1 0.09;
variable M1_W_2 0.19;
variable M1_W_3 12;
variable M1_S_1 0.09;
variable M1_S_2 0.11;
variable M1_S_2_W 0.2;
variable M1_S_2_L 0.38;
variable M1_S_2_1 0.16;
variable M1_S_2_1_W 0.42;
variable M1_S_2_1_L 0.42;
variable M1_S_3 0.5;
variable M1_S_3_W 1.5;
variable M1_S_3_L 1.5;
variable M1_S_4 1.5;
variable M1_S_4_W 4.5;
variable M1_S_4_L 4.5;
variable M1_S_6 0.19;
variable M1_S_5 0.11;
variable M1_S_5_Q 0.11;
variable M1_S_5_E 0.035;
variable M1_EN_2 0.04;
variable M1_EN_3 0.025;
variable M1_EN_4 0.04;
variable M1_EN_4_W 1;
variable M1_A_1 0.042;
variable M1_A_2 0.2;
variable M1_EN_1 0;
variable M1_DN_1L 0.1;
variable M1_DN_1L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M1_DN_1L_S METAL_LOW_DEN_WINDOW_STEP;
variable M1_DN_1L_E M1_DN_1L_W/4;
variable M1_DN_1H 0.8;
variable M1_DN_1H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M1_DN_1H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M1_DN_1H_E M1_DN_1H_W/4;
variable M1_DN_2 0.9;
variable M1_DN_2_W 20;
variable M1_DN_2_S 10;
variable M1_DN_2_E 5;
variable M1_DN_4 0.4;
variable M1_DN_4_W 250;
variable VIA1_W_1 0.1;
variable VIA1_W_2 0.1;
variable VIA1_S_1 0.1;
variable VIA1_S_2 0.13;
variable VIA1_S_2_S 0.14;
variable VIA1_S_3 0.13;
variable VIA1_EN_2 0.04;
variable VIA1_EN_3 0.03;
variable VIA1_R_2_S1 0.2;
variable VIA1_R_2_S2 0.25;
variable VIA1_R_2_W 0.3;
variable VIA1_R_3_S1 0.2;
variable VIA1_R_3_S2 0.35;
variable VIA1_R_3_W 0.7;
variable VIA1_R_4_W 0.3;
variable VIA1_R_4_D 0.8;
variable VIA1_R_5_W 2;
variable VIA1_R_5_D 2;
variable VIA1_R_6_W 3;
variable VIA1_R_6_L 10;
variable VIA1_R_6_D 5;
variable VIA1_R_11_L 1;
variable VIA1_R_11_W 0.3;
variable VIA1_R_11_A 5;
variable VIA1_R_11_L2 5;
variable M2_W_1 0.1;
variable M2_S_1 0.1;
variable M2_A_1 0.052;
variable M2_A_2 0.2;
variable M2_W_3 12;
variable M2_S_2 0.12;
variable M2_S_2_W 0.2;
variable M2_S_2_L 0.38;
variable M2_S_2_1 0.16;
variable M2_S_2_1_W 0.4;
variable M2_S_2_1_L 0.4;
variable M2_S_3 0.5;
variable M2_S_3_W 1.5;
variable M2_S_3_L 1.5;
variable M2_S_4 1.5;
variable M2_S_4_W 4.5;
variable M2_S_4_L 4.5;
variable M2_S_5 0.12;
variable M2_S_5_Q 0.12;
variable M2_S_5_E 0.035;
variable M2_EN_2 0.04;
variable M2_EN_3 0.03;
variable M2_W_2 0.19;
variable M2_S_6 0.19;
variable M2_DN_1L 0.1;
variable M2_DN_1L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M2_DN_1L_S METAL_LOW_DEN_WINDOW_STEP;
variable M2_DN_1L_E M2_DN_1L_W/4;
variable M2_DN_1H 0.8;
variable M2_DN_1H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M2_DN_1H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M2_DN_1H_E M2_DN_1H_W/4;
variable M2_DN_2 0.9;
variable M2_DN_2_W 20;
variable M2_DN_2_S 10;
variable M2_DN_2_E 5;
variable M2_DN_4 0.4;
variable M2_DN_4_W 250;
variable VIA2_W_1 0.1;
variable VIA2_W_2 0.1;
variable VIA2_S_1 0.1;
variable VIA2_S_2 0.13;
variable VIA2_S_2_S 0.14;
variable VIA2_S_3 0.13;
variable VIA2_EN_2 0.04;
variable VIA2_EN_3 0.03;
variable VIA2_R_2_S1 0.2;
variable VIA2_R_2_S2 0.25;
variable VIA2_R_2_W 0.3;
variable VIA2_R_3_S1 0.2;
variable VIA2_R_3_S2 0.35;
variable VIA2_R_3_W 0.7;
variable VIA2_R_4_W 0.3;
variable VIA2_R_4_D 0.8;
variable VIA2_R_5_W 2;
variable VIA2_R_5_D 2;
variable VIA2_R_6_W 3;
variable VIA2_R_6_L 10;
variable VIA2_R_6_D 5;
variable VIA2_R_11_L 1;
variable VIA2_R_11_W 0.3;
variable VIA2_R_11_A 5;
variable VIA2_R_11_L2 5;
variable M3_W_1 0.1;
variable M3_S_1 0.1;
variable M3_A_1 0.052;
variable M3_A_2 0.2;
variable M3_W_3 12;
variable M3_S_2 0.12;
variable M3_S_2_W 0.2;
variable M3_S_2_L 0.38;
variable M3_S_2_1 0.16;
variable M3_S_2_1_W 0.4;
variable M3_S_2_1_L 0.4;
variable M3_S_3 0.5;
variable M3_S_3_W 1.5;
variable M3_S_3_L 1.5;
variable M3_S_4 1.5;
variable M3_S_4_W 4.5;
variable M3_S_4_L 4.5;
variable M3_S_5 0.12;
variable M3_S_5_Q 0.12;
variable M3_S_5_E 0.035;
variable M3_EN_2 0.04;
variable M3_EN_3 0.03;
variable M3_W_2 0.19;
variable M3_S_6 0.19;
variable M3_DN_1L 0.1;
variable M3_DN_1L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M3_DN_1L_S METAL_LOW_DEN_WINDOW_STEP;
variable M3_DN_1L_E M3_DN_1L_W/4;
variable M3_DN_1H 0.8;
variable M3_DN_1H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M3_DN_1H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M3_DN_1H_E M3_DN_1H_W/4;
variable M3_DN_2 0.9;
variable M3_DN_2_W 20;
variable M3_DN_2_S 10;
variable M3_DN_2_E 5;
variable M3_DN_4 0.4;
variable M3_DN_4_W 250;
variable VIA3_W_1 0.1;
variable VIA3_W_2 0.1;
variable VIA3_S_1 0.1;
variable VIA3_S_2 0.13;
variable VIA3_S_2_S 0.14;
variable VIA3_S_3 0.13;
variable VIA3_EN_2 0.04;
variable VIA3_EN_3 0.03;
variable VIA3_R_2_S1 0.2;
variable VIA3_R_2_S2 0.25;
variable VIA3_R_2_W 0.3;
variable VIA3_R_3_S1 0.2;
variable VIA3_R_3_S2 0.35;
variable VIA3_R_3_W 0.7;
variable VIA3_R_4_W 0.3;
variable VIA3_R_4_D 0.8;
variable VIA3_R_5_W 2;
variable VIA3_R_5_D 2;
variable VIA3_R_6_W 3;
variable VIA3_R_6_L 10;
variable VIA3_R_6_D 5;
variable VIA3_R_11_L 1;
variable VIA3_R_11_W 0.3;
variable VIA3_R_11_A 5;
variable VIA3_R_11_L2 5;
variable M4_W_1 0.1;
variable M4_S_1 0.1;
variable M4_A_1 0.052;
variable M4_A_2 0.2;
variable M4_W_3 12;
variable M4_S_2 0.12;
variable M4_S_2_W 0.2;
variable M4_S_2_L 0.38;
variable M4_S_2_1 0.16;
variable M4_S_2_1_W 0.4;
variable M4_S_2_1_L 0.4;
variable M4_S_3 0.5;
variable M4_S_3_W 1.5;
variable M4_S_3_L 1.5;
variable M4_S_4 1.5;
variable M4_S_4_W 4.5;
variable M4_S_4_L 4.5;
variable M4_S_5 0.12;
variable M4_S_5_Q 0.12;
variable M4_S_5_E 0.035;
variable M4_EN_2 0.04;
variable M4_EN_3 0.03;
variable M4_W_2 0.19;
variable M4_S_6 0.19;
variable M4_DN_1L 0.1;
variable M4_DN_1L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M4_DN_1L_S METAL_LOW_DEN_WINDOW_STEP;
variable M4_DN_1L_E M4_DN_1L_W/4;
variable M4_DN_1H 0.8;
variable M4_DN_1H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M4_DN_1H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M4_DN_1H_E M4_DN_1H_W/4;
variable M4_DN_2 0.9;
variable M4_DN_2_W 20;
variable M4_DN_2_S 10;
variable M4_DN_2_E 5;
variable M4_DN_4 0.4;
variable M4_DN_4_W 250;
variable VIA4_W_1 0.1;
variable VIA4_W_2 0.1;
variable VIA4_S_1 0.1;
variable VIA4_S_2 0.13;
variable VIA4_S_2_S 0.14;
variable VIA4_S_3 0.13;
variable VIA4_EN_2 0.04;
variable VIA4_EN_3 0.03;
variable VIA4_R_2_S1 0.2;
variable VIA4_R_2_S2 0.25;
variable VIA4_R_2_W 0.3;
variable VIA4_R_3_S1 0.2;
variable VIA4_R_3_S2 0.35;
variable VIA4_R_3_W 0.7;
variable VIA4_R_4_W 0.3;
variable VIA4_R_4_D 0.8;
variable VIA4_R_5_W 2;
variable VIA4_R_5_D 2;
variable VIA4_R_6_W 3;
variable VIA4_R_6_L 10;
variable VIA4_R_6_D 5;
variable VIA4_R_11_L 1;
variable VIA4_R_11_W 0.3;
variable VIA4_R_11_A 5;
variable VIA4_R_11_L2 5;
variable M5_W_1 0.1;
variable M5_S_1 0.1;
variable M5_A_1 0.052;
variable M5_A_2 0.2;
variable M5_W_3 12;
variable M5_S_2 0.12;
variable M5_S_2_W 0.2;
variable M5_S_2_L 0.38;
variable M5_S_2_1 0.16;
variable M5_S_2_1_W 0.4;
variable M5_S_2_1_L 0.4;
variable M5_S_3 0.5;
variable M5_S_3_W 1.5;
variable M5_S_3_L 1.5;
variable M5_S_4 1.5;
variable M5_S_4_W 4.5;
variable M5_S_4_L 4.5;
variable M5_S_5 0.12;
variable M5_S_5_Q 0.12;
variable M5_S_5_E 0.035;
variable M5_EN_2 0.04;
variable M5_EN_3 0.03;
variable M5_W_2 0.19;
variable M5_S_6 0.19;
variable M5_DN_1L 0.1;
variable M5_DN_1L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M5_DN_1L_S METAL_LOW_DEN_WINDOW_STEP;
variable M5_DN_1L_E M5_DN_1L_W/4;
variable M5_DN_1H 0.8;
variable M5_DN_1H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M5_DN_1H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M5_DN_1H_E M5_DN_1H_W/4;
variable M5_DN_2 0.9;
variable M5_DN_2_W 20;
variable M5_DN_2_S 10;
variable M5_DN_2_E 5;
variable M5_DN_4 0.4;
variable M5_DN_4_W 250;
variable VIA5_W_1 0.1;
variable VIA5_W_2 0.1;
variable VIA5_S_1 0.1;
variable VIA5_S_2 0.13;
variable VIA5_S_2_S 0.14;
variable VIA5_S_3 0.13;
variable VIA5_EN_2 0.04;
variable VIA5_EN_3 0.03;
variable VIA5_R_2_S1 0.2;
variable VIA5_R_2_S2 0.25;
variable VIA5_R_2_W 0.3;
variable VIA5_R_3_S1 0.2;
variable VIA5_R_3_S2 0.35;
variable VIA5_R_3_W 0.7;
variable VIA5_R_4_W 0.3;
variable VIA5_R_4_D 0.8;
variable VIA5_R_5_W 2;
variable VIA5_R_5_D 2;
variable VIA5_R_6_W 3;
variable VIA5_R_6_L 10;
variable VIA5_R_6_D 5;
variable VIA5_R_11_L 1;
variable VIA5_R_11_W 0.3;
variable VIA5_R_11_A 5;
variable VIA5_R_11_L2 5;
variable M6_W_1 0.1;
variable M6_S_1 0.1;
variable M6_A_1 0.052;
variable M6_A_2 0.2;
variable M6_W_3 12;
variable M6_S_2 0.12;
variable M6_S_2_W 0.2;
variable M6_S_2_L 0.38;
variable M6_S_2_1 0.16;
variable M6_S_2_1_W 0.4;
variable M6_S_2_1_L 0.4;
variable M6_S_3 0.5;
variable M6_S_3_W 1.5;
variable M6_S_3_L 1.5;
variable M6_S_4 1.5;
variable M6_S_4_W 4.5;
variable M6_S_4_L 4.5;
variable M6_S_5 0.12;
variable M6_S_5_Q 0.12;
variable M6_S_5_E 0.035;
variable M6_EN_2 0.04;
variable M6_EN_3 0.03;
variable M6_W_2 0.19;
variable M6_S_6 0.19;
variable M6_DN_1L 0.1;
variable M6_DN_1L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M6_DN_1L_S METAL_LOW_DEN_WINDOW_STEP;
variable M6_DN_1L_E M6_DN_1L_W/4;
variable M6_DN_1H 0.8;
variable M6_DN_1H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M6_DN_1H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M6_DN_1H_E M6_DN_1H_W/4;
variable M6_DN_2 0.9;
variable M6_DN_2_W 20;
variable M6_DN_2_S 10;
variable M6_DN_2_E 5;
variable M6_DN_4 0.4;
variable M6_DN_4_W 250;
variable VIA6_W_1 0.1;
variable VIA6_W_2 0.1;
variable VIA6_S_1 0.1;
variable VIA6_S_2 0.13;
variable VIA6_S_2_S 0.14;
variable VIA6_S_3 0.13;
variable VIA6_EN_2 0.04;
variable VIA6_EN_3 0.03;
variable VIA6_R_2_S1 0.2;
variable VIA6_R_2_S2 0.25;
variable VIA6_R_2_W 0.3;
variable VIA6_R_3_S1 0.2;
variable VIA6_R_3_S2 0.35;
variable VIA6_R_3_W 0.7;
variable VIA6_R_4_W 0.3;
variable VIA6_R_4_D 0.8;
variable VIA6_R_5_W 2;
variable VIA6_R_5_D 2;
variable VIA6_R_6_W 3;
variable VIA6_R_6_L 10;
variable VIA6_R_6_D 5;
variable VIA6_R_11_L 1;
variable VIA6_R_11_W 0.3;
variable VIA6_R_11_A 5;
variable VIA6_R_11_L2 5;
variable M7_W_1 0.1;
variable M7_S_1 0.1;
variable M7_A_1 0.052;
variable M7_A_2 0.2;
variable M7_W_3 12;
variable M7_S_2 0.12;
variable M7_S_2_W 0.2;
variable M7_S_2_L 0.38;
variable M7_S_2_1 0.16;
variable M7_S_2_1_W 0.4;
variable M7_S_2_1_L 0.4;
variable M7_S_3 0.5;
variable M7_S_3_W 1.5;
variable M7_S_3_L 1.5;
variable M7_S_4 1.5;
variable M7_S_4_W 4.5;
variable M7_S_4_L 4.5;
variable M7_S_5 0.12;
variable M7_S_5_Q 0.12;
variable M7_S_5_E 0.035;
variable M7_EN_2 0.04;
variable M7_EN_3 0.03;
variable M7_W_2 0.19;
variable M7_S_6 0.19;
variable M7_DN_1L 0.1;
variable M7_DN_1L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M7_DN_1L_S METAL_LOW_DEN_WINDOW_STEP;
variable M7_DN_1L_E M7_DN_1L_W/4;
variable M7_DN_1H 0.8;
variable M7_DN_1H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M7_DN_1H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M7_DN_1H_E M7_DN_1H_W/4;
variable M7_DN_2 0.9;
variable M7_DN_2_W 20;
variable M7_DN_2_S 10;
variable M7_DN_2_E 5;
variable M7_DN_4 0.4;
variable M7_DN_4_W 250;
variable VIA7_W_1 0.36;
variable VIA7_W_2 0.36;
variable VIA7_S_1 0.34;
variable VIA7_S_2 0.54;
variable VIA7_S_2_S 0.56;
variable VIA7_EN_1 0.02;
variable VIA7_EN_2 0.08;
variable VIA7_R_2_S 1.7;
variable VIA7_R_2_W 1.8;
variable VIA7_R_3_W 3;
variable VIA7_R_3_L 10;
variable VIA7_R_3_D 5;
variable VIA7_EN_3 0.24;
variable VIA7_EN_4 0.2;
variable VIA7_S_3 0.3;
variable VIA7_S_4 0.54;
variable VIA7_S_5 0.54;
variable M8_W_1 0.4;
variable M8_W_2 12;
variable M8_S_1 0.4;
variable M8_S_2 0.5;
variable M8_S_2_W 1.5;
variable M8_S_2_L 1.5;
variable M8_S_3 1.5;
variable M8_S_3_W 4.5;
variable M8_S_3_L 4.5;
variable M8_EN_1 0.02;
variable M8_EN_2 0.08;
variable M8_A_1 0.565;
variable M8_A_2 0.565;
variable M8_DN_1L 0.2;
variable M8_DN_1L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M8_DN_1L_S METAL_LOW_DEN_WINDOW_STEP;
variable M8_DN_1L_E M8_DN_1L_W/4;
variable M8_DN_1H 0.8;
variable M8_DN_1H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M8_DN_1H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M8_DN_1H_E M8_DN_1H_W/4;
variable M8_DN_2 0.9;
variable M8_DN_2_W 20;
variable M8_DN_2_S 10;
variable M8_DN_2_E 5;
variable M8_DN_4 0.4;
variable M8_DN_4_W 250;
variable M8_EN_3 0.1;
variable M8_DN_5L 0.5;
variable M8_DN_5L_W 200;
variable M8_DN_5L_S 100;
variable M8_DN_5L_E 2500;
variable M8_DN_5H 0.8;
variable M8_DN_5H_W 100;
variable M8_DN_5H_S 50;
variable M8_DN_5H_E 2500;
variable M8_W_4 0.84;
variable M8_S_4 0.84;
variable VIA8_W_1 0.36;
variable VIA8_W_2 0.36;
variable VIA8_S_1 0.34;
variable VIA8_S_2 0.54;
variable VIA8_S_2_S 0.56;
variable VIA8_EN_1 0.02;
variable VIA8_EN_2 0.08;
variable VIA8_EN_5 0.08;
variable VIA8_R_2_S 1.7;
variable VIA8_R_2_W 1.8;
variable VIA8_R_3_W 3;
variable VIA8_R_3_L 10;
variable VIA8_R_3_D 5;
variable VIA8_R_8_S 1.7;
variable M9_W_1 2;
variable M9_W_2 12;
variable M9_W_3 30;
variable M9_S_1 2;
variable M9_EN_1 0.3;
variable M9_A_1 9;
variable M9_A_2 9;
variable M9_DN_1L 0.2;
variable M9_DN_1H 0.7;
variable M9_DN_2L 0.2;
variable M9_DN_2L_W METAL_LOW_DEN_WINDOW_SIZE;
variable M9_DN_2L_S METAL_LOW_DEN_WINDOW_STEP;
variable M9_DN_2L_E M9_DN_2L_W/4;
variable M9_DN_2H 0.8;
variable M9_DN_2H_W METAL_HIGH_DEN_WINDOW_SIZE;
variable M9_DN_2H_S METAL_HIGH_DEN_WINDOW_STEP;
variable M9_DN_2H_E M9_DN_2H_W/4;
variable CTM_A_1 1000000;
variable CTM_W_1 2;
variable CTM_W_2 100;
variable CTM_S_1 0.8;
variable CTM_EN_1 0.4;
variable CBM_W_1 2.8;
variable CBM_W_2 210;
variable CBM_EN_2 10;
variable CBM_S_3 0.5;
variable CBM_S_1 2;
variable CBM_S_1_A 40000;
variable CBM_S_2 2.6;
variable CBM_S_2_A 40000;
variable Mx_DN_5 0.8;
variable Mx_DN_5_W 50;
variable Mx_DN_5_S 25;
variable MOM_S_1 0.1;
variable MOM_S_2 0.12;
variable MOM_A_1 70100000;
variable MOM_S_3 0.13;
variable MOM_S_4 0.13;
variable MOM_A_2 172000;
variable LOGO_S_1 10;
variable CSR_R_2 2.5;
variable CSR_S_1 0.36;
variable CSR_EN_1 0.53;
variable CSR_S_2 0.35;
variable CSR_EN_2 0.525;
variable CSR_S_3 0.34;
variable CSR_EN_3 0.61;
variable CSR_S_4 0.56;
variable CSR_EN_4 0.61;
variable CSR_S_5 0.89;
variable CSR_EN_9 0.345;
variable CSR_R_3_X 16;
variable CSR_R_3_Y 9;
variable CSR_R_3_Z 4;
variable CSR_R_3_R 4;
variable CSR_W_1 10;
variable CSR_W_2_1 6;
variable CSR_W_2_2 10;
variable CSR_L_1_1 20;
variable CSR_L_1_2 25;
variable CSR_EN_5_1 4;
variable CSR_EN_5_2 8;
variable CSR_EN_6_A 27;
variable CSR_EN_6_B 29;
variable CSR_EN_6_1_L1 17;
variable CSR_EN_6_1_L2 18;
variable CSR_EN_6_2_L1 18.1;
variable CSR_EN_6_2_L2 19.2;
variable CSR_EN_7_X 0.52;
variable CSR_EN_7_Y 0.47;
variable CSR_EN_7_Z 0.58;
variable CSR_EN_7_R 0.345;
variable CSR_EN_8 0.25;
variable SR_EN_1 2;
variable SR_S_1 10;
variable AP_W_4 8;
variable AP_W_5 1.5;
variable AP_W_6 1.5;
variable AP_S_5 3.6;
variable PM_W_5 5.9;
variable PM_W_6 10.9;
variable CB_W_7 2;
variable AP_EN_3 1;
variable AP_EN_3_W 4.5;
variable WLCSP_TOL 0.02;
variable DOD_W_1 0.5;
variable DOD_S_1 0.4;
variable DOD_S_2 0.34;
variable DOD_S_3 0.3;
variable DOD_S_5 0.3;
variable DOD_S_6 1.2;
variable DOD_S_7 1.2;
variable DOD_S_7_1 5;
variable DOD_S_8 0.6;
variable DOD_S_10 1.2;
variable DOD_EN_1 0.3;
variable DOD_EN_2 0.6;
variable DPO_W_1 0.4;
variable DPO_S_1 0.3;
variable DPO_S_2 0.2;
variable DPO_S_3 0.5;
variable DPO_S_5 1.2;
variable DPO_S_6 1.2;
variable DPO_S_6_1 5;
variable DPO_S_9 1.2;
variable DPO_EN_1 0.6;
variable DM1_W_2 3;
variable DM1_S_3 1.5;
variable DM1_S_3_L 4.5;
variable DM1_S_3_W 4.5;
variable DM1_S_3_1 0.5;
variable DM1_S_3_1_L 1.5;
variable DM1_S_3_1_W 1.5;
variable DM1_S_4 5;
variable DM1_S_5 5;
variable DM1_S_5_1 5;
variable DM1_S_8 2.5;
variable DM1_EN_1 2.5;
variable DM2_W_2 3;
variable DM2_S_3 1.5;
variable DM2_S_3_L 4.5;
variable DM2_S_3_W 4.5;
variable DM2_S_3_1 0.5;
variable DM2_S_3_1_L 1.5;
variable DM2_S_3_1_W 1.5;
variable DM2_S_4 5;
variable DM2_S_5 5;
variable DM2_S_5_1 5;
variable DM2_S_8 2.5;
variable DM2_EN_1 2.5;
variable DM3_W_2 3;
variable DM3_S_3 1.5;
variable DM3_S_3_L 4.5;
variable DM3_S_3_W 4.5;
variable DM3_S_3_1 0.5;
variable DM3_S_3_1_L 1.5;
variable DM3_S_3_1_W 1.5;
variable DM3_S_4 5;
variable DM3_S_5 5;
variable DM3_S_5_1 5;
variable DM3_S_8 2.5;
variable DM3_EN_1 2.5;
variable DM4_W_2 3;
variable DM4_S_3 1.5;
variable DM4_S_3_L 4.5;
variable DM4_S_3_W 4.5;
variable DM4_S_3_1 0.5;
variable DM4_S_3_1_L 1.5;
variable DM4_S_3_1_W 1.5;
variable DM4_S_4 5;
variable DM4_S_5 5;
variable DM4_S_5_1 5;
variable DM4_S_8 2.5;
variable DM4_EN_1 2.5;
variable DM5_W_2 3;
variable DM5_S_3 1.5;
variable DM5_S_3_L 4.5;
variable DM5_S_3_W 4.5;
variable DM5_S_3_1 0.5;
variable DM5_S_3_1_L 1.5;
variable DM5_S_3_1_W 1.5;
variable DM5_S_4 5;
variable DM5_S_5 5;
variable DM5_S_5_1 5;
variable DM5_S_8 2.5;
variable DM5_EN_1 2.5;
variable DM6_W_2 3;
variable DM6_S_3 1.5;
variable DM6_S_3_L 4.5;
variable DM6_S_3_W 4.5;
variable DM6_S_3_1 0.5;
variable DM6_S_3_1_L 1.5;
variable DM6_S_3_1_W 1.5;
variable DM6_S_4 5;
variable DM6_S_5 5;
variable DM6_S_5_1 5;
variable DM6_S_8 2.5;
variable DM6_EN_1 2.5;
variable DM7_W_2 3;
variable DM7_S_3 1.5;
variable DM7_S_3_L 4.5;
variable DM7_S_3_W 4.5;
variable DM7_S_3_1 0.5;
variable DM7_S_3_1_L 1.5;
variable DM7_S_3_1_W 1.5;
variable DM7_S_4 5;
variable DM7_S_5 5;
variable DM7_S_5_1 5;
variable DM7_S_8 2.5;
variable DM7_S_9 1.5;
variable DM7_EN_1 2.5;
variable DM8_W_2 3;
variable DM8_S_3 1.5;
variable DM8_S_3_L 4.5;
variable DM8_S_3_W 4.5;
variable DM8_S_3_1 0.5;
variable DM8_S_3_1_L 1.5;
variable DM8_S_3_1_W 1.5;
variable DM8_S_4 5;
variable DM8_S_5 5;
variable DM8_S_5_1 5;
variable DM8_S_8 2.5;
variable DM8_EN_1 2.5;
variable DM9_W_2 3;
variable DM9_S_3 1.5;
variable DM9_S_3_L 4.5;
variable DM9_S_3_W 4.5;
variable DM9_S_3_1 0.5;
variable DM9_S_3_1_L 1.5;
variable DM9_S_3_1_W 1.5;
variable DM9_S_4 5;
variable DM9_S_5 5;
variable DM9_S_5_1 5;
variable DM9_S_8 2.5;
variable DM9_EN_1 2.5;
variable DM1_W_1 0.3;
variable DM1_S_1 0.3;
variable DM1_S_2 0.3;
variable DM1_A_1 0.24;
variable DM1_A_2 80;
variable DM1_S_10 0.4;
variable DM2_W_1 0.3;
variable DM2_S_1 0.3;
variable DM2_S_2 0.3;
variable DM2_A_1 0.24;
variable DM2_A_2 80;
variable DM2_S_10 0.4;
variable DM3_W_1 0.3;
variable DM3_S_1 0.3;
variable DM3_S_2 0.3;
variable DM3_A_1 0.24;
variable DM3_A_2 80;
variable DM3_S_10 0.4;
variable DM4_W_1 0.3;
variable DM4_S_1 0.3;
variable DM4_S_2 0.3;
variable DM4_A_1 0.24;
variable DM4_A_2 80;
variable DM4_S_10 0.4;
variable DM5_W_1 0.3;
variable DM5_S_1 0.3;
variable DM5_S_2 0.3;
variable DM5_A_1 0.24;
variable DM5_A_2 80;
variable DM5_S_10 0.4;
variable DM6_W_1 0.3;
variable DM6_S_1 0.3;
variable DM6_S_2 0.3;
variable DM6_A_1 0.24;
variable DM6_A_2 80;
variable DM6_S_10 0.4;
variable DM7_W_1 0.3;
variable DM7_S_1 0.3;
variable DM7_S_2 0.3;
variable DM7_A_1 0.24;
variable DM7_A_2 80;
variable DM7_S_10 0.4;
variable DM8_W_1 0.4;
variable DM8_S_1 0.4;
variable DM8_S_2 0.6;
variable DM8_A_1 0.565;
variable DM8_A_2 160;
variable DM9_W_1 3;
variable DM9_S_1 3;
variable DM9_S_2 3;
variable DM9_A_1 9;
variable DM9_A_2 600;
variable FU_W_1 1;
variable FU_S_1_1 2;
variable FU_S_4 27;
variable FU_EN_1 8;
variable FU_EN_1_1 2.2;
variable FU_EN_2 13;
variable FU_EN_3 0.8;
variable FU_W_2 21.6;
variable FU_L_1 17.2;
variable FU_L_1_1 8;
variable FU_S_1 5.6;
variable FU_S_2 10.8;
variable FU_S_3 9.6;
variable FU_A_1_L 3;
variable FU_A_1_W 3;
variable PR_W_1_Vx 0.1;
variable PR_W_1_Vy 0.2;
variable PR_W_1_Vz 0.36;
variable PR_W_1_Vr 0.29;
variable PR_S_1 1;
variable PR_S_2 3.2;
variable PR_S_3 0.5;
variable PR_EN_1_Vx 0.6;
variable PR_EN_1_Vy 0.52;
variable PR_EN_1_Vz 0.52;
variable PR_EN_1_Vr 0.52;
variable PR_EX_2 12;
variable LW_W_1_MIN 10;
variable LW_W_1_MAX 20;
variable LW_L_1_MIN 30;
variable LW_L_1_MAX 50;
variable LW_EN_1 12;
variable LW_EN_2 30;
variable LW_S_1 5;
variable LW_S_2 15;
variable RV_W_1 3;
variable RV_S_1 3;
variable RV_S_3 6;
variable RV_EN_1 1.5;
variable AP_W_1 3;
variable AP_W_2 35;
variable AP_W_3 3;
variable AP_S_1 2;
variable AP_S_2 5;
variable AP_S_3 5;
variable AP_EN_1 1.5;
variable AP_EN_2 1;
variable AP_DN_1_L 0.1;
variable AP_DN_1_H 0.7;
variable LUP_2 15;
variable LUP_2_S 5;
variable LUP_3_W 0.2;
variable LUP_3_1_1 2;
variable LUP_3_1_2 3;
variable LUP_3_2_1 2.3;
variable LUP_3_2_2 4;
variable LUP_3_3_1 2.6;
variable LUP_3_3_2 5;
variable LUP_3_4_1 4;
variable LUP_3_4_2 8;
variable LUP_3_5_1 10;
variable LUP_3_5_2 15;
variable LUP_4 0.12;
variable LUP_5_1_1 2;
variable LUP_5_1_2 3;
variable LUP_5_2_1 2.3;
variable LUP_5_2_2 4;
variable LUP_5_3_1 2.6;
variable LUP_5_3_2 5;
variable LUP_5_4_1 4;
variable LUP_5_4_2 8;
variable LUP_5_5_1 10;
variable LUP_5_5_2 15;
variable LUP_6 30;
variable LUP_6_SRAM 40;
variable LUP_10 75;
variable LUP_10E 3;
variable LUP_13 15;
variable LUP_14 0.2;
variable ESD_3g_MIN 15;
variable ESD_3g_MAX 60;
variable ESD_6g 2;
variable ESD_7g 2.4;
variable ESD_16g 360;
variable ESD_17g 360;
variable ESD_18g_33V 0.4;
variable ESD_18g_25V 0.35;
variable ESD_18g_18V 0.2;
variable ESD_18g_10V 0.1;
variable ESD_20g 0.06;
variable ESD_21g 1;
variable ESD_22g 1;
variable ESD_23g 0.22;
variable ESD_28g 0.06;
variable ESD_30g 1;
variable ESD_32g 0.22;
variable ESD_33g 0.25;
variable ESD_37g 900;
variable ESD_48g 0.45;
variable ESD_49g 1;
variable ESD_50g 1;
variable ESD_51g 0.22;
variable ESD_56g 1;
variable ESD_57g 0.22;
variable ESD_58g 360;
variable ESD_59g 360;
variable ESD_60g 0.44;
variable ESD_61g_MIN 15;
variable ESD_61g_MAX 60;
variable ESD_63g 0.86;
variable ESD_64g 1.95;
variable ESD_65g 0.1;
variable ESD_66g 0.22;
variable SRAM_WARN_1 8388608;
variable SRAM_W_1 0.28;
variable SRAM_S_1 0.28;
variable SRAM_S_2 0.12;
variable SRAM_EN_1 0.12;
variable SRAM_EX_1 0.28;
variable SRAM_O_1 0.28;
variable SRAM_A_1 0.6;
variable WLD_R_1 0.05;
variable WLD_R_2 0.043;
variable WLD_R_3 0.14;
variable WLD_R_7 200;
variable BIG_AREA 4000000;
variable NW_A_2pre  ((NW_A_2 + (NW_S_1 * NW_S_1 * 3.142))/(2 * NW_S_1))   *((NW_A_2 + (NW_S_1 * NW_S_1 * 3.142))/(2 * NW_S_1))/3.141 ;
variable NW_A_4pre  ((NW_A_4 + (NW_S_1 * NW_S_1 * 3.142))/(2 * NW_S_1))   *((NW_A_4 + (NW_S_1 * NW_S_1 * 3.142))/(2 * NW_S_1))/3.141 ;
variable NT_N_A_2pre  ((NT_N_A_2 + (NT_N_S_1 * NT_N_S_1 * 3.142))/(2 * NT_N_S_1))   *((NT_N_A_2 + (NT_N_S_1 * NT_N_S_1 * 3.142))/(2 * NT_N_S_1))/3.141 ;
variable NT_N_A_4pre  ((NT_N_A_4 + (NT_N_S_1 * NT_N_S_1 * 3.142))/(2 * NT_N_S_1))   *((NT_N_A_4 + (NT_N_S_1 * NT_N_S_1 * 3.142))/(2 * NT_N_S_1))/3.141 ;
variable OD_A_2pre  ((OD_A_2 + (OD_S_1 * OD_S_1 * 3.142))/(2 * OD_S_1))   *((OD_A_2 + (OD_S_1 * OD_S_1 * 3.142))/(2 * OD_S_1))/3.141 ;
variable PO_A_2pre  ((PO_A_2 + (PO_S_1 * PO_S_1 * 3.142))/(2 * PO_S_1))   *((PO_A_2 + (PO_S_1 * PO_S_1 * 3.142))/(2 * PO_S_1))/3.141 ;
variable VTH_N_A_2pre  ((VTH_N_A_2 + (VTH_N_S_1 * VTH_N_S_1 * 3.142))/(2 * VTH_N_S_1))   *((VTH_N_A_2 + (VTH_N_S_1 * VTH_N_S_1 * 3.142))/(2 * VTH_N_S_1))/3.141 ;
variable VTH_P_A_2pre  ((VTH_P_A_2 + (VTH_P_S_1 * VTH_P_S_1 * 3.142))/(2 * VTH_P_S_1))   *((VTH_P_A_2 + (VTH_P_S_1 * VTH_P_S_1 * 3.142))/(2 * VTH_P_S_1))/3.141 ;
variable VTL_N_A_2pre  ((VTL_N_A_2 + (VTL_N_S_1 * VTL_N_S_1 * 3.142))/(2 * VTL_N_S_1))   *((VTL_N_A_2 + (VTL_N_S_1 * VTL_N_S_1 * 3.142))/(2 * VTL_N_S_1))/3.141 ;
variable VTL_P_A_2pre  ((VTL_P_A_2 + (VTL_P_S_1 * VTL_P_S_1 * 3.142))/(2 * VTL_P_S_1))   *((VTL_P_A_2 + (VTL_P_S_1 * VTL_P_S_1 * 3.142))/(2 * VTL_P_S_1))/3.141 ;
variable PP_A_2pre  ((PP_A_2 + (PP_S_1 * PP_S_1 * 3.142))/(2 * PP_S_1))   *((PP_A_2 + (PP_S_1 * PP_S_1 * 3.142))/(2 * PP_S_1))/3.141 ;
variable NP_A_2pre  ((NP_A_2 + (NP_S_1 * NP_S_1 * 3.142))/(2 * NP_S_1))   *((NP_A_2 + (NP_S_1 * NP_S_1 * 3.142))/(2 * NP_S_1))/3.141 ;
variable NLDDN1V_SU 0.085;
variable NLDDN1V_SD 0.17;
variable NLDDN2V_SU 0.085;
variable NLDDN2V_SD 0.17;
variable VTLN_SU 0.085;
variable VTLN_SD 0.17;
variable PLDDP1V_SU 0.085;
variable PLDDP1V_SD 0.17;
variable PLDDP2V_SU 0.085;
variable PLDDP2V_SD 0.17;
variable VTLP_SU 0.085;
variable VTLP_SD 0.17;
variable RPO_A_2pre  ((RPO_A_2 + (RPO_S_1 * RPO_S_1 * 3.142))/(2 * RPO_S_1))   *((RPO_A_2 + (RPO_S_1 * RPO_S_1 * 3.142))/(2 * RPO_S_1))/3.141 ;
variable M1_A_2pre  ((M1_A_2 + (M1_S_1 * M1_S_1 * 3.142))/(2 * M1_S_1))   *((M1_A_2 + (M1_S_1 * M1_S_1 * 3.142))/(2 * M1_S_1))/3.141 ;
variable VIA1_R_2_S2_S1 (VIA1_R_2_S2 - VIA1_R_2_S1)/2;
variable M2_A_2pre  ((M2_A_2 + (M2_S_1 * M2_S_1 * 3.142))/(2 * M2_S_1))   *((M2_A_2 + (M2_S_1 * M2_S_1 * 3.142))/(2 * M2_S_1))/3.141 ;
variable VIA2_R_2_S2_S1 (VIA2_R_2_S2 - VIA2_R_2_S1)/2;
variable M3_A_2pre  ((M3_A_2 + (M3_S_1 * M3_S_1 * 3.142))/(2 * M3_S_1))   *((M3_A_2 + (M3_S_1 * M3_S_1 * 3.142))/(2 * M3_S_1))/3.141 ;
variable M1_DN_6 0.15;
variable VIA3_R_2_S2_S1 (VIA3_R_2_S2 - VIA3_R_2_S1)/2;
variable M4_A_2pre  ((M4_A_2 + (M4_S_1 * M4_S_1 * 3.142))/(2 * M4_S_1))   *((M4_A_2 + (M4_S_1 * M4_S_1 * 3.142))/(2 * M4_S_1))/3.141 ;
variable M2_DN_6 0.15;
variable VIA4_R_2_S2_S1 (VIA4_R_2_S2 - VIA4_R_2_S1)/2;
variable M5_A_2pre  ((M5_A_2 + (M5_S_1 * M5_S_1 * 3.142))/(2 * M5_S_1))   *((M5_A_2 + (M5_S_1 * M5_S_1 * 3.142))/(2 * M5_S_1))/3.141 ;
variable M3_DN_6 0.15;
variable VIA5_R_2_S2_S1 (VIA5_R_2_S2 - VIA5_R_2_S1)/2;
variable M6_A_2pre  ((M6_A_2 + (M6_S_1 * M6_S_1 * 3.142))/(2 * M6_S_1))   *((M6_A_2 + (M6_S_1 * M6_S_1 * 3.142))/(2 * M6_S_1))/3.141 ;
variable M4_DN_6 0.15;
variable VIA6_R_2_S2_S1 (VIA6_R_2_S2 - VIA6_R_2_S1)/2;
variable M7_A_2pre  ((M7_A_2 + (M7_S_1 * M7_S_1 * 3.142))/(2 * M7_S_1))   *((M7_A_2 + (M7_S_1 * M7_S_1 * 3.142))/(2 * M7_S_1))/3.141 ;
variable M5_DN_6 0.15;
variable M8_A_2pre  ((M8_A_2 + (M8_S_1 * M8_S_1 * 3.142))/(2 * M8_S_1))   *((M8_A_2 + (M8_S_1 * M8_S_1 * 3.142))/(2 * M8_S_1))/3.141 ;
variable m1_thickness 0.18;
variable m2_thickness 0.22;
variable v1_thickness 0.175;
variable m3_thickness 0.22;
variable v2_thickness 0.175;
variable m4_thickness 0.22;
variable v3_thickness 0.175;
variable m5_thickness 0.22;
variable v4_thickness 0.175;
variable m6_thickness 0.22;
variable v5_thickness 0.175;
variable m7_thickness 0.22;
variable v6_thickness 0.175;
variable m8_thickness 0.9;
variable v7_thickness 0.595;
variable m9_thickness 3.4;
variable v8_thickness 0.595;
variable ap_thickness 1.45;
variable rv_thickness 0.8;
variable IND_W_1 0.4;
variable IND_W_2 0.6;
variable IND_W_3 0.8;
variable IND_W_4 12;
variable IND_W_5 12;
variable IND_W_6 30;
variable IND_S_1 0.4;
variable IND_S_2 0.6;
variable IND_S_3 0.8;
variable IND_S_4 1;
variable IND_S_5 2;
variable IND_MD_DN_10 0.15;
variable IND_MD_DN_10W 15;
variable IND_MD_DN_10R 5;
variable IND_MD_R_17 0.2;
variable IND_MD_R_17_N 100;
variable IND_MD_W_1 0.4;
variable IND_MD_W_2 0.6;
variable IND_MD_W_3 0.8;
variable IND_MD_W_4 12;
variable IND_MD_S_1 0.4;
variable IND_MD_S_2 0.6;
variable IND_MD_S_3 0.8;
variable IND_MD_S_4 1;
variable IND_MD_S_5 2;
variable ESDIMP_W_1 0.6;
variable ESDIMP_S_1 0.6;
variable ESDIMP_S_2 0.6;
variable ESDIMP_EN_1 0.4;
variable ESDIMP_A_1 1;
variable ESDIMP_A_2 1;
INPUT_SCALE 1000;
GRID 5;
LAYOUT_FORMAT gdsii;
LAYOUT_PATH "GDSFILENAME";
[WARN] Cmd-line override: LAYOUT_PATH "/dev/null";
LAYOUT_PRIMARY "TOPCELLNAME";
[WARN] Cmd-line override: LAYOUT_PRIMARY "top";
RESULTS_DB -drc "DRC_RES.db";
[WARN]: RESULTS_DB -ascii at line 214 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is skipped. It is set in control file.
REPORT_SUMMARY -drc "DRC.rep";
KEEP_EMPTY -drc NO;
CHECK_TEXT -drc -all;
MAX_RESULTS -drc -all;
LAYOUT_INCLUDE_BOX_RECORD YES;
FLAG -offgrid YES;
FLAG -acute YES;
FLAG -skew YES;
FLAG -nonsimple YES;
FLAG -nonsimple_path YES;
LAYER_GRID COi 1;
LAYER_GRID POi 1;
LAYER_DEF DNWi 1;
LAYER_DEF NWi 3000;
LAYER_MAP 3 -datatype lege 0 255 3000;
LAYER_DEF NWi_OTHERS 3001;
LAYER_MAP 3 -datatype lege 1 255 3001;
LAYER_DEF OD_18i 16;
LAYER_DEF OD_25i 18;
LAYER_DEF OD25_33 451;
LAYER_MAP 18 -datatype 3 451;
LAYER_DEF OD25_18 452;
LAYER_MAP 18 -datatype 4 452;
LAYER_DEF OD_33i 15;
LAYER_DEF OD_DECAP 118;
LAYER_DEF PPi 25;
LAYER_DEF NPi 26;
LAYER_DEF COi 3010;
LAYER_MAP 30 -datatype lege 0 10 3010;
LAYER_MAP 30 -datatype lege 12 255 3010;
LAYER_DEF CO_PUSH 3011;
LAYER_MAP 30 -datatype 11 3011;
LAYER_DEF COi_SRAM 3012;
LAYER_MAP 30 -datatype lege 11 13 3012;
LAYER_DEF COi_OTHERS 3013;
LAYER_MAP 30 -datatype lege 1 10 3013;
LAYER_MAP 30 -datatype lege 12 255 3013;
LAYER_DEF CBi 76;
LAYER_DEF CB2i 86;
LAYER_DEF RPOi 29;
LAYER_DEF NT_Ni 11;
LAYER_DEF NCap_NTNi 450;
LAYER_MAP 11 -datatype 20 450;
LAYER_DEF FWALi 951;
LAYER_MAP 95 -datatype 20 951;
LAYER_DEF FWCUi 952;
LAYER_MAP 95 -datatype 0 952;
OR FWALi FWCUi -outputlayer FWi;
LAYER_DEF POFUSE 648;
LAYER_MAP 156 -datatype 0 648;
LAYER_DEF FUSELINK 649;
LAYER_MAP 156 -datatype 1 649;
LAYER_DEF PMi 5;
LAYER_DEF PM1i 5001;
LAYER_MAP 5 -datatype 1 5001;
LAYER_DEF PM2i 5002;
LAYER_MAP 5 -datatype 2 5002;
LAYER_DEF SEALRINGi 162;
LAYER_DEF VTH_Ni 67;
LAYER_DEF VTH_Pi 68;
LAYER_DEF VTL_Ni 12;
LAYER_DEF VTL_Pi 13;
LAYER_DEF UHVT_Ni 93;
LAYER_DEF UHVT_Pi 94;
LAYER_DEF CBDi 169;
LAYER_DEF UBMi 170;
LAYER_DEF RH 117;
LAYER_DEF ESD3 147;
LAYER_DEF VARi 143;
LAYER_DEF APi 74;
LAYER_DEF Cu_PPIi 7410;
LAYER_MAP 74 -datatype 10 7410;
LAYER_DEF CBMi 88;
LAYER_DEF CTMi 77;
LAYER_MAP 85 -datatype 0 8500;
LAYER_DEF RVi 8500;
LAYER_DEF DCOi 90;
LAYER_DEF HVD_P 8102;
LAYER_MAP 91 -datatype 2 8102;
LAYER_DEF HVD_N_nw 8103;
LAYER_MAP 91 -datatype 3 8103;
LAYER_DEF SRM_ULL 5068;
LAYER_MAP 50 -datatype 68 5068;
LAYER_DEF BJTDMY 110;
LAYER_DEF NWDMY 114;
LAYER_DEF RPDMY 115;
LAYER_DEF PMDMY 106;
LAYER_DEF SDI 122;
LAYER_DEF ESD1DMY 145;
LAYER_DEF ESD2DMY 146;
LAYER_DEF RODMY 49;
LAYER_DEF LMARK 109;
LAYER_DEF SRM 410;
LAYER_MAP 50 -datatype 0 410;
LAYER_DEF CSRDMY 166;
LAYER_DEF CDUDMY 165;
LAYER_DEF TCDDMY 1651;
LAYER_MAP 165 -datatype 1 1651;
LAYER_DEF LOGO 158;
LAYER_DEF INDDMY 1440;
LAYER_MAP 144 -datatype lege 0 14 1440;
LAYER_DEF IND_CTAP 1441;
LAYER_MAP 144 -datatype 34 1441;
LAYER_DEF CTMDMY 1480;
LAYER_MAP 148 -datatype 0 1480;
LAYER_MAP 148 -datatype 10 1480;
LAYER_DEF CTMDMY_10 1481;
LAYER_MAP 148 -datatype 110 1481;
LAYER_DEF CTMDMY_15 1482;
LAYER_MAP 148 -datatype 115 1482;
LAYER_DEF CTMDMY_20 1483;
LAYER_MAP 148 -datatype 120 1483;
LAYER_DEF CTMDMY_21 1484;
LAYER_MAP 148 -datatype 21 1484;
LAYER_DEF MOMDMY_1 1551;
LAYER_MAP 155 -datatype 1 1551;
LAYER_DEF MOMDMY_2 1552;
LAYER_MAP 155 -datatype 2 1552;
LAYER_DEF MOMDMY_3 1553;
LAYER_MAP 155 -datatype 3 1553;
LAYER_DEF MOMDMY_4 1554;
LAYER_MAP 155 -datatype 4 1554;
LAYER_DEF MOMDMY_5 1555;
LAYER_MAP 155 -datatype 5 1555;
LAYER_DEF MOMDMY_6 1556;
LAYER_MAP 155 -datatype 6 1556;
LAYER_DEF MOMDMY_7 1557;
LAYER_MAP 155 -datatype 7 1557;
LAYER_DEF MOMDMY_8 1558;
LAYER_MAP 155 -datatype 8 1558;
LAYER_DEF MOMDMY_9 1559;
LAYER_MAP 155 -datatype 9 1559;
LAYER_DEF MOMDMY_AP 1570;
LAYER_MAP 155 -datatype 20 1570;
LAYER_DEF RTMOMDMY 1571;
LAYER_MAP 155 -datatype 21 1571;
LAYER_DEF MOMDMY 15500;
LAYER_MAP 155 -datatype 0 15500;
LAYER_DEF MOMDMY_2T 15527;
LAYER_MAP 155 -datatype 27 15527;
LAYER_DEF MOMDMY_100 15100;
LAYER_MAP 155 -datatype 100 15100;
LAYER_DEF MOMDMY_ALL 1550;
LAYER_MAP 155 -datatype lege 1 9 1550;
LAYER_MAP 155 -datatype lege 20 21 1550;
LAYER_DEF RFDMY 161;
LAYER_DEF WBDMY 157;
LAYER_DEF DIODMY 119;
LAYER_DEF SRAMDMY 400;
LAYER_MAP 186 -datatype 0 400;
LAYER_DEF SRAMDMY_4 401;
LAYER_MAP 186 -datatype 4 401;
LAYER_DEF SRAMDMY_5 402;
LAYER_MAP 186 -datatype 5 402;
OR SRAMDMY_4 SRAMDMY_5 -outputlayer SRAMDMY_PERI;
LAYER_DEF SRAMDMY_1 403;
LAYER_MAP 186 -datatype 1 403;
LAYER_DEF RAM1TDMY 460;
LAYER_MAP 160 -datatype 0 460;
LAYER_DEF OD1Ti 27;
LAYER_DEF CLDDi 92;
LAYER_DEF CROWNi 102;
LAYER_DEF P3i 103;
LAYER_DEF SNCTi 101;
LAYER_DEF LUPWDMY 2551;
LAYER_MAP 255 -datatype 1 2551;
LAYER_DEF LUPWDMY_2 2518;
LAYER_MAP 255 -datatype 18 2518;
LAYER_DEF VDDDMY 2554;
LAYER_MAP 255 -datatype 4 2554;
LAYER_DEF VSSDMY 2555;
LAYER_MAP 255 -datatype 5 2555;
LAYER_MAP 255 -datatype 10 2556;
LAYER_DEF MATCHING 2556;
NOT MATCHING SRAM_EXCLUDE -outputlayer MATCHINGi;
LAYER_DEF M1i 501;
LAYER_MAP 31 -datatype 0 501;
LAYER_MAP 31 -datatype 7 501;
LAYER_DEF M1_real 521;
LAYER_MAP 31 -datatype 0 521;
LAYER_DEF DM1_O 781;
LAYER_MAP 31 -datatype 7 781;
LAYER_DEF DUM1 541;
LAYER_MAP 31 -datatype 1 541;
LAYER_DEF NOUSEM1 581;
LAYER_MAP 31 -datatype 20 581;
LAYER_MAP 31 -datatype 21 581;
LAYER_MAP 31 -datatype 40 581;
LAYER_MAP 31 -datatype 41 581;
LAYER_MAP 31 -datatype 60 581;
LAYER_MAP 31 -datatype 61 581;
LAYER_MAP 31 -datatype 80 581;
LAYER_MAP 31 -datatype 81 581;
LAYER_DEF NOTUSEM1 621;
LAYER_MAP 31 -datatype lege 161 165 621;
LAYER_DEF DM1EXCL 371;
LAYER_MAP 150 -datatype 1 371;
LAYER_DEF M2i 502;
LAYER_MAP 32 -datatype 0 502;
LAYER_MAP 32 -datatype 7 502;
LAYER_DEF M2_real 522;
LAYER_MAP 32 -datatype 0 522;
LAYER_DEF DM2_O 782;
LAYER_MAP 32 -datatype 7 782;
LAYER_DEF DUM2 542;
LAYER_MAP 32 -datatype 1 542;
LAYER_DEF NOUSEM2 582;
LAYER_MAP 32 -datatype 20 582;
LAYER_MAP 32 -datatype 21 582;
LAYER_MAP 32 -datatype 40 582;
LAYER_MAP 32 -datatype 41 582;
LAYER_MAP 32 -datatype 60 582;
LAYER_MAP 32 -datatype 61 582;
LAYER_MAP 32 -datatype 80 582;
LAYER_MAP 32 -datatype 81 582;
LAYER_DEF NOTUSEM2 622;
LAYER_MAP 32 -datatype lege 161 165 622;
LAYER_DEF DM2EXCL 372;
LAYER_MAP 150 -datatype 2 372;
LAYER_DEF M3i 503;
LAYER_MAP 33 -datatype 0 503;
LAYER_MAP 33 -datatype 7 503;
LAYER_DEF M3_real 523;
LAYER_MAP 33 -datatype 0 523;
LAYER_DEF DM3_O 783;
LAYER_MAP 33 -datatype 7 783;
LAYER_DEF DUM3 543;
LAYER_MAP 33 -datatype 1 543;
LAYER_DEF NOUSEM3 583;
LAYER_MAP 33 -datatype 20 583;
LAYER_MAP 33 -datatype 21 583;
LAYER_MAP 33 -datatype 40 583;
LAYER_MAP 33 -datatype 41 583;
LAYER_MAP 33 -datatype 60 583;
LAYER_MAP 33 -datatype 61 583;
LAYER_MAP 33 -datatype 80 583;
LAYER_MAP 33 -datatype 81 583;
LAYER_DEF NOTUSEM3 623;
LAYER_MAP 33 -datatype lege 161 165 623;
LAYER_DEF DM3EXCL 373;
LAYER_MAP 150 -datatype 3 373;
LAYER_DEF M4i 504;
LAYER_MAP 34 -datatype 0 504;
LAYER_MAP 34 -datatype 7 504;
LAYER_DEF M4_real 524;
LAYER_MAP 34 -datatype 0 524;
LAYER_DEF DM4_O 784;
LAYER_MAP 34 -datatype 7 784;
LAYER_DEF DUM4 544;
LAYER_MAP 34 -datatype 1 544;
LAYER_DEF NOUSEM4 584;
LAYER_MAP 34 -datatype 20 584;
LAYER_MAP 34 -datatype 21 584;
LAYER_MAP 34 -datatype 40 584;
LAYER_MAP 34 -datatype 41 584;
LAYER_MAP 34 -datatype 60 584;
LAYER_MAP 34 -datatype 61 584;
LAYER_MAP 34 -datatype 80 584;
LAYER_MAP 34 -datatype 81 584;
LAYER_DEF NOTUSEM4 624;
LAYER_MAP 34 -datatype lege 161 165 624;
LAYER_DEF DM4EXCL 374;
LAYER_MAP 150 -datatype 4 374;
LAYER_DEF M5i 505;
LAYER_MAP 35 -datatype 0 505;
LAYER_MAP 35 -datatype 7 505;
LAYER_DEF M5_real 525;
LAYER_MAP 35 -datatype 0 525;
LAYER_DEF DM5_O 785;
LAYER_MAP 35 -datatype 7 785;
LAYER_DEF DUM5 545;
LAYER_MAP 35 -datatype 1 545;
LAYER_DEF NOUSEM5 585;
LAYER_MAP 35 -datatype 20 585;
LAYER_MAP 35 -datatype 21 585;
LAYER_MAP 35 -datatype 40 585;
LAYER_MAP 35 -datatype 41 585;
LAYER_MAP 35 -datatype 60 585;
LAYER_MAP 35 -datatype 61 585;
LAYER_MAP 35 -datatype 80 585;
LAYER_MAP 35 -datatype 81 585;
LAYER_DEF NOTUSEM5 625;
LAYER_MAP 35 -datatype lege 161 165 625;
LAYER_DEF DM5EXCL 375;
LAYER_MAP 150 -datatype 5 375;
LAYER_DEF M6i 506;
LAYER_MAP 36 -datatype 0 506;
LAYER_MAP 36 -datatype 7 506;
LAYER_DEF M6_real 526;
LAYER_MAP 36 -datatype 0 526;
LAYER_DEF DM6_O 786;
LAYER_MAP 36 -datatype 7 786;
LAYER_DEF DUM6 546;
LAYER_MAP 36 -datatype 1 546;
LAYER_DEF NOUSEM6 586;
LAYER_MAP 36 -datatype 20 586;
LAYER_MAP 36 -datatype 21 586;
LAYER_MAP 36 -datatype 40 586;
LAYER_MAP 36 -datatype 41 586;
LAYER_MAP 36 -datatype 60 586;
LAYER_MAP 36 -datatype 61 586;
LAYER_MAP 36 -datatype 80 586;
LAYER_MAP 36 -datatype 81 586;
LAYER_DEF NOTUSEM6 626;
LAYER_MAP 36 -datatype lege 161 165 626;
LAYER_DEF DM6EXCL 376;
LAYER_MAP 150 -datatype 6 376;
LAYER_DEF M7i 507;
LAYER_MAP 37 -datatype 0 507;
LAYER_MAP 37 -datatype 7 507;
LAYER_DEF M7_real 527;
LAYER_MAP 37 -datatype 0 527;
LAYER_DEF DM7_O 787;
LAYER_MAP 37 -datatype 7 787;
LAYER_DEF DUM7 547;
LAYER_MAP 37 -datatype 1 547;
LAYER_DEF NOUSEM7 587;
LAYER_MAP 37 -datatype 20 587;
LAYER_MAP 37 -datatype 21 587;
LAYER_MAP 37 -datatype 40 587;
LAYER_MAP 37 -datatype 41 587;
LAYER_MAP 37 -datatype 60 587;
LAYER_MAP 37 -datatype 61 587;
LAYER_MAP 37 -datatype 80 587;
LAYER_MAP 37 -datatype 81 587;
LAYER_DEF NOTUSEM7 627;
LAYER_MAP 37 -datatype lege 161 165 627;
LAYER_DEF DM7EXCL 377;
LAYER_MAP 150 -datatype 7 377;
LAYER_DEF M8_OLD 508;
LAYER_MAP 38 -datatype 0 508;
LAYER_DEF M8_NEW 528;
LAYER_MAP 38 -datatype 40 528;
COPY M8_NEW -outputlayer M8i;
LAYER_DEF DUM8_OLD 548;
LAYER_MAP 38 -datatype 1 548;
LAYER_DEF DUM8_NEW 568;
LAYER_MAP 38 -datatype 41 568;
COPY DUM8_NEW -outputlayer DUM8;
LAYER_DEF NOUSEM8_NEW 588;
LAYER_MAP 38 -datatype 0 588;
LAYER_MAP 38 -datatype 1 588;
LAYER_DEF NOUSEM8_OLD 608;
LAYER_MAP 38 -datatype 7 608;
LAYER_MAP 38 -datatype 20 608;
LAYER_MAP 38 -datatype 21 608;
LAYER_MAP 38 -datatype 60 608;
LAYER_MAP 38 -datatype 61 608;
LAYER_MAP 38 -datatype 80 608;
LAYER_MAP 38 -datatype 81 608;
OR NOUSEM8_NEW NOUSEM8_OLD -outputlayer NOUSEM8;
LAYER_DEF NOTUSEM8 628;
LAYER_MAP 38 -datatype lege 161 165 628;
LAYER_DEF DM8EXCL 378;
LAYER_MAP 150 -datatype 8 378;
LAYER_DEF M9_OLD 509;
LAYER_MAP 39 -datatype 0 509;
LAYER_DEF M9_NEW 529;
LAYER_MAP 39 -datatype 60 529;
COPY M9_NEW -outputlayer M9i;
LAYER_DEF DUM9_OLD 549;
LAYER_MAP 39 -datatype 1 549;
LAYER_DEF DUM9_NEW 569;
LAYER_MAP 39 -datatype 61 569;
COPY DUM9_NEW -outputlayer DUM9;
LAYER_DEF NOUSEM9_NEW 589;
LAYER_MAP 39 -datatype 0 589;
LAYER_MAP 39 -datatype 1 589;
LAYER_DEF NOUSEM9_OLD 609;
LAYER_MAP 39 -datatype 7 609;
LAYER_MAP 39 -datatype 20 609;
LAYER_MAP 39 -datatype 21 609;
LAYER_MAP 39 -datatype 40 609;
LAYER_MAP 39 -datatype 41 609;
LAYER_MAP 39 -datatype 80 609;
LAYER_MAP 39 -datatype 81 609;
OR NOUSEM9_NEW NOUSEM9_OLD -outputlayer NOUSEM9;
LAYER_DEF NOTUSEM9 629;
LAYER_MAP 39 -datatype lege 161 165 629;
LAYER_DEF DM9EXCL 379;
LAYER_MAP 150 -datatype 9 379;
LAYER_DEF VIA1i 801;
LAYER_MAP 51 -datatype 0 801;
LAYER_DEF NOUSEV1 821;
LAYER_MAP 51 -datatype 20 821;
LAYER_MAP 51 -datatype 40 821;
LAYER_MAP 51 -datatype 80 821;
LAYER_DEF VIA2i 802;
LAYER_MAP 52 -datatype 0 802;
LAYER_DEF NOUSEV2 822;
LAYER_MAP 52 -datatype 20 822;
LAYER_MAP 52 -datatype 40 822;
LAYER_MAP 52 -datatype 80 822;
LAYER_DEF VIA3i 803;
LAYER_MAP 53 -datatype 0 803;
LAYER_DEF NOUSEV3 823;
LAYER_MAP 53 -datatype 20 823;
LAYER_MAP 53 -datatype 40 823;
LAYER_MAP 53 -datatype 80 823;
LAYER_DEF VIA4i 804;
LAYER_MAP 54 -datatype 0 804;
LAYER_DEF NOUSEV4 824;
LAYER_MAP 54 -datatype 20 824;
LAYER_MAP 54 -datatype 40 824;
LAYER_MAP 54 -datatype 80 824;
LAYER_DEF VIA5i 805;
LAYER_MAP 55 -datatype 0 805;
LAYER_DEF NOUSEV5 825;
LAYER_MAP 55 -datatype 20 825;
LAYER_MAP 55 -datatype 40 825;
LAYER_MAP 55 -datatype 80 825;
LAYER_DEF VIA6i 806;
LAYER_MAP 56 -datatype 0 806;
LAYER_DEF NOUSEV6 826;
LAYER_MAP 56 -datatype 20 826;
LAYER_MAP 56 -datatype 40 826;
LAYER_MAP 56 -datatype 80 826;
LAYER_DEF VIA7_OLD 807;
LAYER_MAP 57 -datatype 0 807;
LAYER_DEF VIA7_NEW 817;
LAYER_MAP 57 -datatype 40 817;
COPY VIA7_NEW -outputlayer VIA7i;
LAYER_DEF NOUSEV7_NEW 827;
LAYER_MAP 57 -datatype 0 827;
LAYER_DEF NOUSEV7_OLD 837;
LAYER_MAP 57 -datatype 20 837;
LAYER_MAP 57 -datatype 80 837;
OR NOUSEV7_NEW NOUSEV7_OLD -outputlayer NOUSEV7;
LAYER_DEF VIA8_OLD 808;
LAYER_MAP 58 -datatype 0 808;
LAYER_DEF VIA8_NEW 818;
LAYER_MAP 58 -datatype 40 818;
COPY VIA8_NEW -outputlayer VIA8i;
LAYER_DEF NOUSEV8_NEW 828;
LAYER_MAP 58 -datatype 0 828;
LAYER_DEF NOUSEV8_OLD 838;
LAYER_MAP 58 -datatype 20 838;
LAYER_MAP 58 -datatype 80 838;
OR NOUSEV8_NEW NOUSEV8_OLD -outputlayer NOUSEV8;
LAYER_DEF ODi 355 7 8;
LAYER_MAP 6 -datatype 0 355;
LAYER_MAP 6 -datatype 2 355;
LAYER_MAP 6 -datatype lege 4 160 355;
LAYER_MAP 6 -datatype lege 166 255 355;
LAYER_DEF ODi_RFDRAIN 351;
LAYER_MAP 6 -datatype 3 351;
LAYER_DEF ODi_SRAM 352;
LAYER_MAP 6 -datatype 11 352;
LAYER_MAP 6 -datatype 12 352;
LAYER_MAP 6 -datatype 13 352;
LAYER_DEF ODi_OTHERS 354 7 8;
LAYER_MAP 6 -datatype 2 354;
LAYER_MAP 6 -datatype lege 4 160 354;
LAYER_MAP 6 -datatype lege 166 255 354;
LAYER_DEF DOD 353;
LAYER_MAP 6 -datatype 1 353;
LAYER_DEF NOTUSEOD 1616;
LAYER_MAP 6 -datatype lege 161 165 1616;
LAYER_DEF POi 365;
LAYER_MAP 17 -datatype 0 365;
LAYER_MAP 17 -datatype lege 2 50 365;
LAYER_MAP 17 -datatype lege 52 160 365;
LAYER_MAP 17 -datatype lege 166 255 365;
LAYER_DEF POi_SRAM 363;
LAYER_MAP 17 -datatype 11 363;
LAYER_MAP 17 -datatype 12 363;
LAYER_MAP 17 -datatype 13 363;
LAYER_DEF POi_OTHERS 364;
LAYER_MAP 17 -datatype lege 2 50 364;
LAYER_MAP 17 -datatype lege 52 160 364;
LAYER_MAP 17 -datatype lege 166 255 364;
LAYER_DEF DPO 361;
LAYER_MAP 17 -datatype 1 361;
LAYER_DEF mVTLi 362;
LAYER_MAP 17 -datatype 51 362;
LAYER_DEF NOTUSEPO 1716;
LAYER_MAP 17 -datatype lege 161 165 1716;
LAYER_DEF ODBLK 382;
LAYER_MAP 150 -datatype 20 382;
LAYER_DEF POBLK 383;
LAYER_MAP 150 -datatype 21 383;
LAYER_MAP 182 -datatype 1 1821;
LAYER_DEF RRuleRequired 1821;
LAYER_MAP 182 -datatype 2 1822;
LAYER_DEF RRuleRecommended 1822;
LAYER_MAP 182 -datatype 3 1823;
LAYER_DEF RRuleAnalog 1823;
LAYER_MAP 182 -datatype 4 1824;
LAYER_DEF RRuleGuideline 1824;
LAYER_MAP 182 -datatype 11 1831;
LAYER_DEF excludeRRuleRequired 1831;
LAYER_MAP 182 -datatype 12 1832;
LAYER_DEF excludeRRuleRecommended 1832;
LAYER_MAP 182 -datatype 13 1833;
LAYER_DEF excludeRRuleAnalog 1833;
LAYER_MAP 182 -datatype 14 1834;
LAYER_DEF excludeRRuleGuideline 1834;
LAYER_DEF RMDMY1 1161;
LAYER_MAP 116 -datatype 1 1161;
LAYER_DEF RMDMY2 1162;
LAYER_MAP 116 -datatype 2 1162;
LAYER_DEF RMDMY3 1163;
LAYER_MAP 116 -datatype 3 1163;
LAYER_DEF RMDMY4 1164;
LAYER_MAP 116 -datatype 4 1164;
LAYER_DEF RMDMY5 1165;
LAYER_MAP 116 -datatype 5 1165;
LAYER_DEF RMDMY6 1166;
LAYER_MAP 116 -datatype 6 1166;
LAYER_DEF RMDMY7 1167;
LAYER_MAP 116 -datatype 7 1167;
LAYER_DEF RMDMY8 1168;
LAYER_MAP 116 -datatype 8 1168;
LAYER_DEF RMDMY9 1169;
LAYER_MAP 116 -datatype 9 1169;
LAYER_MAP 116 -datatype 16 11616;
LAYER_DEF RMDMYAP 11616;
OR ODi DOD -outputlayer ALL_OD;
OR POi DPO -outputlayer ALL_POLY;
OR M1i DUM1 -outputlayer M1x;
OR M2i DUM2 -outputlayer M2x;
OR M3i DUM3 -outputlayer M3x;
OR M4i DUM4 -outputlayer M4x;
OR M5i DUM5 -outputlayer M5x;
OR M6i DUM6 -outputlayer M6x;
OR M7i DUM7 -outputlayer M7x;
OR M8i DUM8 -outputlayer M8x;
OR M9i DUM9 -outputlayer M9x;
BASE_LAYER OD_18i OD_25i OD_33i DCOi NT_Ni VTH_Ni VTH_Pi VTL_Ni VTL_Pi;
BASE_LAYER DNWi NWi ODi POi PPi NPi COi;
TOP_LAYER VIA1i M2i;
TOP_LAYER VIA2i M3i;
TOP_LAYER VIA3i M4i;
TOP_LAYER VIA4i M5i;
TOP_LAYER VIA5i M6i;
TOP_LAYER VIA6i M7i;
TOP_LAYER VIA7_OLD VIA7_NEW M8_OLD M8_NEW;
TOP_LAYER VIA8_OLD VIA8_NEW M9_OLD M9_NEW;
TOP_LAYER CBi CBDi UBMi WBDMY FWALi FWCUi PMi APi PMDMY LMARK SEALRINGi CSRDMY;
TOP_LAYER NWDMY SDI;
TOP_LAYER SDI ESD1DMY ESD2DMY ESD3 SRM SRAMDMY LOGO;
TOP_LAYER DOD DPO ODBLK POBLK;
TOP_LAYER CBMi CTMi CTMDMY INDDMY VARi;
TOP_LAYER DUM1 DM1EXCL;
TOP_LAYER DUM2 DM2EXCL;
TOP_LAYER DUM3 DM3EXCL;
TOP_LAYER DUM4 DM4EXCL;
TOP_LAYER DUM5 DM5EXCL;
TOP_LAYER DUM6 DM6EXCL;
TOP_LAYER DUM7 DM7EXCL;
TOP_LAYER DUM8_OLD DUM8_NEW DM8EXCL;
TOP_LAYER DUM9_OLD DUM9_NEW DM9EXCL;
COPY SRAMDMY -outputlayer SRAM_EXCLUDE;
EXTENT -layer DNWi -outputlayer DNWi_EXTENT;
EXTENT -layer NWi -outputlayer NWi_EXTENT;
EXTENT -layer OD_18i -outputlayer OD_18i_EXTENT;
EXTENT -layer OD_25i -outputlayer OD_25i_EXTENT;
EXTENT -layer OD_33i -outputlayer OD_33i_EXTENT;
EXTENT -layer OD_DECAP -outputlayer OD_DECAP_EXTENT;
EXTENT -layer PPi -outputlayer PPi_EXTENT;
EXTENT -layer NPi -outputlayer NPi_EXTENT;
EXTENT -layer CBi -outputlayer CBi_EXTENT;
EXTENT -layer CB2i -outputlayer CB2i_EXTENT;
EXTENT -layer RPOi -outputlayer RPOi_EXTENT;
EXTENT -layer NT_Ni -outputlayer NT_Ni_EXTENT;
EXTENT -layer FWALi -outputlayer FWALi_EXTENT;
EXTENT -layer FWCUi -outputlayer FWCUi_EXTENT;
EXTENT -layer POFUSE -outputlayer POFUSE_EXTENT;
EXTENT -layer FUSELINK -outputlayer FUSELINK_EXTENT;
EXTENT -layer PMi -outputlayer PMi_EXTENT;
EXTENT -layer PM1i -outputlayer PM1i_EXTENT;
EXTENT -layer PM2i -outputlayer PM2i_EXTENT;
EXTENT -layer VTH_Ni -outputlayer VTH_Ni_EXTENT;
EXTENT -layer VTH_Pi -outputlayer VTH_Pi_EXTENT;
EXTENT -layer VTL_Ni -outputlayer VTL_Ni_EXTENT;
EXTENT -layer VTL_Pi -outputlayer VTL_Pi_EXTENT;
EXTENT -layer UHVT_Ni -outputlayer UHVT_Ni_EXTENT;
EXTENT -layer UHVT_Pi -outputlayer UHVT_Pi_EXTENT;
EXTENT -layer CBDi -outputlayer CBDi_EXTENT;
EXTENT -layer UBMi -outputlayer UBMi_EXTENT;
EXTENT -layer RH -outputlayer RH_EXTENT;
EXTENT -layer ESD3 -outputlayer ESD3_EXTENT;
EXTENT -layer VARi -outputlayer VARi_EXTENT;
EXTENT -layer APi -outputlayer APi_EXTENT;
EXTENT -layer Cu_PPIi -outputlayer Cu_PPIi_EXTENT;
EXTENT -layer CBMi -outputlayer CBMi_EXTENT;
EXTENT -layer CTMi -outputlayer CTMi_EXTENT;
EXTENT -layer RVi -outputlayer RVi_EXTENT;
EXTENT -layer DCOi -outputlayer DCOi_EXTENT;
EXTENT -layer HVD_P -outputlayer HVD_P_EXTENT;
EXTENT -layer HVD_N_nw -outputlayer HVD_N_nw_EXTENT;
EXTENT -layer SRM_ULL -outputlayer SRM_ULL_EXTENT;
EXTENT -layer BJTDMY -outputlayer BJTDMY_EXTENT;
EXTENT -layer RODMY -outputlayer RODMY_EXTENT;
EXTENT -layer LMARK -outputlayer LMARK_EXTENT;
EXTENT -layer SRM -outputlayer SRM_EXTENT;
EXTENT -layer TCDDMY -outputlayer TCDDMY_EXTENT;
EXTENT -layer SRAMDMY -outputlayer SRAMDMY_EXTENT;
EXTENT -layer SRAMDMY_4 -outputlayer SRAMDMY_4_EXTENT;
EXTENT -layer SRAMDMY_5 -outputlayer SRAMDMY_5_EXTENT;
EXTENT -layer SRAMDMY_1 -outputlayer SRAMDMY_1_EXTENT;
EXTENT -layer OD1Ti -outputlayer OD1Ti_EXTENT;
EXTENT -layer CLDDi -outputlayer CLDDi_EXTENT;
EXTENT -layer CROWNi -outputlayer CROWNi_EXTENT;
EXTENT -layer P3i -outputlayer P3i_EXTENT;
EXTENT -layer SNCTi -outputlayer SNCTi_EXTENT;
EXTENT -layer LUPWDMY -outputlayer LUPWDMY_EXTENT;
EXTENT -layer LUPWDMY_2 -outputlayer LUPWDMY_2_EXTENT;
EXTENT -layer VDDDMY -outputlayer VDDDMY_EXTENT;
EXTENT -layer VSSDMY -outputlayer VSSDMY_EXTENT;
EXTENT -layer MATCHING -outputlayer MATCHING_EXTENT;
EXTENT -layer M1i -outputlayer M1i_EXTENT;
EXTENT -layer M1_real -outputlayer M1_real_EXTENT;
EXTENT -layer DM1_O -outputlayer DM1_O_EXTENT;
EXTENT -layer DUM1 -outputlayer DUM1_EXTENT;
EXTENT -layer M2i -outputlayer M2i_EXTENT;
EXTENT -layer M2_real -outputlayer M2_real_EXTENT;
EXTENT -layer DM2_O -outputlayer DM2_O_EXTENT;
EXTENT -layer DUM2 -outputlayer DUM2_EXTENT;
EXTENT -layer M3i -outputlayer M3i_EXTENT;
EXTENT -layer M3_real -outputlayer M3_real_EXTENT;
EXTENT -layer DM3_O -outputlayer DM3_O_EXTENT;
EXTENT -layer DUM3 -outputlayer DUM3_EXTENT;
EXTENT -layer M4i -outputlayer M4i_EXTENT;
EXTENT -layer M4_real -outputlayer M4_real_EXTENT;
EXTENT -layer DM4_O -outputlayer DM4_O_EXTENT;
EXTENT -layer DUM4 -outputlayer DUM4_EXTENT;
EXTENT -layer M5i -outputlayer M5i_EXTENT;
EXTENT -layer M5_real -outputlayer M5_real_EXTENT;
EXTENT -layer DM5_O -outputlayer DM5_O_EXTENT;
EXTENT -layer DUM5 -outputlayer DUM5_EXTENT;
EXTENT -layer M6i -outputlayer M6i_EXTENT;
EXTENT -layer M6_real -outputlayer M6_real_EXTENT;
EXTENT -layer DM6_O -outputlayer DM6_O_EXTENT;
EXTENT -layer DUM6 -outputlayer DUM6_EXTENT;
EXTENT -layer M7i -outputlayer M7i_EXTENT;
EXTENT -layer M7_real -outputlayer M7_real_EXTENT;
EXTENT -layer DM7_O -outputlayer DM7_O_EXTENT;
EXTENT -layer DUM7 -outputlayer DUM7_EXTENT;
EXTENT -layer M8_OLD -outputlayer M8_OLD_EXTENT;
EXTENT -layer M8_NEW -outputlayer M8_NEW_EXTENT;
EXTENT -layer DUM8_OLD -outputlayer DUM8_OLD_EXTENT;
EXTENT -layer DUM8_NEW -outputlayer DUM8_NEW_EXTENT;
EXTENT -layer M9_OLD -outputlayer M9_OLD_EXTENT;
EXTENT -layer M9_NEW -outputlayer M9_NEW_EXTENT;
EXTENT -layer DUM9_OLD -outputlayer DUM9_OLD_EXTENT;
EXTENT -layer DUM9_NEW -outputlayer DUM9_NEW_EXTENT;
EXTENT -layer ODi -outputlayer ODi_EXTENT;
EXTENT -layer DOD -outputlayer DOD_EXTENT;
EXTENT -layer POi -outputlayer POi_EXTENT;
EXTENT -layer DPO -outputlayer DPO_EXTENT;
EXTENT -layer mVTLi -outputlayer mVTLi_EXTENT;
EXTENT -layer RMDMY1 -outputlayer RMDMY1_EXTENT;
EXTENT -layer RMDMY2 -outputlayer RMDMY2_EXTENT;
EXTENT -layer RMDMY3 -outputlayer RMDMY3_EXTENT;
EXTENT -layer RMDMY4 -outputlayer RMDMY4_EXTENT;
EXTENT -layer RMDMY5 -outputlayer RMDMY5_EXTENT;
EXTENT -layer RMDMY6 -outputlayer RMDMY6_EXTENT;
EXTENT -layer RMDMY7 -outputlayer RMDMY7_EXTENT;
EXTENT -layer RMDMY8 -outputlayer RMDMY8_EXTENT;
EXTENT -layer RMDMY9 -outputlayer RMDMY9_EXTENT;
EXTENT -layer RMDMYAP -outputlayer RMDMYAP_EXTENT;
OR DNWi_EXTENT NWi_EXTENT _EPTMPL262280;
OR _EPTMPL262280 OD_18i_EXTENT _EPTMPL262281;
OR _EPTMPL262281 OD_25i_EXTENT _EPTMPL262282;
OR _EPTMPL262282 OD_33i_EXTENT _EPTMPL262283;
OR _EPTMPL262283 OD_DECAP_EXTENT _EPTMPL262284;
OR _EPTMPL262284 PPi_EXTENT _EPTMPL262285;
OR _EPTMPL262285 NPi_EXTENT _EPTMPL262286;
OR _EPTMPL262286 CBi_EXTENT _EPTMPL262287;
OR _EPTMPL262287 CB2i_EXTENT _EPTMPL262288;
OR _EPTMPL262288 RPOi_EXTENT _EPTMPL262289;
OR _EPTMPL262289 NT_Ni_EXTENT _EPTMPL262290;
OR _EPTMPL262290 FWALi_EXTENT _EPTMPL262291;
OR _EPTMPL262291 FWCUi_EXTENT _EPTMPL262292;
OR _EPTMPL262292 POFUSE_EXTENT _EPTMPL262293;
OR _EPTMPL262293 FUSELINK_EXTENT _EPTMPL262294;
OR _EPTMPL262294 PMi_EXTENT _EPTMPL262295;
OR _EPTMPL262295 PM1i_EXTENT _EPTMPL262296;
OR _EPTMPL262296 PM2i_EXTENT _EPTMPL262297;
OR _EPTMPL262297 VTH_Ni_EXTENT _EPTMPL262298;
OR _EPTMPL262298 VTH_Pi_EXTENT _EPTMPL262299;
OR _EPTMPL262299 VTL_Ni_EXTENT _EPTMPL262300;
OR _EPTMPL262300 VTL_Pi_EXTENT _EPTMPL262301;
OR _EPTMPL262301 UHVT_Ni_EXTENT _EPTMPL262302;
OR _EPTMPL262302 UHVT_Pi_EXTENT _EPTMPL262303;
OR _EPTMPL262303 CBDi_EXTENT _EPTMPL262304;
OR _EPTMPL262304 UBMi_EXTENT _EPTMPL262305;
OR _EPTMPL262305 RH_EXTENT _EPTMPL262306;
OR _EPTMPL262306 ESD3_EXTENT _EPTMPL262307;
OR _EPTMPL262307 VARi_EXTENT _EPTMPL262308;
OR _EPTMPL262308 APi_EXTENT _EPTMPL262309;
OR _EPTMPL262309 Cu_PPIi_EXTENT _EPTMPL262310;
OR _EPTMPL262310 CBMi_EXTENT _EPTMPL262311;
OR _EPTMPL262311 CTMi_EXTENT _EPTMPL262312;
OR _EPTMPL262312 RVi_EXTENT _EPTMPL262313;
OR _EPTMPL262313 DCOi_EXTENT _EPTMPL262314;
OR _EPTMPL262314 HVD_P_EXTENT _EPTMPL262315;
OR _EPTMPL262315 HVD_N_nw_EXTENT _EPTMPL262316;
OR _EPTMPL262316 SRM_ULL_EXTENT _EPTMPL262317;
OR _EPTMPL262317 BJTDMY_EXTENT _EPTMPL262318;
OR _EPTMPL262318 RODMY_EXTENT _EPTMPL262319;
OR _EPTMPL262319 LMARK_EXTENT _EPTMPL262320;
OR _EPTMPL262320 SRM_EXTENT _EPTMPL262321;
OR _EPTMPL262321 TCDDMY_EXTENT _EPTMPL262322;
OR _EPTMPL262322 SRAMDMY_EXTENT _EPTMPL262323;
OR _EPTMPL262323 SRAMDMY_4_EXTENT _EPTMPL262324;
OR _EPTMPL262324 SRAMDMY_5_EXTENT _EPTMPL262325;
OR _EPTMPL262325 SRAMDMY_1_EXTENT _EPTMPL262326;
OR _EPTMPL262326 OD1Ti_EXTENT _EPTMPL262327;
OR _EPTMPL262327 CLDDi_EXTENT _EPTMPL262328;
OR _EPTMPL262328 CROWNi_EXTENT _EPTMPL262329;
OR _EPTMPL262329 P3i_EXTENT _EPTMPL262330;
OR _EPTMPL262330 SNCTi_EXTENT _EPTMPL262331;
OR _EPTMPL262331 LUPWDMY_EXTENT _EPTMPL262332;
OR _EPTMPL262332 LUPWDMY_2_EXTENT _EPTMPL262333;
OR _EPTMPL262333 VDDDMY_EXTENT _EPTMPL262334;
OR _EPTMPL262334 VSSDMY_EXTENT _EPTMPL262335;
OR _EPTMPL262335 MATCHING_EXTENT _EPTMPL262336;
OR _EPTMPL262336 M1i_EXTENT _EPTMPL262337;
OR _EPTMPL262337 M1_real_EXTENT _EPTMPL262338;
OR _EPTMPL262338 DM1_O_EXTENT _EPTMPL262339;
OR _EPTMPL262339 DUM1_EXTENT _EPTMPL262340;
OR _EPTMPL262340 M2i_EXTENT _EPTMPL262341;
OR _EPTMPL262341 M2_real_EXTENT _EPTMPL262342;
OR _EPTMPL262342 DM2_O_EXTENT _EPTMPL262343;
OR _EPTMPL262343 DUM2_EXTENT _EPTMPL262344;
OR _EPTMPL262344 M3i_EXTENT _EPTMPL262345;
OR _EPTMPL262345 M3_real_EXTENT _EPTMPL262346;
OR _EPTMPL262346 DM3_O_EXTENT _EPTMPL262347;
OR _EPTMPL262347 DUM3_EXTENT _EPTMPL262348;
OR _EPTMPL262348 M4i_EXTENT _EPTMPL262349;
OR _EPTMPL262349 M4_real_EXTENT _EPTMPL262350;
OR _EPTMPL262350 DM4_O_EXTENT _EPTMPL262351;
OR _EPTMPL262351 DUM4_EXTENT _EPTMPL262352;
OR _EPTMPL262352 M5i_EXTENT _EPTMPL262353;
OR _EPTMPL262353 M5_real_EXTENT _EPTMPL262354;
OR _EPTMPL262354 DM5_O_EXTENT _EPTMPL262355;
OR _EPTMPL262355 DUM5_EXTENT _EPTMPL262356;
OR _EPTMPL262356 M6i_EXTENT _EPTMPL262357;
OR _EPTMPL262357 M6_real_EXTENT _EPTMPL262358;
OR _EPTMPL262358 DM6_O_EXTENT _EPTMPL262359;
OR _EPTMPL262359 DUM6_EXTENT _EPTMPL262360;
OR _EPTMPL262360 M7i_EXTENT _EPTMPL262361;
OR _EPTMPL262361 M7_real_EXTENT _EPTMPL262362;
OR _EPTMPL262362 DM7_O_EXTENT _EPTMPL262363;
OR _EPTMPL262363 DUM7_EXTENT _EPTMPL262364;
OR _EPTMPL262364 M8_OLD_EXTENT _EPTMPL262365;
OR _EPTMPL262365 M8_NEW_EXTENT _EPTMPL262366;
OR _EPTMPL262366 DUM8_OLD_EXTENT _EPTMPL262367;
OR _EPTMPL262367 DUM8_NEW_EXTENT _EPTMPL262368;
OR _EPTMPL262368 M9_OLD_EXTENT _EPTMPL262369;
OR _EPTMPL262369 M9_NEW_EXTENT _EPTMPL262370;
OR _EPTMPL262370 DUM9_OLD_EXTENT _EPTMPL262371;
OR _EPTMPL262371 DUM9_NEW_EXTENT _EPTMPL262372;
OR _EPTMPL262372 ODi_EXTENT _EPTMPL262373;
OR _EPTMPL262373 DOD_EXTENT _EPTMPL262374;
OR _EPTMPL262374 POi_EXTENT _EPTMPL262375;
OR _EPTMPL262375 DPO_EXTENT _EPTMPL262376;
OR _EPTMPL262376 mVTLi_EXTENT _EPTMPL262377;
OR _EPTMPL262377 RMDMY1_EXTENT _EPTMPL262378;
OR _EPTMPL262378 RMDMY2_EXTENT _EPTMPL262379;
OR _EPTMPL262379 RMDMY3_EXTENT _EPTMPL262380;
OR _EPTMPL262380 RMDMY4_EXTENT _EPTMPL262381;
OR _EPTMPL262381 RMDMY5_EXTENT _EPTMPL262382;
OR _EPTMPL262382 RMDMY6_EXTENT _EPTMPL262383;
OR _EPTMPL262383 RMDMY7_EXTENT _EPTMPL262384;
OR _EPTMPL262384 RMDMY8_EXTENT _EPTMPL262385;
OR _EPTMPL262385 RMDMY9_EXTENT _EPTMPL262386;
OR _EPTMPL262386 RMDMYAP_EXTENT -outputlayer MT_LAYERS;
EXTENT -layer MT_LAYERS -outputlayer CHIP;
LAYER_DEF EMPTYi 999;
MERGE CHIP -outputlayer CHIPx;
SIZE CHIP -by 1 -outputlayer BULK;
NOT BULK NWi -outputlayer PWELi;
NOT PWELi SRAM_EXCLUDE -outputlayer PWEL;
SELECT -inside -not DNWi SRAM_EXCLUDE -outputlayer DNW;
SELECT -inside -not NWi SRAM_EXCLUDE -outputlayer NWEL;
NOT ODi SRAM_EXCLUDE -outputlayer OD;
SELECT -inside -not ODi SRAM_EXCLUDE -outputlayer ODs;
NOT OD_18i SRAM_EXCLUDE -outputlayer OD_18;
NOT OD_25i SRAM_EXCLUDE -outputlayer OD_25;
NOT OD_33i SRAM_EXCLUDE -outputlayer OD_33;
NOT POi SRAM_EXCLUDE -outputlayer POLY;
SELECT -inside -not POi SRAM_EXCLUDE -outputlayer POLYs;
SELECT -inside -not PPi SRAM_EXCLUDE -outputlayer PP;
SELECT -inside -not NPi SRAM_EXCLUDE -outputlayer NP;
NOT VTH_Ni SRAM_EXCLUDE -outputlayer VTHN;
SELECT -inside -not VTH_Ni SRAM_EXCLUDE -outputlayer VTHNs;
NOT VTH_Pi SRAM_EXCLUDE -outputlayer VTHP;
SELECT -inside -not VTH_Pi SRAM_EXCLUDE -outputlayer VTHPs;
NOT VTL_Ni SRAM_EXCLUDE -outputlayer VTLN;
SELECT -inside -not VTL_Ni SRAM_EXCLUDE -outputlayer VTLNs;
NOT VTL_Pi SRAM_EXCLUDE -outputlayer VTLP;
SELECT -inside -not VTL_Pi SRAM_EXCLUDE -outputlayer VTLPs;
NOT RPOi SRAM_EXCLUDE -outputlayer RPO;
SELECT -inside -not RPOi SRAM_EXCLUDE -outputlayer RPOs;
NOT NT_Ni SRAM_EXCLUDE -outputlayer NTN;
SELECT -inside -not NT_Ni SRAM_EXCLUDE -outputlayer NTNs;
NOT NCap_NTNi SRAM_EXCLUDE -outputlayer NCap_NTN;
NOT COi SRAM_EXCLUDE -outputlayer CO;
SELECT -inside -not COi SRAM_EXCLUDE -outputlayer COs;
NOT M1i SRAM_EXCLUDE -outputlayer M1;
SELECT -inside -not M1i SRAM_EXCLUDE -outputlayer M1s;
NOT VIA1i SRAM_EXCLUDE -outputlayer VIA1;
SELECT -inside -not VIA1i SRAM_EXCLUDE -outputlayer VIA1s;
NOT DCOi SRAM_EXCLUDE -outputlayer DCO;
SELECT -inside -not DCOi SRAM_EXCLUDE -outputlayer DCOs;
COPY M2i -outputlayer M2;
COPY VIA2i -outputlayer VIA2;
COPY M3i -outputlayer M3;
COPY VIA3i -outputlayer VIA3;
COPY M4i -outputlayer M4;
COPY VIA4i -outputlayer VIA4;
COPY M5i -outputlayer M5;
COPY VIA5i -outputlayer VIA5;
COPY M6i -outputlayer M6;
COPY VIA6i -outputlayer VIA6;
COPY M7i -outputlayer M7;
COPY VIA7i -outputlayer VIA7;
COPY M8i -outputlayer M8;
COPY VIA8i -outputlayer VIA8;
COPY M9i -outputlayer M9;
COPY APi -outputlayer AP;
COPY CBi -outputlayer CB;
COPY CB2i -outputlayer CB2;
COPY CBDi -outputlayer CBD;
COPY UBMi -outputlayer UBM;
COPY RVi -outputlayer RV;
COPY FWi -outputlayer FW;
COPY FWALi -outputlayer FW_AP;
COPY FWCUi -outputlayer FW_Cu;
COPY PMi -outputlayer PM;
COPY CBMi -outputlayer CBM;
COPY CTMi -outputlayer CTM;
COPY VARi -outputlayer VAR;
COPY mVTLi -outputlayer mVTL;
OR CBi CBDi _EPTMPL262454;
OR _EPTMPL262454 RVi -outputlayer ALL_PAD;
SELECT -interact UBMi CBDi _EPTMPL262456;
SELECT -interact -not _EPTMPL262456 Cu_PPIi -outputlayer UBM_MT_WIDTH;
SELECT -interact UBMi CBDi -outputlayer UBM_MT;
SIZE UBM_MT -by 5 -inside_of M9i -step "M9_S_1*0.7" -outputlayer UBM_EXC;
SIZE CBi -by 5 -inside_of M9i -step "M9_S_1*0.7" -outputlayer CBMT;
SIZE CBi -by 5 -inside_of M8i -step "M8_S_1*0.7" -outputlayer CBMT2;
OR CBMT UBM_EXC -outputlayer MTOP_EXC;
SIZE UBM_MT_WIDTH -by 5 -inside_of M9i -step "M9_S_1*0.7" -outputlayer UBM_EXC_WIDTH;
SELECT -interact -not CBi CU_PPIi -outputlayer CBMT_PRE;
SIZE CBMT_PRE -by 5 -inside_of M9i -step "M9_S_1*0.7" -outputlayer CBMT_WIDTH;
NOT CBi WBDMY _EPTMPL262466;
SELECT -interact -not _EPTMPL262466 CU_PPIi -outputlayer CBMT2_PRE;
SIZE CBMT2_PRE -by 5 -inside_of M8i -step "M8_S_1*0.7" -outputlayer CBMT2_WIDTH;
OR CBDi CBi _EPTMPL262469;
AND _EPTMPL262469 CB2i _EPTMPL262470;
SELECT -interact _EPTMPL262470 CU_PPIi _EPTMPL262471;
AND M9i _EPTMPL262471 -outputlayer WLCSP_EXC_WIDTH;
OR CBMT_WIDTH UBM_EXC_WIDTH _EPTMPL262473;
OR _EPTMPL262473 WLCSP_EXC_WIDTH -outputlayer MTOP_EXC_WIDTH;
SELECT -interact -not CB WBDMY -outputlayer CB_NON_CUP;
AND M9i LMARK -outputlayer LMARK_METAL;
HOLES LMARK_METAL -empty -outputlayer LSLOT;
SELECT -interact -not LMARK_METAL LSLOT -outputlayer LSOLID;
SELECT -interact LMARK LSLOT -outputlayer LMARK_SLOT;
SELECT -interact LMARK LSOLID -outputlayer LMARK_SOLID;
SIZE INDDMY -by 18 -outputlayer IND_EXD;
NOT M8 CBMT2_WIDTH _EPTMPL262482;
NOT _EPTMPL262482 WBDMY _EPTMPL262483;
NOT _EPTMPL262483 IND_EXD -outputlayer M8_MAX_WIDTH_M;
NOT M8 WBDMY _EPTMPL262485;
NOT _EPTMPL262485 IND_EXD -outputlayer M8_MAX_WIDTH;
NOT M9 MTOP_EXC_WIDTH _EPTMPL262487;
NOT _EPTMPL262487 LMARK _EPTMPL262488;
NOT _EPTMPL262488 IND_EXD -outputlayer M9_MAX_WIDTH_M;
OR OD_18 OD_25 _EPTMPL262490;
OR _EPTMPL262490 OD_33 -outputlayer OD2;
OR OD_18i OD_25i _EPTMPL262492;
OR _EPTMPL262492 OD_33i -outputlayer OD2i;
OR NPi PPi -outputlayer IMP;
AND OD NP -outputlayer NPOD;
AND OD PP -outputlayer PPOD;
AND CO OD -outputlayer COOD;
NOT CO OD -outputlayer COPO;
SELECT -interact NWEL NWDMY -outputlayer RNWEL;
SELECT -interact RNWEL RPO -outputlayer NWRES;
NOT NWEL RNWEL -outputlayer NONWR;
SELECT -interact OD NWRES -outputlayer ODWR;
SELECT -interact NP NWRES -outputlayer NPWR;
SELECT -interact COOD NWRES -outputlayer COWR;
NOT ODWR RPO -outputlayer RHWR;
SELECT -interact -not RNWEL RPO -outputlayer NWRES_STI;
SELECT -interact OD NWRES_STI -outputlayer ODWR_STI;
SELECT -interact NP NWRES_STI -outputlayer NPWR_STI;
SELECT -interact COOD NWRES_STI -outputlayer COWR_STI;
AND NPOD NONWR -outputlayer NSTP;
NOT NPOD NWEL -outputlayer NACT;
AND PPOD NWEL -outputlayer PACT;
NOT PPOD NWEL -outputlayer PSTP;
SELECT -interact NACT OD2 -outputlayer NACT2;
SELECT -interact PACT OD2 -outputlayer PACT2;
OR NACT PACT -outputlayer DACT;
OR NSTP PSTP -outputlayer DSTP;
AND POLY OD -outputlayer GATE;
SELECT -enclose DACT GATE _EPTMPL262519;
NOT _EPTMPL262519 GATE -outputlayer SD;
NOT POLY OD -outputlayer FPO1;
AND GATE OD2 -outputlayer HV_GATE;
NOT GATE OD2 -outputlayer LV_GATE;
SELECT -interact -not POLY CO _EPTMPL262524;
SELECT -interact GATE _EPTMPL262524 -outputlayer DUMMY_GATE;
SELECT -inside DUMMY_GATE RFDMY -outputlayer RF_DUMMY_GATE;
AND GATE NP -outputlayer GATE_NP;
AND GATE PP -outputlayer GATE_PP;
EDGE_BOOLEAN -coincident_only -inside POLY GATE -outputlayer GATE_W;
EDGE_BOOLEAN -coincident_only -inside -not GATE POLY -outputlayer GATE_L;
EDGE_BOOLEAN -inside GATE_W NP -outputlayer GATEN_W;
EDGE_BOOLEAN -inside GATE_W PP -outputlayer GATEP_W;
EDGE_BOOLEAN -inside GATE_W OD2 -outputlayer HV_GATE_W;
EDGE_BOOLEAN -inside -not GATE_W OD2 -outputlayer LV_GATE_W;
EDGE_BOOLEAN -inside HV_GATE_W OD_18 -outputlayer 18V_GATE_W;
EDGE_BOOLEAN -inside HV_GATE_W OD_25 -outputlayer 25V_GATE_W;
EDGE_BOOLEAN -inside HV_GATE_W OD_33 -outputlayer 33V_GATE_W;
SELECT -interact -not RPDMY RPOi -outputlayer RPDMYi;
OR RPOi RPDMYi -outputlayer RPO_RPDMY;
NOT POLY RPO_RPDMY -outputlayer ILP1;
NOT RPO SDI _EPTMPL262541;
NOT _EPTMPL262541 BJTDMY _EPTMPL262542;
SELECT -outside _EPTMPL262542 INDDMY -outputlayer ODPO_RES_MARK;
AND FPO1 ODPO_RES_MARK -outputlayer PORES;
SELECT -interact -not PORES SDI -outputlayer PORESg;
NOT OD RPO_RPDMY -outputlayer INOD;
SELECT -outside OD NWDMY _EPTMPL262547;
NOT _EPTMPL262547 GATE -outputlayer FOD;
AND FOD ODPO_RES_MARK -outputlayer ODRES;
OR RH RPDMY _EPTMPL262550;
AND ODRES _EPTMPL262550 -outputlayer ODRES_a;
OR RH RPDMY _EPTMPL262552;
AND PORESg _EPTMPL262552 -outputlayer PORES_a;
OR ODRES PORES -outputlayer AYRE;
AND NP AYRE -outputlayer NYRE;
AND PP AYRE -outputlayer PYRE;
EDGE_BOOLEAN -coincident_only -outside NPOD PPOD -outputlayer NP_PP_BTE;
SELECT -touch PSTP NACT -outputlayer BUTT_PSTP;
SELECT -touch NSTP PACT -outputlayer BUTT_NSTP;
AND PACT BJTDMY -outputlayer PP_EMOD;
AND NACT BJTDMY -outputlayer NP_EMOD;
OR PP_EMOD NP_EMOD -outputlayer EMOD;
NOT PMDMY FW -outputlayer RNGX;
NOT SEALRINGi RNGX -outputlayer SEALRING;
COPY SEALRINGi -outputlayer VIA_EXD;
NOT VIA1 VIA_EXD -outputlayer VIA1_EXD;
NOT VIA2 VIA_EXD -outputlayer VIA2_EXD;
NOT VIA3 VIA_EXD -outputlayer VIA3_EXD;
NOT VIA4 VIA_EXD -outputlayer VIA4_EXD;
NOT VIA5 VIA_EXD -outputlayer VIA5_EXD;
NOT VIA6 VIA_EXD -outputlayer VIA6_EXD;
NOT VIA7 VIA_EXD -outputlayer VIA7_EXD;
NOT VIA8 VIA_EXD -outputlayer VIA8_EXD;
COPY CHIP -outputlayer CHIP_CORE;
NOT ALL_PAD CHIP_CORE _EPTMPL262575;
HOLES _EPTMPL262575 -outputlayer PADH;
SELECT -inside CHIP_CORE PADH -outputlayer SCORE;
SELECT -interact CHIPx SCORE -outputlayer CHIP_WISR;
NOT CHIP_WISR SCORE -outputlayer SR_EDGE;
SELECT -interact -not CHIP SR_EDGE -outputlayer CHIP_NOSR;
OR CHIP_NOSR SCORE -outputlayer CHIP_EDGE;
EXTE SR_EDGE -lt 73.87 -abut -eq 90 -output region -intersecting ONLY -outputlayer SR_EXC;
OR SR_EDGE SR_EXC -outputlayer SRCSR;
NOT CHIP_WISR SRCSR _EPTMPL262584;
SIZE _EPTMPL262584 -by 10 _EPTMPL262585;
NOT CHIP_WISR _EPTMPL262585 -outputlayer SR_RING;
INTE CHIP_NOSR -lt 74 -abut -eq 90 -output region -intersecting ONLY -outputlayer EMPTY_AREA;
NOT CHIP EMPTY_AREA -outputlayer CHIP_CHAMFERED;
OR FWi LMARK _EPTMPL262589;
OR _EPTMPL262589 LOGO _EPTMPL262590;
OR _EPTMPL262590 INDDMY -outputlayer DEN_EXC_LOW;
OR FWi LMARK _EPTMPL262592;
OR _EPTMPL262592 LOGO _EPTMPL262593;
OR _EPTMPL262593 INDDMY _EPTMPL262594;
OR _EPTMPL262594 CSRDMY -outputlayer DEN_EXC;
COPY DEN_EXC_LOW -outputlayer METAL_EXC_LOW;
COPY DEN_EXC -outputlayer METAL_EXC;
COPY METAL_EXC_LOW -outputlayer M1_EXC_LOW;
COPY METAL_EXC -outputlayer M1_EXC;
COPY METAL_EXC_LOW -outputlayer M2_EXC_LOW;
COPY METAL_EXC -outputlayer M2_EXC;
COPY METAL_EXC_LOW -outputlayer M3_EXC_LOW;
COPY METAL_EXC -outputlayer M3_EXC;
COPY METAL_EXC_LOW -outputlayer M4_EXC_LOW;
COPY METAL_EXC -outputlayer M4_EXC;
COPY METAL_EXC_LOW -outputlayer M5_EXC_LOW;
COPY METAL_EXC -outputlayer M5_EXC;
COPY METAL_EXC_LOW -outputlayer M6_EXC_LOW;
COPY METAL_EXC -outputlayer M6_EXC;
SIZE CBM -by 1.5 _EPTMPL262610;
OR METAL_EXC_LOW _EPTMPL262610 -outputlayer M7_EXC_LOW;
COPY METAL_EXC -outputlayer M7_EXC;
COPY METAL_EXC_LOW -outputlayer M8_EXC_LOW;
COPY METAL_EXC -outputlayer M8_EXC;
COPY METAL_EXC_LOW -outputlayer M9_EXC_LOW;
COPY METAL_EXC -outputlayer M9_EXC;
SELECT -interact M1 SEALRING -outputlayer SR_M1;
SELECT -interact M2 SEALRING -outputlayer SR_M2;
SELECT -interact M3 SEALRING -outputlayer SR_M3;
SELECT -interact M4 SEALRING -outputlayer SR_M4;
SELECT -interact M5 SEALRING -outputlayer SR_M5;
SELECT -interact M6 SEALRING -outputlayer SR_M6;
SELECT -interact M7 SEALRING -outputlayer SR_M7;
SELECT -interact M8 SEALRING -outputlayer SR_M8;
SELECT -interact M9 SEALRING -outputlayer SR_M9;
SELECT -interact CO SEALRINGi -outputlayer CO_BAR;
SELECT -interact VIA1 SEALRINGi -outputlayer VIA1_BAR;
SELECT -interact VIA2 SEALRINGi -outputlayer VIA2_BAR;
SELECT -interact VIA3 SEALRINGi -outputlayer VIA3_BAR;
SELECT -interact VIA4 SEALRINGi -outputlayer VIA4_BAR;
SELECT -interact VIA5 SEALRINGi -outputlayer VIA5_BAR;
SELECT -interact VIA6 SEALRINGi -outputlayer VIA6_BAR;
SELECT -interact VIA7 SEALRINGi -outputlayer VIA7_BAR;
SELECT -interact VIA8 SEALRINGi -outputlayer VIA8_BAR;
SELECT -interact CO_BAR SEALRING -outputlayer SR_CO;
SELECT -interact VIA1_BAR SEALRING -outputlayer SR_VIA1;
SELECT -interact VIA2_BAR SEALRING -outputlayer SR_VIA2;
SELECT -interact VIA3_BAR SEALRING -outputlayer SR_VIA3;
SELECT -interact VIA4_BAR SEALRING -outputlayer SR_VIA4;
SELECT -interact VIA5_BAR SEALRING -outputlayer SR_VIA5;
SELECT -interact VIA6_BAR SEALRING -outputlayer SR_VIA6;
SELECT -interact VIA7_BAR SEALRING -outputlayer SR_VIA7;
SELECT -interact VIA8_BAR SEALRING -outputlayer SR_VIA8;
OR PMDMY LOGO _EPTMPL262644;
OR _EPTMPL262644 SRCSR _EPTMPL262645;
OR _EPTMPL262645 LMARK -outputlayer Block;
NOT POi RPO_RPDMY -outputlayer ILP1i;
SELECT -cut -not NWi NWDMY -outputlayer NONWRi;
SELECT -cut NWi NWDMY _EPTMPL262649;
NOT _EPTMPL262649 NWDMY -outputlayer NWRiT;
SELECT -inside PWELi DNWi -outputlayer RWi;
AND NPi ODi -outputlayer NPODi;
AND PPi ODi -outputlayer PPODi;
NOT NPODi NWi -outputlayer NACTi;
AND PPODi NWi -outputlayer PACTi;
NOT NACTi POi -outputlayer NSDi;
NOT PACTi POi -outputlayer PSDi;
NOT NSDi RPO_RPDMY -outputlayer NSDc;
NOT PSDi RPO_RPDMY -outputlayer PSDc;
AND NPODi NONWRi -outputlayer NSTPi;
NOT PPODi NWi -outputlayer PSTPi;
SELECT -interact -not UBMi Cu_PPIi -outputlayer UBMn;
SELECT -interact UBMi Cu_PPIi -outputlayer UBMd;
CONNECT NWEL DNW;
CONNECT NSTPi NWi;
CONNECT NSTPi PSDc;
CONNECT PSTPi RWi;
CONNECT PSTPi PWELi;
CONNECT PSTPi NSDc;
CONNECT COi PSDc;
CONNECT COi NSDc;
CONNECT COi ILP1i;
CONNECT M1i ILP1i NSTPi PSTPi PSDc NSDc NWRiT -by COi;
CONNECT M2i M1i -by VIA1i;
CONNECT M3i M2i -by VIA2i;
CONNECT M4i M3i -by VIA3i;
CONNECT M5i M4i -by VIA4i;
CONNECT M6i M5i -by VIA5i;
CONNECT M7i M6i -by VIA6i;
CONNECT M8i CTMi CBMi M7i -by VIA7i;
CONNECT M9i M8i -by VIA8i;
CONNECT CBi M9i;
CONNECT M9i APi -by RVi;
CONNECT M9i APi -by CBi;
CONNECT M9i APi -by CBDi;
CONNECT CB2i APi;
CONNECT CB2i PM1i;
CONNECT PM1i Cu_PPIi;
CONNECT UBMn APi;
CONNECT UBMn M9i -by CBDi;
CONNECT UBMd Cu_PPIi -by PM2i;
SIZE CHIP -by 2 _EPTMPL262692;
NOT CHIP _EPTMPL262692 -outputlayer EMPTYu;
OR EMPTYu NWRiT -outputlayer NWRuT;
AND NPODi NWi -outputlayer NSTPu;
OR EMPTYu NWi -outputlayer NWu;
OR EMPTYu RWi -outputlayer RWu;
OR EMPTYu PWELi -outputlayer PWELu;
OR EMPTYu POi -outputlayer POu;
OR EMPTYu NSDi -outputlayer NSDu;
OR EMPTYu PSDi -outputlayer PSDu;
OR EMPTYu PSTPi -outputlayer PSTPu;
OR EMPTYu COi -outputlayer COu;
OR EMPTYu M1i -outputlayer M1u;
OR EMPTYu VIA1i -outputlayer VIA1u;
OR EMPTYu M2i -outputlayer M2u;
OR EMPTYu VIA2i -outputlayer VIA2u;
OR EMPTYu M3i -outputlayer M3u;
OR EMPTYu VIA3i -outputlayer VIA3u;
OR EMPTYu M4i -outputlayer M4u;
OR EMPTYu VIA4i -outputlayer VIA4u;
OR EMPTYu M5i -outputlayer M5u;
OR EMPTYu VIA5i -outputlayer VIA5u;
OR EMPTYu M6i -outputlayer M6u;
OR EMPTYu VIA6i -outputlayer VIA6u;
OR EMPTYu M7i -outputlayer M7u;
OR EMPTYu VIA7i -outputlayer VIA7u;
OR EMPTYu M8i -outputlayer M8u;
OR EMPTYu VIA8i -outputlayer VIA8u;
OR EMPTYu M9i -outputlayer M9u;
OR EMPTYu CBMi -outputlayer CBMu;
OR EMPTYu CTMi -outputlayer CTMu;
OR EMPTYu RVi -outputlayer RVu;
OR EMPTYu CBi -outputlayer CBu;
OR EMPTYu CBDi -outputlayer CBDu;
OR EMPTYu CB2i -outputlayer CB2u;
OR EMPTYu APi -outputlayer APu;
OR EMPTYu Cu_PPIi -outputlayer Cu_PPIu;
OR EMPTYu PM1i -outputlayer PM1u;
OR EMPTYu PM2i -outputlayer PM2u;
OR EMPTYu UBMn -outputlayer UBMnu;
OR EMPTYu UBMd -outputlayer UBMdu;
CONNECT NSTPu NWu;
CONNECT NSTPu PSDu;
CONNECT PSTPu RWu;
CONNECT PSTPu PWELu;
CONNECT PSTPu NSDu;
CONNECT COu PSDu;
CONNECT COu NSDu;
CONNECT COu POu;
CONNECT M1u POu NSTPu PSTPu PSDu NSDu -by COu;
CONNECT M1u NWRuT -by COu;
CONNECT M2u M1u -by VIA1u;
CONNECT M3u M2u -by VIA2u;
CONNECT M4u M3u -by VIA3u;
CONNECT M5u M4u -by VIA4u;
CONNECT M6u M5u -by VIA5u;
CONNECT M7u M6u -by VIA6u;
CONNECT M8u CTMu CBMu M7u -by VIA7u;
CONNECT M9u M8u -by VIA8u;
CONNECT CBu M9u;
CONNECT M9u APu -by RVu;
CONNECT M9u APu -by CBu;
CONNECT M9u APu -by CBDu;
CONNECT CB2u APu;
CONNECT CB2u PM1u;
CONNECT PM1u Cu_PPIu;
CONNECT UBMnu APu;
CONNECT UBMnu M9u -by CBDu;
CONNECT UBMdu Cu_PPIu -by PM2u;
ANTENNA CBi NSTPi -gt 0 -outputlayer VDD_CBi;
ANTENNA CBi PSTPi -gt 0 -outputlayer VSS_CBi;
ANTENNA CB2i NSTPi -gt 0 -outputlayer VDD_CB2i;
ANTENNA CB2i PSTPi -gt 0 -outputlayer VSS_CB2i;
ANTENNA UBMn NSTPi -gt 0 -outputlayer VDD_UBMni;
ANTENNA UBMn PSTPi -gt 0 -outputlayer VSS_UBMni;
ANTENNA UBMd NSTPi -gt 0 -outputlayer VDD_UBMdi;
ANTENNA UBMd PSTPi -gt 0 -outputlayer VSS_UBMdi;
NOT CBi VDD_CBi _EPTMPL262769;
NOT _EPTMPL262769 VSS_CBi _EPTMPL262770;
SELECT -interact -not _EPTMPL262770 VSSDMY _EPTMPL262771;
SELECT -interact -not _EPTMPL262771 VDDDMY -outputlayer IO_CBi;
NOT CB2i VDD_CB2i _EPTMPL262773;
NOT _EPTMPL262773 VSS_CB2i _EPTMPL262774;
SELECT -interact -not _EPTMPL262774 VSSDMY _EPTMPL262775;
SELECT -interact -not _EPTMPL262775 VDDDMY -outputlayer IO_CB2i;
NOT UBMn VDD_UBMni _EPTMPL262777;
NOT _EPTMPL262777 VSS_UBMni _EPTMPL262778;
SELECT -interact -not _EPTMPL262778 VSSDMY _EPTMPL262779;
SELECT -interact -not _EPTMPL262779 VDDDMY -outputlayer IO_UBMni;
NOT UBMd VDD_UBMdi _EPTMPL262781;
NOT _EPTMPL262781 VSS_UBMdi _EPTMPL262782;
SELECT -interact -not _EPTMPL262782 VSSDMY _EPTMPL262783;
SELECT -interact -not _EPTMPL262783 VDDDMY -outputlayer IO_UBMdi;
NOT NWi NSTPi -outputlayer NW_inside_guard_ring_pre1;
EDGE_BOOLEAN -coincident_only -outside -not NW_inside_guard_ring_pre1 NSTPi -outputlayer NW_inside_guard_ring_pre2;
SELECT -with_edge -not NW_inside_guard_ring_pre1 NW_inside_guard_ring_pre2 -outputlayer NW_inside_guard_ring;
NOT PWELi PSTPi -outputlayer PW_inside_guard_ring_pre1;
EDGE_BOOLEAN -coincident_only -outside -not PW_inside_guard_ring_pre1 PSTPi -outputlayer PW_inside_guard_ring_pre2;
SELECT -with_edge -not PW_inside_guard_ring_pre1 PW_inside_guard_ring_pre2 -outputlayer PW_inside_guard_ring;
HOLES NSTPi -inner _EPTMPL262791;
SELECT -inside _EPTMPL262791 NWi _EPTMPL262792;
OR _EPTMPL262792 NW_inside_guard_ring -outputlayer NTAP_guard_ring_hole;
HOLES PSTPi -inner _EPTMPL262794;
SELECT -inside _EPTMPL262794 PWELi _EPTMPL262795;
OR _EPTMPL262795 PW_inside_guard_ring -outputlayer PTAP_guard_ring_hole;

RULE G.1:DNWi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DNWi 5;
}

RULE G.1:NWi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID NWi 5;
}

RULE G.1:OD_18i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID OD_18i 5;
}

RULE G.1:OD_25i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID OD_25i 5;
}

RULE G.1:OD25_33 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID OD25_33 5;
}

RULE G.1:OD25_18 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID OD25_18 5;
}

RULE G.1:OD_33i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID OD_33i 5;
}

RULE G.1:OD_DECAP {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID OD_DECAP 5;
}

RULE G.1:PPi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID PPi 5;
}

RULE G.1:NPi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID NPi 5;
}

RULE G.1:CBi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CBi 5;
}

RULE G.1:RPOi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RPOi 5;
}

RULE G.1:NT_Ni {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID NT_Ni 5;
}

RULE G.1:NCap_NTNi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID NCap_NTNi 5;
}

RULE G.1:FWALi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID FWALi 5;
}

RULE G.1:FWCUi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID FWCUi 5;
}

RULE G.1:POFUSE {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID POFUSE 5;
}

RULE G.1:FUSELINK {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID FUSELINK 5;
}

RULE G.1:SEALRINGi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SEALRINGi 5;
}

RULE G.1:VTH_Ni {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VTH_Ni 5;
}

RULE G.1:VTH_Pi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VTH_Pi 5;
}

RULE G.1:VTL_Ni {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VTL_Ni 5;
}

RULE G.1:VTL_Pi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VTL_Pi 5;
}

RULE G.1:UHVT_Ni {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID UHVT_Ni 5;
}

RULE G.1:UHVT_Pi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID UHVT_Pi 5;
}

RULE G.1:RH {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RH 5;
}

RULE G.1:ESD3 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID ESD3 5;
}

RULE G.1:VARi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VARi 5;
}

RULE G.1:APi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID APi 5;
}

RULE G.1:CBMi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CBMi 5;
}

RULE G.1:CTMi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CTMi 5;
}

RULE G.1:RVi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RVi 5;
}

RULE G.1:DCOi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DCOi 5;
}

RULE G.1:HVD_P {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID HVD_P 5;
}

RULE G.1:HVD_N_nw {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID HVD_N_nw 5;
}

RULE G.1:SRM_ULL {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SRM_ULL 5;
}

RULE G.1:BJTDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID BJTDMY 5;
}

RULE G.1:NWDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID NWDMY 5;
}

RULE G.1:RPDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RPDMY 5;
}

RULE G.1:PMDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID PMDMY 5;
}

RULE G.1:SDI {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SDI 5;
}

RULE G.1:ESD1DMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID ESD1DMY 5;
}

RULE G.1:ESD2DMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID ESD2DMY 5;
}

RULE G.1:RODMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RODMY 5;
}

RULE G.1:SRM {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SRM 5;
}

RULE G.1:CDUDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CDUDMY 5;
}

RULE G.1:TCDDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID TCDDMY 5;
}

RULE G.1:LOGO {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID LOGO 5;
}

RULE G.1:INDDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID INDDMY 5;
}

RULE G.1:CTMDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CTMDMY 5;
}

RULE G.1:CTMDMY_10 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CTMDMY_10 5;
}

RULE G.1:CTMDMY_15 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CTMDMY_15 5;
}

RULE G.1:CTMDMY_20 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CTMDMY_20 5;
}

RULE G.1:CTMDMY_21 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CTMDMY_21 5;
}

RULE G.1:MOMDMY_1 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_1 5;
}

RULE G.1:MOMDMY_2 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_2 5;
}

RULE G.1:MOMDMY_3 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_3 5;
}

RULE G.1:MOMDMY_4 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_4 5;
}

RULE G.1:MOMDMY_5 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_5 5;
}

RULE G.1:MOMDMY_6 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_6 5;
}

RULE G.1:MOMDMY_7 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_7 5;
}

RULE G.1:MOMDMY_8 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_8 5;
}

RULE G.1:MOMDMY_9 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_9 5;
}

RULE G.1:MOMDMY_AP {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_AP 5;
}

RULE G.1:RTMOMDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RTMOMDMY 5;
}

RULE G.1:MOMDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY 5;
}

RULE G.1:MOMDMY_2T {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_2T 5;
}

RULE G.1:MOMDMY_100 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MOMDMY_100 5;
}

RULE G.1:RFDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RFDMY 5;
}

RULE G.1:WBDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID WBDMY 5;
}

RULE G.1:DIODMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DIODMY 5;
}

RULE G.1:SRAMDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SRAMDMY 5;
}

RULE G.1:SRAMDMY_4 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SRAMDMY_4 5;
}

RULE G.1:SRAMDMY_5 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SRAMDMY_5 5;
}

RULE G.1:SRAMDMY_1 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SRAMDMY_1 5;
}

RULE G.1:OD1Ti {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID OD1Ti 5;
}

RULE G.1:CLDDi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CLDDi 5;
}

RULE G.1:CROWNi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID CROWNi 5;
}

RULE G.1:P3i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID P3i 5;
}

RULE G.1:SNCTi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID SNCTi 5;
}

RULE G.1:LUPWDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID LUPWDMY 5;
}

RULE G.1:LUPWDMY_2 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID LUPWDMY_2 5;
}

RULE G.1:VDDDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VDDDMY 5;
}

RULE G.1:VSSDMY {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VSSDMY 5;
}

RULE G.1:MATCHING {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID MATCHING 5;
}

RULE G.1:M1i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M1i 5;
}

RULE G.1:M1_real {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M1_real 5;
}

RULE G.1:DM1_O {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DM1_O 5;
}

RULE G.1:DUM1 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM1 5;
}

RULE G.1:M2i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M2i 5;
}

RULE G.1:M2_real {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M2_real 5;
}

RULE G.1:DM2_O {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DM2_O 5;
}

RULE G.1:DUM2 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM2 5;
}

RULE G.1:M3i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M3i 5;
}

RULE G.1:M3_real {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M3_real 5;
}

RULE G.1:DM3_O {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DM3_O 5;
}

RULE G.1:DUM3 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM3 5;
}

RULE G.1:M4i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M4i 5;
}

RULE G.1:M4_real {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M4_real 5;
}

RULE G.1:DM4_O {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DM4_O 5;
}

RULE G.1:DUM4 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM4 5;
}

RULE G.1:M5i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M5i 5;
}

RULE G.1:M5_real {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M5_real 5;
}

RULE G.1:DM5_O {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DM5_O 5;
}

RULE G.1:DUM5 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM5 5;
}

RULE G.1:M6i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M6i 5;
}

RULE G.1:M6_real {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M6_real 5;
}

RULE G.1:DM6_O {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DM6_O 5;
}

RULE G.1:DUM6 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM6 5;
}

RULE G.1:M7i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M7i 5;
}

RULE G.1:M7_real {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M7_real 5;
}

RULE G.1:DM7_O {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DM7_O 5;
}

RULE G.1:DUM7 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM7 5;
}

RULE G.1:M8_OLD {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M8_OLD 5;
}

RULE G.1:M8_NEW {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M8_NEW 5;
}

RULE G.1:DUM8_OLD {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM8_OLD 5;
}

RULE G.1:DUM8_NEW {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM8_NEW 5;
}

RULE G.1:M9_OLD {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M9_OLD 5;
}

RULE G.1:M9_NEW {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID M9_NEW 5;
}

RULE G.1:DUM9_OLD {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM9_OLD 5;
}

RULE G.1:DUM9_NEW {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DUM9_NEW 5;
}

RULE G.1:VIA1i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA1i 5;
}

RULE G.1:VIA2i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA2i 5;
}

RULE G.1:VIA3i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA3i 5;
}

RULE G.1:VIA4i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA4i 5;
}

RULE G.1:VIA5i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA5i 5;
}

RULE G.1:VIA6i {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA6i 5;
}

RULE G.1:VIA7_OLD {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA7_OLD 5;
}

RULE G.1:VIA7_NEW {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA7_NEW 5;
}

RULE G.1:VIA8_OLD {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA8_OLD 5;
}

RULE G.1:VIA8_NEW {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID VIA8_NEW 5;
}

RULE G.1:ODi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID ODi 5;
}

RULE G.1:DOD {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DOD 5;
}

RULE G.1:DPO {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID DPO 5;
}

RULE G.1:mVTLi {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID mVTLi 5;
}

RULE G.1:RMDMY1 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY1 5;
}

RULE G.1:RMDMY2 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY2 5;
}

RULE G.1:RMDMY3 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY3 5;
}

RULE G.1:RMDMY4 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY4 5;
}

RULE G.1:RMDMY5 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY5 5;
}

RULE G.1:RMDMY6 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY6 5;
}

RULE G.1:RMDMY7 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY7 5;
}

RULE G.1:RMDMY8 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY8 5;
}

RULE G.1:RMDMY9 {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMY9 5;
}

RULE G.1:RMDMYAP {
    CAPTION "grid must be an integer multiple of 0.005 um";
    OFFGRID RMDMYAP 5;
}

RULE G.1:CO {
    CAPTION "5nm grid is required for CO except CO inside layer 186,5";
    NOT COi SRAMDMY_5 -outputlayer X;
    OFFGRID X 5;
}

RULE G.1:PO {
    CAPTION "5nm grid is required for PO except PO inside layer 186,5";
    NOT POi SRAMDMY_5 -outputlayer X;
    OFFGRID X 5;
}

RULE G.2:DNWi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DNWi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DNWi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:NWi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE NWi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE NWi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:OD_18i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE OD_18i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE OD_18i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:OD_25i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE OD_25i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE OD_25i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:OD25_33 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE OD25_33 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE OD25_33 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:OD25_18 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE OD25_18 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE OD25_18 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:OD_33i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE OD_33i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE OD_33i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:OD_DECAP {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE OD_DECAP -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE OD_DECAP -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:PPi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE PPi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE PPi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:NPi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE NPi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE NPi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:COi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE COi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE COi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CO_PUSH {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CO_PUSH -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CO_PUSH -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CBi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CBi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CBi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CB2i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CB2i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CB2i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RPOi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RPOi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RPOi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:NT_Ni {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE NT_Ni -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE NT_Ni -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:NCap_NTNi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE NCap_NTNi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE NCap_NTNi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:FWALi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE FWALi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE FWALi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:FWCUi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE FWCUi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE FWCUi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:POFUSE {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE POFUSE -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE POFUSE -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:FUSELINK {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE FUSELINK -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE FUSELINK -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:PMi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE PMi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE PMi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:PM1i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE PM1i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE PM1i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:PM2i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE PM2i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE PM2i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SEALRINGi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SEALRINGi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SEALRINGi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VTH_Ni {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VTH_Ni -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VTH_Ni -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VTH_Pi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VTH_Pi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VTH_Pi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VTL_Ni {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VTL_Ni -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VTL_Ni -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VTL_Pi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VTL_Pi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VTL_Pi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:UHVT_Ni {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE UHVT_Ni -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE UHVT_Ni -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:UHVT_Pi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE UHVT_Pi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE UHVT_Pi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CBDi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CBDi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CBDi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:UBMi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE UBMi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE UBMi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RH {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RH -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RH -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:ESD3 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE ESD3 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE ESD3 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VARi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VARi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VARi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:APi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE APi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE APi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:Cu_PPIi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE Cu_PPIi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE Cu_PPIi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CBMi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CBMi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CBMi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CTMi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CTMi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CTMi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RVi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RVi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RVi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DCOi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DCOi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DCOi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:HVD_P {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE HVD_P -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE HVD_P -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:HVD_N_nw {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE HVD_N_nw -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE HVD_N_nw -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SRM_ULL {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SRM_ULL -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SRM_ULL -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:BJTDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE BJTDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE BJTDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:NWDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE NWDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE NWDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RPDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RPDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RPDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:PMDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE PMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE PMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SDI {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SDI -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SDI -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:ESD1DMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE ESD1DMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE ESD1DMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:ESD2DMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE ESD2DMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE ESD2DMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RODMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RODMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RODMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SRM {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SRM -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SRM -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CDUDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CDUDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CDUDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:TCDDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE TCDDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE TCDDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:LOGO {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE LOGO -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE LOGO -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:INDDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE INDDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE INDDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CTMDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CTMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CTMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CTMDMY_10 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CTMDMY_10 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CTMDMY_10 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CTMDMY_15 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CTMDMY_15 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CTMDMY_15 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CTMDMY_20 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CTMDMY_20 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CTMDMY_20 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CTMDMY_21 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CTMDMY_21 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CTMDMY_21 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_1 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_1 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_1 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_2 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_2 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_2 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_3 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_3 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_3 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_4 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_4 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_4 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_5 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_5 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_5 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_6 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_6 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_6 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_7 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_7 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_7 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_8 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_8 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_8 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_9 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_9 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_9 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_AP {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_AP -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_AP -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RTMOMDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RTMOMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RTMOMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_2T {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_2T -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_2T -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MOMDMY_100 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MOMDMY_100 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MOMDMY_100 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RFDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RFDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RFDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:WBDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE WBDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE WBDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DIODMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DIODMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DIODMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SRAMDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SRAMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SRAMDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SRAMDMY_4 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SRAMDMY_4 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SRAMDMY_4 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SRAMDMY_5 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SRAMDMY_5 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SRAMDMY_5 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SRAMDMY_1 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SRAMDMY_1 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SRAMDMY_1 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RAM1TDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RAM1TDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RAM1TDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:OD1Ti {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE OD1Ti -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE OD1Ti -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CLDDi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CLDDi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CLDDi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:CROWNi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE CROWNi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE CROWNi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:P3i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE P3i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE P3i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:SNCTi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE SNCTi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE SNCTi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:LUPWDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE LUPWDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE LUPWDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:LUPWDMY_2 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE LUPWDMY_2 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE LUPWDMY_2 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VDDDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VDDDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VDDDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VSSDMY {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VSSDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VSSDMY -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:MATCHING {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE MATCHING -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE MATCHING -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M1i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M1i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M1i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M1_real {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M1_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M1_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DM1_O {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DM1_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DM1_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM1 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM1 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM1 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M2i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M2i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M2i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M2_real {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M2_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M2_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DM2_O {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DM2_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DM2_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM2 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM2 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM2 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M3i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M3i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M3i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M3_real {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M3_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M3_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DM3_O {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DM3_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DM3_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM3 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM3 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM3 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M4i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M4i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M4i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M4_real {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M4_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M4_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DM4_O {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DM4_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DM4_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM4 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM4 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM4 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M5i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M5i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M5i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M5_real {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M5_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M5_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DM5_O {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DM5_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DM5_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM5 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM5 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM5 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M6i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M6i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M6i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M6_real {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M6_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M6_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DM6_O {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DM6_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DM6_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM6 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM6 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM6 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M7i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M7i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M7i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M7_real {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M7_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M7_real -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DM7_O {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DM7_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DM7_O -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM7 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM7 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM7 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M8_OLD {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M8_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M8_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M8_NEW {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M8_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M8_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM8_OLD {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM8_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM8_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM8_NEW {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM8_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM8_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M9_OLD {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M9_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M9_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:M9_NEW {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE M9_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE M9_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM9_OLD {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM9_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM9_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DUM9_NEW {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DUM9_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DUM9_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA1i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA1i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA1i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA2i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA2i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA2i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA3i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA3i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA3i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA4i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA4i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA4i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA5i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA5i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA5i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA6i {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA6i -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA6i -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA7_OLD {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA7_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA7_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA7_NEW {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA7_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA7_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA8_OLD {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA8_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA8_OLD -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:VIA8_NEW {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE VIA8_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE VIA8_NEW -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:ODi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE ODi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE ODi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DOD {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DOD -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DOD -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:POi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE POi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE POi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:DPO {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE DPO -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE DPO -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:mVTLi {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE mVTLi -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE mVTLi -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY1 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY1 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY1 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY2 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY2 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY2 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY3 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY3 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY3 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY4 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY4 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY4 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY5 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY5 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY5 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY6 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY6 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY6 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY7 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY7 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY7 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY8 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY8 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY8 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMY9 {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMY9 -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMY9 -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.2:RMDMYAP {
    CAPTION "LAYERS Shapes with acute angles between line segments are not allowed.";
    INTE RMDMYAP -lt 0.1 -abut -lt 90 -intersecting ONLY;
    EXTE RMDMYAP -lt 0.1 -abut -lt 90 -intersecting ONLY;
}

RULE G.3:DNWi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DNWi -ltgt 0 45;
    ANGLE DNWi -ltgt 45 90;
}

RULE G.3:NWi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE NWi -ltgt 0 45;
    ANGLE NWi -ltgt 45 90;
}

RULE G.3:OD_18i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE OD_18i -ltgt 0 45;
    ANGLE OD_18i -ltgt 45 90;
}

RULE G.3:OD_25i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE OD_25i -ltgt 0 45;
    ANGLE OD_25i -ltgt 45 90;
}

RULE G.3:OD25_33 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE OD25_33 -ltgt 0 45;
    ANGLE OD25_33 -ltgt 45 90;
}

RULE G.3:OD25_18 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE OD25_18 -ltgt 0 45;
    ANGLE OD25_18 -ltgt 45 90;
}

RULE G.3:OD_33i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE OD_33i -ltgt 0 45;
    ANGLE OD_33i -ltgt 45 90;
}

RULE G.3:OD_DECAP {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE OD_DECAP -ltgt 0 45;
    ANGLE OD_DECAP -ltgt 45 90;
}

RULE G.3:PPi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE PPi -ltgt 0 45;
    ANGLE PPi -ltgt 45 90;
}

RULE G.3:NPi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE NPi -ltgt 0 45;
    ANGLE NPi -ltgt 45 90;
}

RULE G.3:COi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE COi -ltgt 0 45;
    ANGLE COi -ltgt 45 90;
}

RULE G.3:CO_PUSH {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CO_PUSH -ltgt 0 45;
    ANGLE CO_PUSH -ltgt 45 90;
}

RULE G.3:CBi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CBi -ltgt 0 45;
    ANGLE CBi -ltgt 45 90;
}

RULE G.3:RPOi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RPOi -ltgt 0 45;
    ANGLE RPOi -ltgt 45 90;
}

RULE G.3:NT_Ni {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE NT_Ni -ltgt 0 45;
    ANGLE NT_Ni -ltgt 45 90;
}

RULE G.3:NCap_NTNi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE NCap_NTNi -ltgt 0 45;
    ANGLE NCap_NTNi -ltgt 45 90;
}

RULE G.3:FWALi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE FWALi -ltgt 0 45;
    ANGLE FWALi -ltgt 45 90;
}

RULE G.3:FWCUi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE FWCUi -ltgt 0 45;
    ANGLE FWCUi -ltgt 45 90;
}

RULE G.3:POFUSE {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE POFUSE -ltgt 0 45;
    ANGLE POFUSE -ltgt 45 90;
}

RULE G.3:FUSELINK {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE FUSELINK -ltgt 0 45;
    ANGLE FUSELINK -ltgt 45 90;
}

RULE G.3:SEALRINGi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SEALRINGi -ltgt 0 45;
    ANGLE SEALRINGi -ltgt 45 90;
}

RULE G.3:VTH_Ni {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VTH_Ni -ltgt 0 45;
    ANGLE VTH_Ni -ltgt 45 90;
}

RULE G.3:VTH_Pi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VTH_Pi -ltgt 0 45;
    ANGLE VTH_Pi -ltgt 45 90;
}

RULE G.3:VTL_Ni {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VTL_Ni -ltgt 0 45;
    ANGLE VTL_Ni -ltgt 45 90;
}

RULE G.3:VTL_Pi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VTL_Pi -ltgt 0 45;
    ANGLE VTL_Pi -ltgt 45 90;
}

RULE G.3:UHVT_Ni {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE UHVT_Ni -ltgt 0 45;
    ANGLE UHVT_Ni -ltgt 45 90;
}

RULE G.3:UHVT_Pi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE UHVT_Pi -ltgt 0 45;
    ANGLE UHVT_Pi -ltgt 45 90;
}

RULE G.3:RH {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RH -ltgt 0 45;
    ANGLE RH -ltgt 45 90;
}

RULE G.3:ESD3 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE ESD3 -ltgt 0 45;
    ANGLE ESD3 -ltgt 45 90;
}

RULE G.3:VARi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VARi -ltgt 0 45;
    ANGLE VARi -ltgt 45 90;
}

RULE G.3:APi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE APi -ltgt 0 45;
    ANGLE APi -ltgt 45 90;
}

RULE G.3:CBMi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CBMi -ltgt 0 45;
    ANGLE CBMi -ltgt 45 90;
}

RULE G.3:CTMi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CTMi -ltgt 0 45;
    ANGLE CTMi -ltgt 45 90;
}

RULE G.3:RVi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RVi -ltgt 0 45;
    ANGLE RVi -ltgt 45 90;
}

RULE G.3:DCOi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DCOi -ltgt 0 45;
    ANGLE DCOi -ltgt 45 90;
}

RULE G.3:HVD_P {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE HVD_P -ltgt 0 45;
    ANGLE HVD_P -ltgt 45 90;
}

RULE G.3:HVD_N_nw {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE HVD_N_nw -ltgt 0 45;
    ANGLE HVD_N_nw -ltgt 45 90;
}

RULE G.3:SRM_ULL {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SRM_ULL -ltgt 0 45;
    ANGLE SRM_ULL -ltgt 45 90;
}

RULE G.3:BJTDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE BJTDMY -ltgt 0 45;
    ANGLE BJTDMY -ltgt 45 90;
}

RULE G.3:NWDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE NWDMY -ltgt 0 45;
    ANGLE NWDMY -ltgt 45 90;
}

RULE G.3:RPDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RPDMY -ltgt 0 45;
    ANGLE RPDMY -ltgt 45 90;
}

RULE G.3:SDI {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SDI -ltgt 0 45;
    ANGLE SDI -ltgt 45 90;
}

RULE G.3:ESD1DMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE ESD1DMY -ltgt 0 45;
    ANGLE ESD1DMY -ltgt 45 90;
}

RULE G.3:ESD2DMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE ESD2DMY -ltgt 0 45;
    ANGLE ESD2DMY -ltgt 45 90;
}

RULE G.3:RODMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RODMY -ltgt 0 45;
    ANGLE RODMY -ltgt 45 90;
}

RULE G.3:SRM {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SRM -ltgt 0 45;
    ANGLE SRM -ltgt 45 90;
}

RULE G.3:CDUDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CDUDMY -ltgt 0 45;
    ANGLE CDUDMY -ltgt 45 90;
}

RULE G.3:TCDDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE TCDDMY -ltgt 0 45;
    ANGLE TCDDMY -ltgt 45 90;
}

RULE G.3:LOGO {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE LOGO -ltgt 0 45;
    ANGLE LOGO -ltgt 45 90;
}

RULE G.3:INDDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE INDDMY -ltgt 0 45;
    ANGLE INDDMY -ltgt 45 90;
}

RULE G.3:CTMDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CTMDMY -ltgt 0 45;
    ANGLE CTMDMY -ltgt 45 90;
}

RULE G.3:CTMDMY_10 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CTMDMY_10 -ltgt 0 45;
    ANGLE CTMDMY_10 -ltgt 45 90;
}

RULE G.3:CTMDMY_15 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CTMDMY_15 -ltgt 0 45;
    ANGLE CTMDMY_15 -ltgt 45 90;
}

RULE G.3:CTMDMY_20 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CTMDMY_20 -ltgt 0 45;
    ANGLE CTMDMY_20 -ltgt 45 90;
}

RULE G.3:CTMDMY_21 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CTMDMY_21 -ltgt 0 45;
    ANGLE CTMDMY_21 -ltgt 45 90;
}

RULE G.3:MOMDMY_1 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_1 -ltgt 0 45;
    ANGLE MOMDMY_1 -ltgt 45 90;
}

RULE G.3:MOMDMY_2 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_2 -ltgt 0 45;
    ANGLE MOMDMY_2 -ltgt 45 90;
}

RULE G.3:MOMDMY_3 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_3 -ltgt 0 45;
    ANGLE MOMDMY_3 -ltgt 45 90;
}

RULE G.3:MOMDMY_4 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_4 -ltgt 0 45;
    ANGLE MOMDMY_4 -ltgt 45 90;
}

RULE G.3:MOMDMY_5 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_5 -ltgt 0 45;
    ANGLE MOMDMY_5 -ltgt 45 90;
}

RULE G.3:MOMDMY_6 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_6 -ltgt 0 45;
    ANGLE MOMDMY_6 -ltgt 45 90;
}

RULE G.3:MOMDMY_7 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_7 -ltgt 0 45;
    ANGLE MOMDMY_7 -ltgt 45 90;
}

RULE G.3:MOMDMY_8 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_8 -ltgt 0 45;
    ANGLE MOMDMY_8 -ltgt 45 90;
}

RULE G.3:MOMDMY_9 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_9 -ltgt 0 45;
    ANGLE MOMDMY_9 -ltgt 45 90;
}

RULE G.3:MOMDMY_AP {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_AP -ltgt 0 45;
    ANGLE MOMDMY_AP -ltgt 45 90;
}

RULE G.3:RTMOMDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RTMOMDMY -ltgt 0 45;
    ANGLE RTMOMDMY -ltgt 45 90;
}

RULE G.3:MOMDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY -ltgt 0 45;
    ANGLE MOMDMY -ltgt 45 90;
}

RULE G.3:MOMDMY_2T {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_2T -ltgt 0 45;
    ANGLE MOMDMY_2T -ltgt 45 90;
}

RULE G.3:MOMDMY_100 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MOMDMY_100 -ltgt 0 45;
    ANGLE MOMDMY_100 -ltgt 45 90;
}

RULE G.3:RFDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RFDMY -ltgt 0 45;
    ANGLE RFDMY -ltgt 45 90;
}

RULE G.3:WBDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE WBDMY -ltgt 0 45;
    ANGLE WBDMY -ltgt 45 90;
}

RULE G.3:DIODMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DIODMY -ltgt 0 45;
    ANGLE DIODMY -ltgt 45 90;
}

RULE G.3:SRAMDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SRAMDMY -ltgt 0 45;
    ANGLE SRAMDMY -ltgt 45 90;
}

RULE G.3:SRAMDMY_4 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SRAMDMY_4 -ltgt 0 45;
    ANGLE SRAMDMY_4 -ltgt 45 90;
}

RULE G.3:SRAMDMY_5 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SRAMDMY_5 -ltgt 0 45;
    ANGLE SRAMDMY_5 -ltgt 45 90;
}

RULE G.3:SRAMDMY_1 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SRAMDMY_1 -ltgt 0 45;
    ANGLE SRAMDMY_1 -ltgt 45 90;
}

RULE G.3:RAM1TDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RAM1TDMY -ltgt 0 45;
    ANGLE RAM1TDMY -ltgt 45 90;
}

RULE G.3:OD1Ti {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE OD1Ti -ltgt 0 45;
    ANGLE OD1Ti -ltgt 45 90;
}

RULE G.3:CLDDi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CLDDi -ltgt 0 45;
    ANGLE CLDDi -ltgt 45 90;
}

RULE G.3:CROWNi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE CROWNi -ltgt 0 45;
    ANGLE CROWNi -ltgt 45 90;
}

RULE G.3:P3i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE P3i -ltgt 0 45;
    ANGLE P3i -ltgt 45 90;
}

RULE G.3:SNCTi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE SNCTi -ltgt 0 45;
    ANGLE SNCTi -ltgt 45 90;
}

RULE G.3:LUPWDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE LUPWDMY -ltgt 0 45;
    ANGLE LUPWDMY -ltgt 45 90;
}

RULE G.3:LUPWDMY_2 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE LUPWDMY_2 -ltgt 0 45;
    ANGLE LUPWDMY_2 -ltgt 45 90;
}

RULE G.3:VDDDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VDDDMY -ltgt 0 45;
    ANGLE VDDDMY -ltgt 45 90;
}

RULE G.3:VSSDMY {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VSSDMY -ltgt 0 45;
    ANGLE VSSDMY -ltgt 45 90;
}

RULE G.3:MATCHING {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE MATCHING -ltgt 0 45;
    ANGLE MATCHING -ltgt 45 90;
}

RULE G.3:M1i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M1i -ltgt 0 45;
    ANGLE M1i -ltgt 45 90;
}

RULE G.3:M1_real {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M1_real -ltgt 0 45;
    ANGLE M1_real -ltgt 45 90;
}

RULE G.3:DM1_O {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DM1_O -ltgt 0 45;
    ANGLE DM1_O -ltgt 45 90;
}

RULE G.3:DUM1 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM1 -ltgt 0 45;
    ANGLE DUM1 -ltgt 45 90;
}

RULE G.3:M2i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M2i -ltgt 0 45;
    ANGLE M2i -ltgt 45 90;
}

RULE G.3:M2_real {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M2_real -ltgt 0 45;
    ANGLE M2_real -ltgt 45 90;
}

RULE G.3:DM2_O {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DM2_O -ltgt 0 45;
    ANGLE DM2_O -ltgt 45 90;
}

RULE G.3:DUM2 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM2 -ltgt 0 45;
    ANGLE DUM2 -ltgt 45 90;
}

RULE G.3:M3i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M3i -ltgt 0 45;
    ANGLE M3i -ltgt 45 90;
}

RULE G.3:M3_real {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M3_real -ltgt 0 45;
    ANGLE M3_real -ltgt 45 90;
}

RULE G.3:DM3_O {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DM3_O -ltgt 0 45;
    ANGLE DM3_O -ltgt 45 90;
}

RULE G.3:DUM3 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM3 -ltgt 0 45;
    ANGLE DUM3 -ltgt 45 90;
}

RULE G.3:M4i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M4i -ltgt 0 45;
    ANGLE M4i -ltgt 45 90;
}

RULE G.3:M4_real {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M4_real -ltgt 0 45;
    ANGLE M4_real -ltgt 45 90;
}

RULE G.3:DM4_O {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DM4_O -ltgt 0 45;
    ANGLE DM4_O -ltgt 45 90;
}

RULE G.3:DUM4 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM4 -ltgt 0 45;
    ANGLE DUM4 -ltgt 45 90;
}

RULE G.3:M5i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M5i -ltgt 0 45;
    ANGLE M5i -ltgt 45 90;
}

RULE G.3:M5_real {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M5_real -ltgt 0 45;
    ANGLE M5_real -ltgt 45 90;
}

RULE G.3:DM5_O {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DM5_O -ltgt 0 45;
    ANGLE DM5_O -ltgt 45 90;
}

RULE G.3:DUM5 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM5 -ltgt 0 45;
    ANGLE DUM5 -ltgt 45 90;
}

RULE G.3:M6i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M6i -ltgt 0 45;
    ANGLE M6i -ltgt 45 90;
}

RULE G.3:M6_real {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M6_real -ltgt 0 45;
    ANGLE M6_real -ltgt 45 90;
}

RULE G.3:DM6_O {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DM6_O -ltgt 0 45;
    ANGLE DM6_O -ltgt 45 90;
}

RULE G.3:DUM6 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM6 -ltgt 0 45;
    ANGLE DUM6 -ltgt 45 90;
}

RULE G.3:M7i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M7i -ltgt 0 45;
    ANGLE M7i -ltgt 45 90;
}

RULE G.3:M7_real {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M7_real -ltgt 0 45;
    ANGLE M7_real -ltgt 45 90;
}

RULE G.3:DM7_O {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DM7_O -ltgt 0 45;
    ANGLE DM7_O -ltgt 45 90;
}

RULE G.3:DUM7 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM7 -ltgt 0 45;
    ANGLE DUM7 -ltgt 45 90;
}

RULE G.3:M8_OLD {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M8_OLD -ltgt 0 45;
    ANGLE M8_OLD -ltgt 45 90;
}

RULE G.3:M8_NEW {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M8_NEW -ltgt 0 45;
    ANGLE M8_NEW -ltgt 45 90;
}

RULE G.3:DUM8_OLD {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM8_OLD -ltgt 0 45;
    ANGLE DUM8_OLD -ltgt 45 90;
}

RULE G.3:DUM8_NEW {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM8_NEW -ltgt 0 45;
    ANGLE DUM8_NEW -ltgt 45 90;
}

RULE G.3:M9_OLD {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M9_OLD -ltgt 0 45;
    ANGLE M9_OLD -ltgt 45 90;
}

RULE G.3:M9_NEW {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE M9_NEW -ltgt 0 45;
    ANGLE M9_NEW -ltgt 45 90;
}

RULE G.3:DUM9_OLD {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM9_OLD -ltgt 0 45;
    ANGLE DUM9_OLD -ltgt 45 90;
}

RULE G.3:DUM9_NEW {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DUM9_NEW -ltgt 0 45;
    ANGLE DUM9_NEW -ltgt 45 90;
}

RULE G.3:VIA1i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA1i -ltgt 0 45;
    ANGLE VIA1i -ltgt 45 90;
}

RULE G.3:VIA2i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA2i -ltgt 0 45;
    ANGLE VIA2i -ltgt 45 90;
}

RULE G.3:VIA3i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA3i -ltgt 0 45;
    ANGLE VIA3i -ltgt 45 90;
}

RULE G.3:VIA4i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA4i -ltgt 0 45;
    ANGLE VIA4i -ltgt 45 90;
}

RULE G.3:VIA5i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA5i -ltgt 0 45;
    ANGLE VIA5i -ltgt 45 90;
}

RULE G.3:VIA6i {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA6i -ltgt 0 45;
    ANGLE VIA6i -ltgt 45 90;
}

RULE G.3:VIA7_OLD {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA7_OLD -ltgt 0 45;
    ANGLE VIA7_OLD -ltgt 45 90;
}

RULE G.3:VIA7_NEW {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA7_NEW -ltgt 0 45;
    ANGLE VIA7_NEW -ltgt 45 90;
}

RULE G.3:VIA8_OLD {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA8_OLD -ltgt 0 45;
    ANGLE VIA8_OLD -ltgt 45 90;
}

RULE G.3:VIA8_NEW {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE VIA8_NEW -ltgt 0 45;
    ANGLE VIA8_NEW -ltgt 45 90;
}

RULE G.3:ODi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE ODi -ltgt 0 45;
    ANGLE ODi -ltgt 45 90;
}

RULE G.3:DOD {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DOD -ltgt 0 45;
    ANGLE DOD -ltgt 45 90;
}

RULE G.3:POi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE POi -ltgt 0 45;
    ANGLE POi -ltgt 45 90;
}

RULE G.3:DPO {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE DPO -ltgt 0 45;
    ANGLE DPO -ltgt 45 90;
}

RULE G.3:mVTLi {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE mVTLi -ltgt 0 45;
    ANGLE mVTLi -ltgt 45 90;
}

RULE G.3:RMDMY1 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY1 -ltgt 0 45;
    ANGLE RMDMY1 -ltgt 45 90;
}

RULE G.3:RMDMY2 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY2 -ltgt 0 45;
    ANGLE RMDMY2 -ltgt 45 90;
}

RULE G.3:RMDMY3 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY3 -ltgt 0 45;
    ANGLE RMDMY3 -ltgt 45 90;
}

RULE G.3:RMDMY4 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY4 -ltgt 0 45;
    ANGLE RMDMY4 -ltgt 45 90;
}

RULE G.3:RMDMY5 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY5 -ltgt 0 45;
    ANGLE RMDMY5 -ltgt 45 90;
}

RULE G.3:RMDMY6 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY6 -ltgt 0 45;
    ANGLE RMDMY6 -ltgt 45 90;
}

RULE G.3:RMDMY7 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY7 -ltgt 0 45;
    ANGLE RMDMY7 -ltgt 45 90;
}

RULE G.3:RMDMY8 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY8 -ltgt 0 45;
    ANGLE RMDMY8 -ltgt 45 90;
}

RULE G.3:RMDMY9 {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMY9 -ltgt 0 45;
    ANGLE RMDMY9 -ltgt 45 90;
}

RULE G.3:RMDMYAP {
    CAPTION "Shapes must be orthogonal or on a 45 degree angle.";
    ANGLE RMDMYAP -ltgt 0 45;
    ANGLE RMDMYAP -ltgt 45 90;
}

RULE G.4:ODi {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not ODi SRAM_EXCLUDE -outputlayer ODia;
    EDGE_LENGTH ODia -lt "OD_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer ODi_ShortExp;
    VERTEX ODi_ShortExp -gt 4 _EPTMPL263557;
    SELECT -inside -not G.4:ODi:_EPTMPL263557 SRAM_EXCLUDE -outputlayer ODi_SmallJog;
    EDGE_BOOLEAN -inside ODi ODi_SmallJog;
}

RULE G.4:POi {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not POi SRAM_EXCLUDE -outputlayer POia;
    EDGE_LENGTH POia -lt "PO_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer POi_ShortExp;
    VERTEX POi_ShortExp -gt 4 _EPTMPL263563;
    SELECT -inside -not G.4:POi:_EPTMPL263563 SRAM_EXCLUDE -outputlayer POi_SmallJog;
    EDGE_BOOLEAN -inside POi POi_SmallJog;
}

RULE G.4:VTH_Ni {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not VTH_Ni SRAM_EXCLUDE -outputlayer VTH_Nia;
    EDGE_LENGTH VTH_Nia -lt "VTH_N_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer VTH_Ni_ShortExp;
    VERTEX VTH_Ni_ShortExp -gt 4 _EPTMPL263569;
    SELECT -inside -not G.4:VTH_Ni:_EPTMPL263569 SRAM_EXCLUDE -outputlayer VTH_Ni_SmallJog;
    EDGE_BOOLEAN -inside VTH_Ni VTH_Ni_SmallJog;
}

RULE G.4:VTH_Pi {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not VTH_Pi SRAM_EXCLUDE -outputlayer VTH_Pia;
    EDGE_LENGTH VTH_Pia -lt "VTH_P_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer VTH_Pi_ShortExp;
    VERTEX VTH_Pi_ShortExp -gt 4 _EPTMPL263575;
    SELECT -inside -not G.4:VTH_Pi:_EPTMPL263575 SRAM_EXCLUDE -outputlayer VTH_Pi_SmallJog;
    EDGE_BOOLEAN -inside VTH_Pi VTH_Pi_SmallJog;
}

RULE G.4:VTL_Ni {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not VTL_Ni SRAM_EXCLUDE -outputlayer VTL_Nia;
    EDGE_LENGTH VTL_Nia -lt "VTL_N_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer VTL_Ni_ShortExp;
    VERTEX VTL_Ni_ShortExp -gt 4 _EPTMPL263581;
    SELECT -inside -not G.4:VTL_Ni:_EPTMPL263581 SRAM_EXCLUDE -outputlayer VTL_Ni_SmallJog;
    EDGE_BOOLEAN -inside VTL_Ni VTL_Ni_SmallJog;
}

RULE G.4:VTL_Pi {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not VTL_Pi SRAM_EXCLUDE -outputlayer VTL_Pia;
    EDGE_LENGTH VTL_Pia -lt "VTL_P_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer VTL_Pi_ShortExp;
    VERTEX VTL_Pi_ShortExp -gt 4 _EPTMPL263587;
    SELECT -inside -not G.4:VTL_Pi:_EPTMPL263587 SRAM_EXCLUDE -outputlayer VTL_Pi_SmallJog;
    EDGE_BOOLEAN -inside VTL_Pi VTL_Pi_SmallJog;
}

RULE G.4:PPi {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not PPi SRAM_EXCLUDE -outputlayer PPia;
    EDGE_LENGTH PPia -lt "PP_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer PPi_ShortExp;
    VERTEX PPi_ShortExp -gt 4 _EPTMPL263593;
    SELECT -inside -not G.4:PPi:_EPTMPL263593 SRAM_EXCLUDE -outputlayer PPi_SmallJog;
    EDGE_BOOLEAN -inside PPi PPi_SmallJog;
}

RULE G.4:NPi {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not NPi SRAM_EXCLUDE -outputlayer NPia;
    EDGE_LENGTH NPia -lt "NP_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer NPi_ShortExp;
    VERTEX NPi_ShortExp -gt 4 _EPTMPL263599;
    SELECT -inside -not G.4:NPi:_EPTMPL263599 SRAM_EXCLUDE -outputlayer NPi_SmallJog;
    EDGE_BOOLEAN -inside NPi NPi_SmallJog;
}

RULE G.4:M1i {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    SELECT -inside -not M1i SRAM_EXCLUDE -outputlayer M1ia;
    EDGE_LENGTH M1ia -lt "M1_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer M1i_ShortExp;
    VERTEX M1i_ShortExp -gt 4 _EPTMPL263605;
    SELECT -inside -not G.4:M1i:_EPTMPL263605 SRAM_EXCLUDE -outputlayer M1i_SmallJog;
    EDGE_BOOLEAN -inside M1i M1i_SmallJog;
}

RULE G.4:M2i {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    EDGE_LENGTH M2i -lt "M2_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer M2i_ShortExp;
    VERTEX M2i_ShortExp -gt 4 -outputlayer M2i_SmallJog;
    EDGE_BOOLEAN -inside M2i M2i_SmallJog;
}

RULE G.4:M3i {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    EDGE_LENGTH M3i -lt "M3_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer M3i_ShortExp;
    VERTEX M3i_ShortExp -gt 4 -outputlayer M3i_SmallJog;
    EDGE_BOOLEAN -inside M3i M3i_SmallJog;
}

RULE G.4:M4i {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    EDGE_LENGTH M4i -lt "M4_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer M4i_ShortExp;
    VERTEX M4i_ShortExp -gt 4 -outputlayer M4i_SmallJog;
    EDGE_BOOLEAN -inside M4i M4i_SmallJog;
}

RULE G.4:M5i {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    EDGE_LENGTH M5i -lt "M5_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer M5i_ShortExp;
    VERTEX M5i_ShortExp -gt 4 -outputlayer M5i_SmallJog;
    EDGE_BOOLEAN -inside M5i M5i_SmallJog;
}

RULE G.4:M6i {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    EDGE_LENGTH M6i -lt "M6_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer M6i_ShortExp;
    VERTEX M6i_ShortExp -gt 4 -outputlayer M6i_SmallJog;
    EDGE_BOOLEAN -inside M6i M6i_SmallJog;
}

RULE G.4:M7i {
    CAPTION "Adjacent edges with length less than min. width is not allowed.";
    EDGE_LENGTH M7i -lt "M7_W_1" -outputlayer X;
    EDGE_EXPAND X -by 0.01 -outputlayer M7i_ShortExp;
    VERTEX M7i_ShortExp -gt 4 -outputlayer M7i_SmallJog;
    EDGE_BOOLEAN -inside M7i M7i_SmallJog;
}

RULE G.5:NOTUSEM1 {
    CAPTION "Do not use NOTUSEM1 which is reserved for tsmc internal mask making";
    COPY NOTUSEM1;
}

RULE G.5:NOTUSEM2 {
    CAPTION "Do not use NOTUSEM2 which is reserved for tsmc internal mask making";
    COPY NOTUSEM2;
}

RULE G.5:NOTUSEM3 {
    CAPTION "Do not use NOTUSEM3 which is reserved for tsmc internal mask making";
    COPY NOTUSEM3;
}

RULE G.5:NOTUSEM4 {
    CAPTION "Do not use NOTUSEM4 which is reserved for tsmc internal mask making";
    COPY NOTUSEM4;
}

RULE G.5:NOTUSEM5 {
    CAPTION "Do not use NOTUSEM5 which is reserved for tsmc internal mask making";
    COPY NOTUSEM5;
}

RULE G.5:NOTUSEM6 {
    CAPTION "Do not use NOTUSEM6 which is reserved for tsmc internal mask making";
    COPY NOTUSEM6;
}

RULE G.5:NOTUSEM7 {
    CAPTION "Do not use NOTUSEM7 which is reserved for tsmc internal mask making";
    COPY NOTUSEM7;
}

RULE G.5:NOTUSEM8 {
    CAPTION "Do not use NOTUSEM8 which is reserved for tsmc internal mask making";
    COPY NOTUSEM8;
}

RULE G.5:NOTUSEM9 {
    CAPTION "Do not use NOTUSEM9 which is reserved for tsmc internal mask making";
    COPY NOTUSEM9;
}

RULE G.5:NOTUSEOD {
    CAPTION "Do not use NOTUSEOD which is reserved for tsmc internal mask making";
    COPY NOTUSEOD;
}

RULE G.5:NOTUSEPO {
    CAPTION "Do not use NOTUSEPO which is reserved for tsmc internal mask making";
    COPY NOTUSEPO;
}

RULE USER_GUIDE.M1 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM1;
}

RULE USER_GUIDE.M2 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM2;
}

RULE USER_GUIDE.M3 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM3;
}

RULE USER_GUIDE.M4 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM4;
}

RULE USER_GUIDE.M5 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM5;
}

RULE USER_GUIDE.M6 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM6;
}

RULE USER_GUIDE.M7 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM7;
}

RULE USER_GUIDE.M8 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM8;
}

RULE USER_GUIDE.M9 {
    CAPTION "Metal layers with forbidden datatypes.";
    COPY NOUSEM9;
}

RULE USER_GUIDE.VIA1 {
    CAPTION "Via layers with forbidden datatypes.";
    COPY NOUSEV1;
}

RULE USER_GUIDE.VIA2 {
    CAPTION "Via layers with forbidden datatypes.";
    COPY NOUSEV2;
}

RULE USER_GUIDE.VIA3 {
    CAPTION "Via layers with forbidden datatypes.";
    COPY NOUSEV3;
}

RULE USER_GUIDE.VIA4 {
    CAPTION "Via layers with forbidden datatypes.";
    COPY NOUSEV4;
}

RULE USER_GUIDE.VIA5 {
    CAPTION "Via layers with forbidden datatypes.";
    COPY NOUSEV5;
}

RULE USER_GUIDE.VIA6 {
    CAPTION "Via layers with forbidden datatypes.";
    COPY NOUSEV6;
}

RULE USER_GUIDE.VIA7 {
    CAPTION "Via layers with forbidden datatypes.";
    COPY NOUSEV7;
}

RULE USER_GUIDE.VIA8 {
    CAPTION "Via layers with forbidden datatypes.";
    COPY NOUSEV8;
}

RULE USER_GUIDE.2 {
    CAPTION "Dummy metal,poly,od can't be used to connect";
    SELECT -interact DUM1 COi;
    SELECT -interact DUM1 VIA1i;
    SELECT -interact DUM2 VIA1i;
    SELECT -interact DUM2 VIA2i;
    SELECT -interact DUM3 VIA2i;
    SELECT -interact DUM3 VIA3i;
    SELECT -interact DUM4 VIA3i;
    SELECT -interact DUM4 VIA4i;
    SELECT -interact DUM5 VIA4i;
    SELECT -interact DUM5 VIA5i;
    SELECT -interact DUM6 VIA5i;
    SELECT -interact DUM6 VIA6i;
    SELECT -interact DUM7 VIA6i;
    SELECT -interact DUM7 VIA7i;
    SELECT -interact DUM8 VIA7i;
    SELECT -interact DUM8 VIA8i;
    SELECT -interact DUM9 VIA8i;
    SELECT -interact DPO COi;
    SELECT -interact DOD COi;
}

RULE NW_DATATYPE:WARNING1 {
    CAPTION "Extreme user care needs to be taken when using any layer other than (3,0) that default MT form considers to create NW mask. The tapeout engineer must explicitly explain that those non-default layers must be considered equivalent to NW in the MT form to ensure complete fabrication. It is strongly recommended to use NW,drawing (3,0) layer to define NW regions.";
    COPY NWi_OTHERS;
}

RULE OD_DATATYPE:WARNING1 {
    CAPTION "Extreme user care needs to be taken when using any other layer to create OD mask such as pdiff (7,0), ndiff (8,0) or any layer other than (6,0), and (6,1) that default MT form considers. The tapeout engineer must explicitly explain that those non-default layers must be considered equivalent to OD in the MT form to ensure complete fabrication.  It is strongly recommended to use only OD,drawing (6,0) and OD,dummy (6,1) layers to defined OD and DOD regions.";
    COPY ODi_OTHERS;
}

RULE OD_DATATYPE:WARNING2 {
    CAPTION "SRAM OD (6,11-13) layer are only allowed in SRAM region.";
    OR SRM SRAMDMY _EPTMPL263681;
    NOT ODi_SRAM OD_DATATYPE:WARNING2:_EPTMPL263681;
}

RULE OD_DATATYPE:WARNING3 {
    CAPTION "Layer (6,3) is for recognition purpose of RF devices, please take care if this layer is adopted for non-RF designs and not for masking purpose of diffusion regions together with OD (6,0).";
    NOT ODi_RFDRAIN RFDMY;
    AND ODi_RFDRAIN POi;
    NOT ODi_RFDRAIN ODi;
}

RULE PO_DATATYPE:WARNING1 {
    CAPTION "Extreme user care needs to be taken when using any layer other than (17,0), and (17,1) that default MT form considers to create PO mask. The tapeout engineer must explicitly explain that those non-default layers must be considered equivalent to PO in the MT form to ensure complete fabrication. It is strongly recommended to use PO,drawing (17,0) and PO,dummy (17,1) layer to define PO and DPO regions.";
    COPY POi_OTHERS;
}

RULE PO_DATATYPE:WARNING2 {
    CAPTION "SRAM PO (17,11-13) layer are only allowed in SRAM region.";
    OR SRM SRAMDMY _EPTMPL263687;
    NOT POi_SRAM PO_DATATYPE:WARNING2:_EPTMPL263687;
}

RULE CO_DATATYPE:WARNING1 {
    CAPTION "Extreme user care needs to be taken when using any layer other than (30,0) that default MT form considers to create CO mask. The tapeout engineer must explicitly explain that those non-default layers must be considered equivalent to CO in the MT form to ensure complete fabrication. It is strongly recommended to use CO,drawing (30,0) to define CO regions.";
    COPY COi_OTHERS;
}

RULE CO_DATATYPE:WARNING2 {
    CAPTION "SRAM CO (30,11-13) layer are only allowed in SRAM region.";
    OR SRM SRAMDMY _EPTMPL263690;
    NOT COi_SRAM CO_DATATYPE:WARNING2:_EPTMPL263690;
}
NOT NWEL OD2 -outputlayer NW1V;
AND NWEL OD2 -outputlayer NW2V;

RULE NW.W.1 {
    CAPTION "Width >= 0.47 um";
    INTE NWEL -lt "NW_W_1" -abut -lt 90 -single_point -output region _EPTMPL263694;
    SELECT -inside -not NW.W.1:_EPTMPL263694 SRAM_EXCLUDE -outputlayer A;
    SELECT -outside A SRAM_EXCLUDE;
    SELECT -cut A SRAM_EXCLUDE -outputlayer B;
    SELECT -interact NWEL B _EPTMPL263698;
    NOT NW.W.1:_EPTMPL263698 SRAM_EXCLUDE -outputlayer C;
    INTE C -lt "NW_W_1" -abut -lt 90 -single_point -output region -outputlayer D;
    SELECT -interact B D;
}

RULE NW.S.1 {
    CAPTION "Space >= 0.47 um";
    EXTE NWEL -lt "NW_S_1" -abut -lt 90 -single_point -output region _EPTMPL263702;
    SELECT -inside -not NW.S.1:_EPTMPL263702 SRAM_EXCLUDE;
}

RULE NW.S.2 {
    CAPTION "Space of two NW1V with different potentials >= 1 um";
    STAMP NW1V NWi -outputlayer NW1V_NODAL;
    EXTE NW1V_NODAL -lt "NW_S_2" -abut -lt 90 -not_connected -single_point -output region _EPTMPL263705;
    SELECT -inside -not NW.S.2:_EPTMPL263705 SRAM_EXCLUDE;
}

RULE NW.S.3 {
    CAPTION "NW1V space to NW2V with different potentials >= 1.2 um";
    STAMP NW1V NWi -outputlayer NW1Vc;
    STAMP NW2V NWi -outputlayer NW2Vc;
    EXTE NW1Vc NW2Vc -lt "NW_S_3" -abut -ltgt 0 90 -single_point -output region -not_connected _EPTMPL263709;
    SELECT -inside -not NW.S.3:_EPTMPL263709 SRAM_EXCLUDE;
}

RULE NW.S.4 {
    CAPTION "Space of two NW2V with different potentials >= NW2V 1.2 um";
    STAMP NW2V NWi -outputlayer NW2V_NODAL;
    EXTE NW2V_NODAL -lt "NW_S_4" -abut -lt 90 -not_connected -single_point -output region _EPTMPL263712;
    SELECT -inside -not NW.S.4:_EPTMPL263712 SRAM_EXCLUDE;
}

RULE SUGGESTED.NW.S.3__NW.S.4 {
    CAPTION "A more conservative way to check NW.S.3, NW.S.4 with";
    CAPTION "varied operating voltages determination of nwels.";
    SELECT -outside NWEL OD2 -outputlayer NW1V;
    SELECT -outside -not NWEL OD2 -outputlayer NW2V;
    STAMP NW1V NWi -outputlayer NW1Vc;
    STAMP NW2V NWi -outputlayer NW2Vc;
    EXTE NW1Vc NW2Vc -lt "NW_S_3" -abut -ltgt 0 90 -not_connected -single_point -output region;
    STAMP NW2V NWi -outputlayer NW2V_NODAL;
    EXTE NW2V_NODAL -lt "NW_S_4" -abut -lt 90 -not_connected -single_point -output region;
}

RULE NW.S.5 {
    CAPTION "Space to PW STRAP >= 0.16 um";
    EXTE NWi PPOD -lt "NW_S_5" -abut -lt 90 -single_point -output region;
    SELECT -cut PPOD NWi;
}

RULE NW.S.6 {
    CAPTION "Space to N+active except dummy TCD region >= 0.16 um";
    SELECT -interact -not NACT RNWEL -outputlayer A;
    EXTE NWi A -lt "NW_S_6" -abut -lt 90 -single_point -output region _EPTMPL263724;
    SELECT -inside -not NW.S.6:_EPTMPL263724 TCDDMY;
    SELECT -cut A NWi _EPTMPL263726;
    SELECT -inside -not NW.S.6:_EPTMPL263726 TCDDMY;
}

RULE NW.S.7 {
    CAPTION "Space to (N+active interact OD2) >= 0.31 um";
    EXTE NWi NACT2 -lt "NW_S_7" -abut -lt 90 -single_point -output region;
}

RULE NW.EN.1 {
    CAPTION "Enclosure of NW STRAP >= 0.16 um";
    ENC NPOD NONWR -lt "NW_EN_1" -abut -lt 90 -single_point -output region;
}

RULE NW.EN.2 {
    CAPTION "Enclosure of P+active >= 0.16 um";
    ENC PPOD NONWR -lt "NW_EN_2" -abut -lt 90 -single_point -output region;
}

RULE NW.EN.3 {
    CAPTION "ENClosure of (P+active interact with OD2) >= 0.31 um";
    ENC PACT2 NWi -lt "NW_EN_3" -abut -lt 90 -single_point -output region;
}

RULE NW.A.1 {
    CAPTION "Area >= 0.64 um2";
    AREA NWEL -lt "NW_A_1";
}

RULE NW.A.2 {
    CAPTION "Enclosed Area >= 0.64 um2";
    HOLES NWEL -inner -lt "NW_A_2pre" -outputlayer A;
    NOT A NWEL -outputlayer B;
    AREA B -lt "NW_A_2" _EPTMPL263735;
    SELECT -inside -not NW.A.2:_EPTMPL263735 SRAM_EXCLUDE;
}

RULE NW.A.3 {
    CAPTION "Area (one of edge length < 0.8 um) >= 1 um2";
    EDGE_LENGTH NWEL -lt "NW_A_3_L" -outputlayer X;
    SELECT -with_edge NWEL X -outputlayer Y;
    AREA Y -lt "NW_A_3";
}

RULE NW.A.4 {
    CAPTION "Enclosed Area (one of the enclosed edge length < 0.8 um) >= 1 um2";
    HOLES NWEL -inner -lt "NW_A_4pre" -outputlayer A;
    EDGE_LENGTH A -lt "NW_A_4_L" -outputlayer X;
    SELECT -with_edge A X -outputlayer Y;
    NOT Y NWi -outputlayer B;
    AREA B -lt "NW_A_4" _EPTMPL263744;
    SELECT -inside -not NW.A.4:_EPTMPL263744 SRAM_EXCLUDE;
}

RULE NWROD.W.1 {
    CAPTION "Width >= 1.8 (NWRSTI.W.1 is checked by NWROD.W.1)";
    INTE RNWEL -lt "NWROD_W_1" -abut -lt 90 -single_point -output region;
}

RULE NWROD.S.1 {
    CAPTION "Space to NWROD or to NW >= 1.2";
    CAPTION "NWRSTI.S.1  Space to NWRSTI or to NW >= 1.2";
    EXTE RNWEL -lt "NWROD_S_1" -abut -lt 90 -notch only -single_point -output region;
    EXTE RNWEL NWEL -lt "NWROD_S_1" -abut -lt 90 -single_point -output region;
}

RULE NWROD.S.2 {
    CAPTION "Min. space to RPO >= 0.3 um";
    EXTE NWRES RPO -lt "NWROD_S_2" -abut -lt 90 -single_point -output region;
    AND NWRES RPO _EPTMPL263750;
    SELECT -interact -not NWROD.S.2:_EPTMPL263750 NWDMY;
    EDGE_BOOLEAN -inside RPO NWRES -outputlayer A;
    EXTE A -lt "RPO_W_1" -abut -eq 90 -output region -intersecting ONLY;
}

RULE NWROD.EN.1 {
    CAPTION "Min. enclose by OD >= 1 um";
    ENC NWRES ODWR -lt "NWROD_EN_1" -abut -lt 90 -single_point -output region;
    SELECT -cut NWRES ODWR;
}

RULE NWROD.EN.2 {
    CAPTION "Min. enclose by CO >= 0.3 um";
    AND RHWR NWRES -outputlayer X;
    ENC COWR X -lt "NWROD_EN_2" -abut -lt 90 -single_point -output region;
    NOT COWR X;
}

RULE NWROD.O.1 {
    CAPTION "RPO overlap of NP. Use exact value 0.4 um on side touching NWDMY";
    INTE NPWR RPO -lt "NWROD_O_1" -abut -lt 90 -single_point -output region;
    EDGE_BOOLEAN -inside RHWR NWEL -outputlayer A;
    EDGE_EXPAND A -outside_by "NWROD_O_1" -outputlayer B;
    AND NPWR RPO _EPTMPL263762;
    AND NWROD.O.1:_EPTMPL263762 NWRES _EPTMPL263763;
    NOT NWROD.O.1:_EPTMPL263763 B;
    NOT RHWR NPWR;
}

RULE NWROD.O.2 {
    CAPTION "{OD and NWDMY} overlap of {NP, PP, VTH_N, VTH_P, VTL_N, or VTL_P} (all implant layers except NW) is not allowed";
    AND OD NWDMY -outputlayer A;
    AND A NP;
    AND A PP;
    AND A VTHN;
    AND A VTHP;
    AND A VTLN;
    AND A VTLP;
}

RULE NWROD.R.4 {
    CAPTION "Only one polygon of NW in NWROD is allowed in one OD";
    AND NWRES OD _EPTMPL263773;
    SELECT -interact OD NWROD.R.4:_EPTMPL263773 -gt 1 -outputlayer A;
    SELECT -interact NWRES A;
}

RULE NWROD.R.5 {
    CAPTION "Only two polygons of NP in NWROD is allowed in one OD";
    SELECT -interact OD NWRES -outputlayer A;
    SELECT -interact NP NWRES _EPTMPL263777;
    SELECT -interact A NWROD.R.5:_EPTMPL263777 -eq 2 -outputlayer VALID;
    SELECT -interact -not A VALID _EPTMPL263779;
    SELECT -interact NP NWROD.R.5:_EPTMPL263779;
}

RULE NWROD.R.6 {
    CAPTION "Only two polygons of RPO hole(Salicide) in NWROD is allowed in same OD";
    SELECT -interact OD NWRES -outputlayer A;
    HOLES RPO _EPTMPL263782;
    SELECT -interact A NWROD.R.6:_EPTMPL263782 -eq 2 -outputlayer VALID;
    SELECT -interact -not A VALID _EPTMPL263784;
    SELECT -interact RPO NWROD.R.6:_EPTMPL263784;
}

RULE NWROD.R.7 {
    CAPTION "OD space for NW with parallel length > 0 if NW space <= 5um";
    EXTE NWRES -le 5 -notch only -metric opposite -output region _EPTMPL263786;
    NOT NWROD.R.7:_EPTMPL263786 NWRES _EPTMPL263787;
    SELECT -inside NWROD.R.7:_EPTMPL263787 OD;
}

RULE NWRSTI.EN.1 {
    CAPTION "NP enclosure of OD >= 0.4 um";
    ENC ODWR_STI NPWR_STI -lt "NWRSTI_EN_1" -abut -lt 90 -single_point -output region;
    NOT ODWR_STI NPWR_STI;
}

RULE NWRSTI.EN.2 {
    CAPTION "OD extension on NWRSTI >= 0.3 um";
    CAPTION "NWRSTI.EN.3 Enclosure of CO >= 0.3 um";
    AND ODWR_STI NWRES_STI -outputlayer X;
    ENC COWR_STI X -lt "NWRSTI_EN_2" -abut -lt 90 -single_point -output region;
    NOT COWR_STI X;
}

RULE NWRSTI.EX.1 {
    CAPTION "OD extension on NWRSTI >= 0.3 um";
    ENC NWRES_STI ODWR_STI -lt "NWRSTI_EX_1" -abut -lt 90 -single_point -output region;
    EDGE_BOOLEAN -inside ODWR_STI NWRES_STI -outputlayer A;
    INTE A -lt "OD_W_1" -abut -eq 90 -output region -intersecting ONLY;
    ANGLE A -eq 45;
    NOT NWRES_STI NWDMY _EPTMPL263798;
    NOT NWRSTI.EX.1:_EPTMPL263798 OD;
}

RULE NWRSTI.O.1 {
    CAPTION "{NP interact with NWDMY} overlap of {PP, VTH_P, or VTL_P} (all p-type implant layers) is not allowed";
    SELECT -interact NP NWDMY -outputlayer A;
    AND A PP;
    AND A VTHP;
    AND A VTLP;
}
AND NTN OD -outputlayer NTN_OD;
AND NTN POLY -outputlayer NTN_PO;
EDGE_BOOLEAN -inside NTN_PO NTN_OD -outputlayer NTN_GATE_W;
OR OD_25 OD_33 _EPTMPL263807;
EDGE_BOOLEAN -inside NTN_GATE_W _EPTMPL263807 -outputlayer NTN_2_3V_GATE_W;
EDGE_BOOLEAN -inside NTN_GATE_W OD_18 -outputlayer NTN_18V_GATE_W;

RULE NT_N.W.1 {
    CAPTION "Width >= 0.47 um";
    INTE NTN -lt "NT_N_W_1" -abut -lt 90 -single_point -output region;
}

RULE NT_N.W.2 {
    CAPTION "Channel length of 1.0V native device >= 0.2 um";
    INTE NTN_GATE_W -lt "NT_N_W_2" -abut -lt 90 -output region;
}

RULE NT_N.W.3 {
    CAPTION "Channel length of 2.5V/3.3V native device >= 1.2 um";
    INTE NTN_2_3V_GATE_W -lt "NT_N_W_3" -abut -lt 90 -output region;
}

RULE NT_N.W.4 {
    CAPTION "Channel length of 1.8V native device >= 0.8 um";
    INTE NTN_18V_GATE_W -lt "NT_N_W_4" -abut -lt 90 -output region;
}

RULE NT_N.W.5 {
    CAPTION "Channel width >= 0.5 um";
    EDGE_LENGTH NTN_GATE_W -lt "NT_N_W_5";
}

RULE NT_N.S.1 {
    CAPTION "Space >= 0.47 um";
    EXTE NTN -lt "NT_N_S_1" -abut -lt 90 -single_point -output region;
}
NOT NTN INDDMY -outputlayer NTN_exc_ind;

RULE NT_N.S.2 {
    CAPTION "Space to [Active outside NT_N] >= 0.38 um";
    NOT DACT NTN -outputlayer A;
    EXTE NTN_exc_ind A -lt "NT_N_S_2" -abut -lt 90 -single_point -output region;
}

RULE NT_N.S.3 {
    CAPTION "Space to NW >= 1.2 um";
    EXTE NTN NWi -lt "NT_N_S_3" -abut -lt 90 -single_point -output region;
}

RULE NT_N.EN.1 {
    CAPTION "Enclosure range of N+OD >= 0.26 um <= 0.285 um";
    SELECT -interact NTN_exc_ind NPOD -outputlayer A;
    SELECT -interact NPOD NTN_exc_ind -outputlayer B;
    ENC B A -lt "NT_N_EN_1_L" -abut -lt 90 -single_point -output region;
    SELECT -cut B A;
    SIZE B -by "NT_N_EN_1_H" _EPTMPL263824;
    NOT A NT_N.EN.1:_EPTMPL263824;
}

RULE NT_N.EX.1 {
    CAPTION "PO extension on (OD inside NT_N) (PO endcap) >= 0.35 um";
    ENC NTN_OD POLY -lt "NT_N_EX_1" -abut -lt 90 -single_point -output region;
}

RULE NT_N.A.1 {
    CAPTION "Area >= 0.64 um2";
    AREA NTNs -lt "NT_N_A_1" _EPTMPL263827;
    SELECT -inside -not NT_N.A.1:_EPTMPL263827 SRAM_EXCLUDE;
}

RULE NT_N.A.2 {
    CAPTION "Enclosed area >= 0.64 um2";
    HOLES NTN -inner -lt "NT_N_A_2pre" -outputlayer A;
    NOT A NTN -outputlayer B;
    AREA B -lt "NT_N_A_2";
}

RULE NT_N.A.3 {
    CAPTION "Area [one of edge length < 0.8 um] >= 1 um2";
    EDGE_LENGTH NTNs -lt "NT_N_A_3_L" -outputlayer X;
    SELECT -with_edge NTNs X -outputlayer Y;
    AREA Y -lt "NT_N_A_3";
}

RULE NT_N.A.4 {
    CAPTION "Enclosed Area [one of the enclosed edge length < 0.8 um] >= 1 um2";
    HOLES NTNs -inner -lt "NT_N_A_4pre" -outputlayer A;
    EDGE_LENGTH A -lt "NT_N_A_4_L" -outputlayer X;
    SELECT -with_edge A X -outputlayer Y;
    NOT Y NT_Ni -outputlayer B;
    AREA B -lt "NT_N_A_4" _EPTMPL263839;
    SELECT -inside -not NT_N.A.4:_EPTMPL263839 SRAM_EXCLUDE;
}

RULE NT_N.R.1 {
    CAPTION "Overlap of (NW or DNW) is not allowed";
    AND NTN DNW;
    AND NTN NWEL;
}

RULE NT_N.R.2 {
    CAPTION "P+Gate is not allowed in NT_N";
    AND NTN GATE_PP;
}

RULE NT_N.R.3 {
    CAPTION "Only one OD is allowed in NT_N";
    CAPTION "Except NMOS capacitors with the same potential";
    CAPTION "You have to draw a NCap_NTN layer to cover the NMOS capacitors. The NCap_NTN enclosure of OD have to be >= 0 um.";
    CAPTION "DRC also flags NCap_NTN and OD, which is outside of the NCap_NTN in the same NT_N.";
    SELECT -cut NTN_exc_ind OD -gt 1 -outputlayer A;
    SELECT -interact -not A NCap_NTN;
    SELECT -interact A NCap_NTN -outputlayer B;
    SELECT -interact OD B -outputlayer C;
    NOT NCap_NTN OD;
    NOT C NCap_NTN;
    NOT NCap_NTN NTN;
    SELECT -interact A NSDc -gt 1 -by_net;
}

RULE DNW.W.1 {
    CAPTION "Width >= 3";
    INTE DNW -lt "DNW_W_1" -abut -lt 90 -single_point -output region _EPTMPL263852;
    SELECT -inside -not DNW.W.1:_EPTMPL263852 SRAM_EXCLUDE;
}

RULE DNW.S.1 {
    CAPTION "Space >= 3.5";
    EXTE DNW -lt "DNW_S_1" -abut -lt 90 -single_point -output region _EPTMPL263854;
    SELECT -inside -not DNW.S.1:_EPTMPL263854 SRAM_EXCLUDE;
}

RULE DNW.S.2 {
    CAPTION "Space to NW with different potential >= 2.5";
    EXTE DNW NWEL -lt "DNW_S_2" -abut -lt 90 -not_connected -single_point -output region -measure all _EPTMPL263856;
    SELECT -inside -not DNW.S.2:_EPTMPL263856 SRAM_EXCLUDE;
}

RULE DNW.S.3 {
    CAPTION "Space to {N+ACTIVE outside DNW} except dummy TCD region >= 1.65";
    SELECT -outside NACT DNW -outputlayer A;
    EXTE DNW A -lt "DNW_S_3" -abut -lt 90 -single_point -output region _EPTMPL263859;
    SELECT -inside -not DNW.S.3:_EPTMPL263859 TCDDMY;
}
SELECT -inside PWEL DNW -outputlayer RW;
SELECT -inside -not PWEL DNW -outputlayer PWELx;
SELECT -outside RW OD2 -outputlayer RW1V;
SELECT -outside -not RW OD2 -outputlayer RW2V;
STAMP RW1V RWi -outputlayer RW1V_NODAL;
STAMP RW2V RWi -outputlayer RW2V_NODAL;
STAMP PWELx PWELi -outputlayer PWEL_NODAL;

RULE DNW.S.4 {
    CAPTION " RW space to {RW or PW} with different potential >= 1 um";
    EXTE RW1V_NODAL -lt "DNW_S_4" -abut -lt 90 -not_connected -single_point -output region _EPTMPL263868;
    SELECT -inside -not DNW.S.4:_EPTMPL263868 SRAM_EXCLUDE;
    EXTE RW1V_NODAL PWEL_NODAL -lt "DNW_S_4" -abut -lt 90 -not_connected -single_point -output region _EPTMPL263870;
    SELECT -inside -not DNW.S.4:_EPTMPL263870 SRAM_EXCLUDE;
}

RULE DNW.S.5 {
    CAPTION "{RW or PW} space to {RW interact with OD2} with different potential >= 1.2 um";
    EXTE RW2V_NODAL -lt "DNW_S_5" -abut -lt 90 -not_connected -single_point -output region _EPTMPL263872;
    SELECT -inside -not DNW.S.5:_EPTMPL263872 SRAM_EXCLUDE;
    EXTE RW2V_NODAL RW1V_NODAL -lt "DNW_S_5" -abut -lt 90 -not_connected -single_point -output region _EPTMPL263874;
    SELECT -inside -not DNW.S.5:_EPTMPL263874 SRAM_EXCLUDE;
    EXTE RW2V_NODAL PWEL_NODAL -lt "DNW_S_5" -abut -lt 90 -not_connected -single_point -output region _EPTMPL263876;
    SELECT -inside -not DNW.S.5:_EPTMPL263876 SRAM_EXCLUDE;
}

RULE DNW.EN.3 {
    CAPTION "Enclosure of N+ACTIVE >= 0.56";
    ENC NACT DNW -lt "DNW_EN_3" -abut -lt 90 -single_point -output region _EPTMPL263878;
    SELECT -inside -not DNW.EN.3:_EPTMPL263878 SRAM_EXCLUDE;
}

RULE DNW.O.1 {
    CAPTION "Overlap of NW >= 0.4";
    INTE DNW NWEL -lt "DNW_O_1" -abut -lt 90 -single_point -output region _EPTMPL263880;
    SELECT -inside -not DNW.O.1:_EPTMPL263880 SRAM_EXCLUDE;
}

RULE DNW.R.5 {
    CAPTION "N+ACTIVE cut DNW is not allowed.";
    SELECT -cut NACT DNW;
}

RULE OD.W.1 {
    CAPTION "Width >= 0.08 um";
    INTE OD -lt "OD_W_1" -abut -lt 90 -single_point -output region;
}

RULE OD.W.2 {
    CAPTION "Width of MOS (<=1.2V)[for core device] >= 0.12 um";
    EDGE_LENGTH GATE_W -lt "OD_W_2";
}

RULE OD.W.3 {
    CAPTION "Width of MOS (>1.2V to <=3.3V)[for I/O device] >= 0.4 um";
    EDGE_LENGTH HV_GATE_W -lt "OD_W_3";
}
ANGLE OD -eq 45 -outputlayer OD_EDGE_45;

RULE OD.W.4 {
    CAPTION "Width of 45 degree bent OD Please make sure the vertex of 45 degree pattern is on 5nm grid >= 0.18 um";
    INTE OD_EDGE_45 -lt "OD_W_4" -abut -lt 90 -output region;
}

RULE OD.S.1 {
    CAPTION "Spacing >= 0.11 um";
    EXTE OD -lt "OD_S_1" -abut -lt 90 -single_point -output region;
}
EDGE_BOOLEAN -inside OD OD2 -outputlayer HV_OD_E;

RULE OD.S.2 {
    CAPTION "Spacing (inside OD2) >= 0.18 um";
    EXTE HV_OD_E -lt "OD_S_2" -abut -lt 90 -output region;
}
SIZE OD -by "OD_S_3_W/2" -underover _EPTMPL263891;
AND _EPTMPL263891 OD -outputlayer Wide_OD_0.15;

RULE OD.S.3 {
    CAPTION "Space of two ODs (width (W) > 0.15 um), if the parallel length (L) >= 0.2 um >= 0.13 um";
    EXTE Wide_OD_0.15 -lt "OD_S_3" -metric opposite -output region -outputlayer OD_SPACE_BOTH;
    SELECT -enclose_rect OD_SPACE_BOTH -width OD_S_1 -length OD_S_3_L;
}

RULE OD.S.3.1 {
    CAPTION "Space to OD (width (W) > 0.15 um), if the parallel length (L) >= 0.2 um >= 0.125 um";
    EXTE Wide_OD_0.15 OD -lt "OD_S_3_1" -metric opposite -output region -outputlayer OD_SPACE_ONE;
    SELECT -enclose_rect OD_SPACE_ONE -width OD_S_1 -length OD_S_3_L;
}

RULE OD.S.4 {
    CAPTION "Space to 45 degree bent OD >= 0.18 um";
    EDGE_EXPAND OD_EDGE_45 -outside_by "OD_S_4" -outputlayer X;
    AND X OD;
}

RULE OD.S.5 {
    CAPTION "Space between two segments of U-shape or O-shape (notch only) >= 0.18 um";
    CONVEX_EDGE OD -angle1 -eq 270 -angle2 -eq 270 -with_length -lt "OD_S_5";
}

RULE OD.A.1 {
    CAPTION "Area >= 0.054 um2";
    AREA ODs -lt "OD_A_1" _EPTMPL263900;
    SELECT -inside -not OD.A.1:_EPTMPL263900 SRAM_EXCLUDE;
}

RULE OD.A.2 {
    CAPTION "Enclosed area >= 0.085 um2";
    HOLES OD -inner -lt "OD_A_2pre" -outputlayer A;
    NOT A OD -outputlayer B;
    AREA B -lt "OD_A_2";
}

RULE OD.L.1 {
    CAPTION "Maximum length of {ACTIVE (source) [width < 0.15 um] interacts with butted_STRAP} <= 0.5 um";
    EDGE_LENGTH NP_PP_BTE -lt "OD_L_1_W" -outputlayer BUTTED_EDGE;
    SELECT -with_edge SD BUTTED_EDGE -outputlayer CHECK_SD;
    EDGE_BOOLEAN -coincident_only -inside CHECK_SD OD _EPTMPL263907;
    INTE OD.L.1:_EPTMPL263907 -lt "OD_L_1_W" -abut -lt 90 -metric opposite -output region -outputlayer NARROW_SD;
    SELECT -with_edge NARROW_SD BUTTED_EDGE _EPTMPL263909;
    SELECT -with_edge NARROW_SD GATE_W _EPTMPL263910;
    OR OD.L.1:_EPTMPL263909 OD.L.1:_EPTMPL263910 -outputlayer CHECK_OD;
    EDGE_BOOLEAN -coincident_only -inside OD CHECK_OD _EPTMPL263912;
    PATH_LENGTH OD.L.1:_EPTMPL263912 -gt "OD_L_1";
}

RULE OD.L.2 {
    CAPTION "Maximum OD length [OD width is < 0.15 um] between two contacts as well as between one contact and the OD line end <= 25 um";
    AREA INOD -gt "OD_W_1 * OD_L_2" -outputlayer LONGP;
    SELECT -interact LONGP COOD -outputlayer X;
    SELECT -interact COOD X -outputlayer CHECK_COOD;
    SIZE CHECK_COOD -by "OD_L_2 / 2" -inside_of X -step "OD_S_1*0.7" -outputlayer A;
    SELECT -interact X A -eq 1 -outputlayer LINEN;
    SELECT -interact X A -gt 1 -outputlayer P2P;
    SELECT -interact A LINEN -outputlayer B;
    SIZE B -by "OD_L_2 / 2" -inside_of LINEN -step "OD_S_1*0.7" -outputlayer C;
    NOT LINEN C _EPTMPL263922;
    NOT P2P A _EPTMPL263923;
    OR OD.L.2:_EPTMPL263922 OD.L.2:_EPTMPL263923 -outputlayer BAD;
    EDGE_BOOLEAN -coincident_only -inside BAD OD -outputlayer BAD_EDGE;
    INTE BAD_EDGE -lt "OD_L_2_W" -abut -lt 90 -output region -outputlayer ERR;
    SELECT -interact X ERR;
}

RULE OD.R.1 {
    CAPTION "OD must be fully covered by {NP or PP} except for {DOD or NWDMY}";
    SELECT -interact -not OD NWRES _EPTMPL263928;
    NOT OD.R.1:_EPTMPL263928 LOGO _EPTMPL263929;
    NOT OD.R.1:_EPTMPL263929 IMP;
}

RULE DOD.W.1 {
    CAPTION "Width >= 0.5 um";
    INTE DOD -lt "DOD_W_1" -abut -lt 90 -single_point -output region;
}

RULE DOD.S.1 {
    CAPTION "Space of DOD >= 0.4";
    EXTE DOD -lt "DOD_S_1" -abut -lt 90 -single_point -output region;
}

RULE DOD.S.2 {
    CAPTION "Space to OD >= 0.34 um (Overlap is not allowed)";
    EXTE ODi DOD -lt "DOD_S_2" -abut -lt 90 -single_point -output region -inside_also;
}

RULE DOD.S.3 {
    CAPTION "Space to PO >= 0.3 um (Overlap is not allowed)";
    EXTE POi DOD -lt "DOD_S_3" -abut -lt 90 -single_point -output region -inside_also;
}

RULE DOD.S.5 {
    CAPTION "Space to NW >= 0.3 um";
    EXTE NWi DOD -lt "DOD_S_5" -abut -lt 90 -single_point -output region;
}

RULE DOD.S.6 {
    CAPTION "Space to FW (Overlap is not allowed) >= 1.2 um";
    EXTE FWi DOD -lt "DOD_S_6" -abut -lt 90 -single_point -output region;
    AND FWi DOD;
}

RULE DOD.S.7 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 1.2 um";
    EXTE LMARK_SOLID DOD -lt "DOD_S_7" -abut -lt 90 -single_point -output region;
    AND LMARK_SOLID DOD;
}

RULE DOD.S.7.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DOD -lt "DOD_S_7_1" -abut -lt 90 -single_point -output region;
    AND LSLOT DOD;
}

RULE DOD.S.8 {
    CAPTION "Space to NWDMY (Overlap is not allowed) >= 0.6 um";
    EXTE NWDMY DOD -lt "DOD_S_8" -abut -lt 90 -single_point -output region;
    AND NWDMY DOD;
}

RULE DOD.S.9 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0 um";
    AND LOGO DOD;
}

RULE DOD.S.10 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 1.2 um";
    EXTE INDDMY DOD -lt "DOD_S_10" -abut -lt 90 -single_point -output region;
    AND INDDMY DOD;
}

RULE DOD.EN.1 {
    CAPTION "Enclosure by NW >= 0.3 um (DOD CUT NW is not allowed)";
    ENC DOD NWi -lt "DOD_EN_1" -abut -lt 90 -single_point -output region;
    SELECT -cut DOD NWi;
}
OR NWDMY DEN_EXC -outputlayer OD_EXC;
NOT ALL_OD OD_EXC -outputlayer ODx;
NOT CHIP OD_EXC -outputlayer CHIP_NOT_ODEXC;

RULE OD.DN.2 {
    CAPTION "Min. OD density over window 150 step 75 >= 20%";
    DENSITY ODx CHIP_NOT_ODEXC -lt OD_DN_2L -window "OD_DN_2L_W" -step "OD_DN_2L_S" -inside_of layer CHIPx -backup -expr "  AREA(ODx)/AREA(CHIP_NOT_ODEXC)  " -outputlayer ERR_WIN;
    NOT ERR_WIN OD_EXC _EPTMPL263953;
    WITH_WIDTH OD.DN.2:_EPTMPL263953 -ge "OD_DN_2L_E" -outputlayer F;
    DENSITY F ODx CHIP_NOT_ODEXC -lt OD_DN_2L -window "OD_DN_2L_W" -step "OD_DN_2L_S" -inside_of layer CHIPx -backup -print "OD.DN.2L.density" -expr "  ! AREA(F)+AREA(ODx)/AREA(CHIP_NOT_ODEXC)  ";
}

RULE OD.DN.2.2 {
    CAPTION "Max. OD density over window 150 step 75 <= 90%";
    DENSITY ODx CHIP_NOT_ODEXC -gt OD_DN_2H -window "OD_DN_2H_W" -step "OD_DN_2H_S" -inside_of layer CHIPx -backup -expr "  AREA(ODx)/AREA(CHIP_NOT_ODEXC)  " -outputlayer ERR_WIN;
    NOT ERR_WIN OD_EXC _EPTMPL263957;
    WITH_WIDTH OD.DN.2.2:_EPTMPL263957 -ge "OD_DN_2H_E" -outputlayer F;
    DENSITY F ODx CHIP_NOT_ODEXC -gt OD_DN_2H -window "OD_DN_2H_W" -step "OD_DN_2H_S" -inside_of layer CHIPx -backup -print "OD.DN.2H_IO.density" -expr "  !! AREA(F)*AREA(ODx)/AREA(CHIP_NOT_ODEXC)  ";
}
NOT ODx OD2 -outputlayer ODx_MAX_CORE;
NOT CHIP_NOT_ODEXC OD2 -outputlayer CHIP_MAX_CORE;

RULE OD.DN.2.1 {
    CAPTION "Max. OD density over window 150 step 75 <= 80% in core";
    DENSITY ODx_MAX_CORE CHIP_MAX_CORE -gt OD_DN_2H_CORE -window "OD_DN_2H_W" -step "OD_DN_2H_S" -inside_of layer CHIPx -backup -expr "  AREA(ODx_MAX_CORE)/AREA(CHIP_MAX_CORE)  " -outputlayer ERR_WIN;
    NOT ERR_WIN OD2 _EPTMPL263963;
    NOT OD.DN.2.1:_EPTMPL263963 OD_EXC _EPTMPL263964;
    WITH_WIDTH OD.DN.2.1:_EPTMPL263964 -ge "OD_DN_2H_E" -outputlayer F;
    DENSITY F ODx_MAX_CORE CHIP_MAX_CORE -gt OD_DN_2H_CORE -window "OD_DN_2H_W" -step "OD_DN_2H_S" -inside_of layer CHIPx -backup -print "OD.DN.2H_CORE.density" -expr "  !!AREA(F)*AREA(ODx_MAX_CORE)/AREA(CHIP_MAX_CORE)  ";
}

RULE OD.DN.3 {
    CAPTION "Min. OD density over window 150 step 75 >= 20% (within ODBLK)";
    DENSITY ODx CHIP_NOT_ODEXC -lt OD_DN_3L -window "OD_DN_3L_W" -step "OD_DN_3L_S" -inside_of layer CHIPx -backup -expr "  AREA(ODx)/AREA(CHIP_NOT_ODEXC)  " -outputlayer ERR_WIN;
    AND ERR_WIN ODBLK _EPTMPL263968;
    NOT OD.DN.3:_EPTMPL263968 OD_EXC _EPTMPL263969;
    WITH_WIDTH OD.DN.3:_EPTMPL263969 -ge "OD_DN_3L_E" -outputlayer F;
    DENSITY F ODx CHIP_NOT_ODEXC -lt OD_DN_3L -window "OD_DN_3L_W" -step "OD_DN_3L_S" -inside_of layer CHIPx -backup -print "OD.DN.3L.density" -expr "  ! AREA(F)+AREA(ODx)/AREA(CHIP_NOT_ODEXC)  ";
}

RULE OD.DN.3.2 {
    CAPTION "Max. OD density over window 150 step 75 <= 90% (within ODBLK)";
    DENSITY ODx CHIP_NOT_ODEXC -gt OD_DN_3H -window "OD_DN_3H_W" -step "OD_DN_3H_S" -inside_of layer CHIPx -backup -expr "  AREA(ODx)/AREA(CHIP_NOT_ODEXC)  " -outputlayer ERR_WIN;
    AND ERR_WIN ODBLK _EPTMPL263973;
    NOT OD.DN.3.2:_EPTMPL263973 OD_EXC _EPTMPL263974;
    WITH_WIDTH OD.DN.3.2:_EPTMPL263974 -ge "OD_DN_3H_E" -outputlayer F;
    DENSITY F ODx CHIP_NOT_ODEXC -gt OD_DN_3H -window "OD_DN_3H_W" -step "OD_DN_3H_S" -inside_of layer CHIPx -backup -print "OD.DN.3H_IO.density" -expr "  !! AREA(F)*AREA(ODx)/AREA(CHIP_NOT_ODEXC)  ";
}

RULE OD.DN.3.1 {
    CAPTION "Max. OD density over window 150 step 75 <= 80% in core (within ODBLK)";
    DENSITY ODx_MAX_CORE CHIP_MAX_CORE -gt OD_DN_3H_CORE -window "OD_DN_3H_W" -step "OD_DN_3H_S" -inside_of layer CHIPx -backup -expr "  AREA(ODx_MAX_CORE)/AREA(CHIP_MAX_CORE)  " -outputlayer ERR_WIN;
    AND ERR_WIN ODBLK _EPTMPL263978;
    NOT OD.DN.3.1:_EPTMPL263978 OD2 _EPTMPL263979;
    NOT OD.DN.3.1:_EPTMPL263979 OD_EXC _EPTMPL263980;
    WITH_WIDTH OD.DN.3.1:_EPTMPL263980 -ge "OD_DN_3H_E" -outputlayer F;
    DENSITY F ODx_MAX_CORE CHIP_MAX_CORE -gt OD_DN_3H_CORE -window "OD_DN_3H_W" -step "OD_DN_3H_S" -inside_of layer CHIPx -backup -print "OD.DN.3H_CORE.density" -expr "  !!AREA(F)*AREA(ODx_MAX_CORE)/AREA(CHIP_MAX_CORE)  ";
}

RULE DOD.R.3 {
    CAPTION "Only square (or rectangular) and solid shapes are allowed. A 45-degree shape is not allowed.";
    RECT_CHK -not DOD -orthogonal_only;
    HOLES DOD;
}

RULE OD2.W.1 {
    CAPTION "Width >= 0.47 um";
    INTE OD_18 -lt "OD2_W_1" -abut -lt 90 -single_point -output region;
    INTE OD_25 -lt "OD2_W_1" -abut -lt 90 -single_point -output region;
    INTE OD_33 -lt "OD2_W_1" -abut -lt 90 -single_point -output region;
}

RULE OD2.W.2 {
    CAPTION "Width of (OD2 or (NW or NT_N)) >= 0.47 um";
    CAPTION "DRC filter out the errors only on NW.";
    OR OD2i NT_Ni -outputlayer Y;
    OR NWi Y -outputlayer X;
    INTE X -lt "OD2_W_2" -abut -lt 90 -single_point -output region _EPTMPL263990;
    SELECT -inside -not OD2.W.2:_EPTMPL263990 SRAM_EXCLUDE -outputlayer A;
    SELECT -outside A SRAM_EXCLUDE _EPTMPL263992;
    SELECT -interact OD2.W.2:_EPTMPL263992 Y;
    SELECT -cut A SRAM_EXCLUDE -outputlayer B;
    SELECT -interact X B _EPTMPL263995;
    NOT OD2.W.2:_EPTMPL263995 SRAM_EXCLUDE -outputlayer C;
    INTE C -lt "OD2_W_2" -abut -lt 90 -single_point -output region -outputlayer D;
    SELECT -interact B D _EPTMPL263998;
    SELECT -interact OD2.W.2:_EPTMPL263998 Y;
}

RULE OD2.S.1 {
    CAPTION "Space >= 0.47 um";
    EXTE OD2 -lt "OD2_S_1" -abut -lt 90 -single_point -output region;
}

RULE OD2.S.2 {
    CAPTION "Space to {ACTIVE or GATE} >= 0.27 um";
    OR DACT GATE -outputlayer DACTG;
    EXTE OD2 DACTG -lt "OD2_S_2" -abut -lt 90 -single_point -output region;
}

RULE OD2.S.3 {
    CAPTION "Space to 1.0V or 1.2V gate in S/D direction >= 0.34 um";
    EDGE_BOOLEAN -inside OD2 OD -outputlayer A;
    EXTE A GATE_W -lt "OD2_S_3" -abut -lt 90 -output region;
    SELECT -cut GATE OD2;
    EDGE_BOOLEAN -inside LV_GATE_W VAR -outputlayer B;
    EXTE B OD2 -lt "OD2_S_3" -abut -lt 90 -metric opposite -output region;
}

RULE OD2.S.4 {
    CAPTION "Space to NW. Space = 0 is allowed. >= 0.47 um";
    EXTE OD_18 NWEL -lt "OD2_S_4" -abut -ltgt 0 90 -single_point -output region;
    EXTE OD_25 NWEL -lt "OD2_S_4" -abut -ltgt 0 90 -single_point -output region;
    EXTE OD_33 NWEL -lt "OD2_S_4" -abut -ltgt 0 90 -single_point -output region;
}

RULE OD2.S.5 {
    CAPTION "Space of (NW NOT OD2) >= 0.47 um";
    NOT NWi OD2i -outputlayer X;
    EXTE X -lt "OD2_S_5" -abut -lt 90 -single_point -output region _EPTMPL264012;
    SELECT -inside -not OD2.S.5:_EPTMPL264012 SRAM_EXCLUDE;
}

RULE OD2.S.6 {
    CAPTION "Space of (NW and OD2) >= 0.47 um";
    AND NWi OD2i -outputlayer X;
    EXTE X -lt "OD2_S_6" -abut -lt 90 -single_point -output region _EPTMPL264015;
    SELECT -inside -not OD2.S.6:_EPTMPL264015 SRAM_EXCLUDE;
}

RULE OD2.S.7 {
    CAPTION "Space of (OD2 NOT (NW or NT_N)) >= 0.47 um";
    OR NWi NT_Ni _EPTMPL264017;
    NOT OD2i OD2.S.7:_EPTMPL264017 -outputlayer X;
    EXTE X -lt "OD2_S_7" -abut -lt 90 -single_point -output region _EPTMPL264019;
    SELECT -inside -not OD2.S.7:_EPTMPL264019 SRAM_EXCLUDE;
}

RULE OD2.EN.1 {
    CAPTION "Enclosure of 1.8V or 2.5V or 3.3V Gate in S/D direction. >= 0.34 um";
    ENC GATE_W OD_18 -lt "OD2_EN_1" -abut -lt 90 -metric opposite -output region;
    ENC GATE_W OD_25 -lt "OD2_EN_1" -abut -lt 90 -metric opposite -output region;
    ENC GATE_W OD_33 -lt "OD2_EN_1" -abut -lt 90 -metric opposite -output region;
}

RULE OD2.EX.1 {
    CAPTION "NW extension on OD2. Extension = 0 is allowed. >= 0.47 um";
    ENC OD_18 NWEL -lt "OD2_EX_1" -abut -ltgt 0 90 -single_point -output region;
    ENC OD_25 NWEL -lt "OD2_EX_1" -abut -ltgt 0 90 -single_point -output region;
    ENC OD_33 NWEL -lt "OD2_EX_1" -abut -ltgt 0 90 -single_point -output region;
}

RULE OD2.EX.2 {
    CAPTION "Extension on NW. Extension = 0 is allowed. >= 0.47 um";
    ENC NWEL OD_18 -lt "OD2_EX_2" -abut -ltgt 0 90 -single_point -output region;
    ENC NWEL OD_25 -lt "OD2_EX_2" -abut -ltgt 0 90 -single_point -output region;
    ENC NWEL OD_33 -lt "OD2_EX_2" -abut -ltgt 0 90 -single_point -output region;
}

RULE OD2.EX.3 {
    CAPTION "Extension on {ACTIVE or GATE} >= 0.27 um";
    OR DACT GATE -outputlayer DACTG;
    ENC DACTG OD_18 -lt "OD2_EX_3" -abut -lt 90 -single_point -output positive1 -outputlayer CHECK_EDGE_18;
    EDGE_BOOLEAN -coincident_only -outside -not CHECK_EDGE_18 DSTP;
    ENC DACTG OD_25 -lt "OD2_EX_3" -abut -lt 90 -single_point -output positive1 -outputlayer CHECK_EDGE_25;
    EDGE_BOOLEAN -coincident_only -outside -not CHECK_EDGE_25 DSTP;
    ENC DACTG OD_33 -lt "OD2_EX_3" -abut -lt 90 -single_point -output positive1 -outputlayer CHECK_EDGE_33;
    EDGE_BOOLEAN -coincident_only -outside -not CHECK_EDGE_33 DSTP;
    SELECT -inside OD_18 DACTG;
    SELECT -inside OD_25 DACTG;
    SELECT -inside OD_33 DACTG;
}

RULE OD2.O.1 {
    CAPTION "Overlap of NW. Overlap = 0 is allowed. >= 0.47 um";
    AND OD_18 NWEL -outputlayer X;
    INTE X -lt "OD2_O_1" -abut -lt 89.5 -single_point -output region;
    AND OD_25 NWEL -outputlayer Y;
    INTE Y -lt "OD2_O_1" -abut -lt 89.5 -single_point -output region;
    AND OD_33 NWEL -outputlayer Z;
    INTE Z -lt "OD2_O_1" -abut -lt 89.5 -single_point -output region;
}

RULE OD2.R.1 {
    CAPTION "OD_33, OD_25, and OD_18 can not be used on the same die.";
    SELECT -interact CHIPx OD_25 -outputlayer X;
    SELECT -interact X OD_18;
    SELECT -interact X OD_33;
    SELECT -interact CHIPx OD_33 -outputlayer Y;
    SELECT -interact Y OD_18;
}
EDGE_BOOLEAN -inside 25V_GATE_W OD25_33 -outputlayer 25_33V_GATE_W;
EDGE_BOOLEAN -inside 25V_GATE_W OD25_18 -outputlayer 25_18V_GATE_W;

RULE OD25_33.W.1 {
    CAPTION "Channel length of 2.5V NMOS overdriven to 3.3V (NMOS Gate and OD25_33) expect gate without PO CO in RFDMY >= 0.5 um";
    EDGE_BOOLEAN -inside 25_33V_GATE_W NP _EPTMPL264053;
    EDGE_BOOLEAN -coincident_only -inside -not OD25_33.W.1:_EPTMPL264053 RF_DUMMY_GATE -outputlayer 25_33V_GATE_W_NP;
    INTE 25_33V_GATE_W_NP -lt "OD25_33_W_1" -abut -lt 90 -output region;
}

RULE OD25_33.W.2 {
    CAPTION "Channel length of 2.5V PMOS overdriven to 3.3V (PMOS Gate and OD25_33) expect gate without PO CO in RFDMY>= 0.4 um";
    EDGE_BOOLEAN -inside 25_33V_GATE_W PP _EPTMPL264056;
    EDGE_BOOLEAN -coincident_only -inside -not OD25_33.W.2:_EPTMPL264056 RF_DUMMY_GATE -outputlayer 25_33V_GATE_W_PP;
    INTE 25_33V_GATE_W_PP -lt "OD25_33_W_2" -abut -lt 90 -output region;
}

RULE OD25_33.R.1 {
    CAPTION "{GATE and OD25_33} can't overlap OD_18,OD33,or OD25_18. {Gate and OD25_33} must be covered by OD_25. OD25_33 can't cut GATE";
    AND GATE OD25_33 -outputlayer 25_33V_GATE;
    AND 25_33V_GATE OD_18;
    AND 25_33V_GATE OD_33;
    AND 25_33V_GATE OD25_18;
    NOT 25_33V_GATE OD_25;
    SELECT -cut GATE OD25_33;
}

RULE OD25_18.W.1 {
    CAPTION "Channel length of 2.5V MOS underdriven to 1.8V (Gate and OD25_18) >= 0.26 um";
    INTE 25_18V_GATE_W -lt "OD25_18_W_1" -abut -lt 90 -output region;
}

RULE OD25_18.R.1 {
    CAPTION "{GATE and OD25_18} can't overlap OD_18 or OD33 or OD25_33. {Gate and OD25_18} must be covered by OD_25. OD25_18 can't cut GATE";
    AND GATE OD25_18 -outputlayer 25_18V_GATE;
    AND 25_18V_GATE OD_18;
    AND 25_18V_GATE OD_33;
    AND 25_18V_GATE OD25_33;
    NOT 25_18V_GATE OD_25;
    SELECT -cut GATE OD25_18;
}
ANGLE POLY -eq 45 -outputlayer POLY_EDGE_45;

RULE PO.W.1 {
    CAPTION "Width >= 0.06 um";
    INTE POLY -lt "PO_W_1" -abut -lt 90 -single_point -output region;
}

RULE PO.S.1 {
    CAPTION "Space >= 0.12 um";
    EXTE POLY -lt "PO_S_1" -abut -lt 90 -single_point -output region;
}

RULE PO.S.2 {
    CAPTION "GATE space in the same OD >= 0.13 um.";
    EXTE GATE_W -lt "PO_S_2" -abut -lt 90 -output region;
}

RULE PO.W.2 {
    CAPTION "Channel length of 2.5V MOS >= 0.28 um";
    OR OD25_18 OD25_33 _EPTMPL264076;
    EDGE_BOOLEAN -inside -not 25V_GATE_W PO.W.2:_EPTMPL264076 -outputlayer 25V_GATE_W_NORMAL;
    INTE 25V_GATE_W_NORMAL -lt "PO_W_2" -abut -lt 90 -output region;
}

RULE PO.W.3 {
    CAPTION "Channel length of 3.3V MOS except gate without PO CO in RFDMY >= 0.38 um";
    EDGE_BOOLEAN -coincident_only -inside -not 33V_GATE_W RF_DUMMY_GATE -outputlayer 33V_GATE_W_CHECK;
    INTE 33V_GATE_W_CHECK -lt "PO_W_3" -abut -lt 90 -output region;
}

RULE PO.W.4 {
    CAPTION "Channel length of 1.8V MOS >= 0.2 um";
    INTE 18V_GATE_W -lt "PO_W_4" -abut -lt 90 -output region;
}

RULE PO.W.5 {
    CAPTION "Width of 45 degree FIELD poly (expect PO fuse element, POFUSE, 156,0)>= 0.19 um";
    CAPTION "DRC will also flag the width < 0.08um in the POFUSE. Please make sure the vertex of 45 degree pattern is on 5nm grid";
    EDGE_BOOLEAN -inside -not POLY_EDGE_45 POFUSE -outputlayer A;
    INTE A -lt "PO_W_5" -abut -lt 90 -output region;
    AND POi POFUSE -outputlayer EFUSE;
    INTE EFUSE -lt "PO_W_5_F" -abut -lt 90 -single_point -output region;
}

RULE PO.S.2.1 {
    CAPTION "Gate space [either one channel length > 0.09 um] >= 0.15 um";
    EDGE_LENGTH GATE_L -gt "PO_S_2_1_W" -outputlayer GATE_LL;
    SELECT -with_edge GATE GATE_LL -outputlayer GATE_F;
    EDGE_BOOLEAN -coincident_only -inside POLY GATE_F -outputlayer GATE_WW;
    EXTE GATE_W GATE_WW -lt "PO_S_2_1" -abut -lt 90 -output region;
}

RULE PO.S.3 {
    CAPTION "Min. two 1.8V,2.5V or 3.3V POLY space on OD w/o contact >= 0.25 um";
    EXTE HV_GATE_W -lt "PO_S_3" -abut -lt 90 -output region;
}

RULE PO.S.4 {
    CAPTION "Field PO space to OD >= 0.05 um";
    EXTE POLY OD -lt "PO_S_4" -abut -lt 89.5 -single_point -output region;
}

RULE PO.S.4.1 {
    CAPTION "Gate space when the area enclosed by (L-shape OD & PO < 0.0121 um2) >= 0.15 um";
    EXTE GATE -lt "PO_S_4_1" -abut -lt 90 -output region -corner_corner;
}
EDGE_LENGTH GATE_W -lt "PO_S_5_W" -outputlayer S_GATE_W1;
EDGE_EXPAND S_GATE_W1 -inside_by "GRID" -extend_by "OD_S_1" -outputlayer EX_GATEW_EDGE;
EDGE_BOOLEAN -coincident_only -inside EX_GATEW_EDGE POLY -outputlayer EX_GATEW_EDGE_T;

RULE PO.S.5 {
    CAPTION "Space to L-shape OD when PO & OD are in same MOS [channel width < 0.15 um] >= 0.1 um";
    EXTE OD EX_GATEW_EDGE_T -lt "PO_S_5" -abut -lt 90 -metric opposite -output region;
}
SELECT -with_edge GATE S_GATE_W1 -outputlayer SU_GATE;
EDGE_BOOLEAN -coincident_only -inside OD SU_GATE -outputlayer OD_GATE_EDGE;
EDGE_EXPAND OD_GATE_EDGE -inside_by "GRID" -extend_by "PO_S_1" -outputlayer EX_ODGATE_EDGE;
EDGE_BOOLEAN -coincident_only -inside OD EX_ODGATE_EDGE _EPTMPL264100;
EDGE_SELECT -coincident_only -inside _EPTMPL264100 OD_GATE_EDGE -outputlayer EX_ODGATE_EDGE_T;

RULE PO.S.6 {
    CAPTION "L-shape PO space to OD when PO and OD are in same MOS [channel width < 0.15 um] >= 0.1 um";
    EXTE POLY EX_ODGATE_EDGE_T -lt "PO_S_6" -abut -lt 90 -metric opposite -output region;
}

RULE PO.S.7 {
    CAPTION "Space if at least one PO width is > 0.13 um, and the PO parallel run length is > 0.18 um (individual projection) >= 0.18 um";
    SIZE POLY -by "PO_S_7_W/2" -underover -truncate "PO_S_7_W/2" _EPTMPL264103;
    AND PO.S.7:_EPTMPL264103 POLY -outputlayer Wide_POLY;
    EXTE Wide_POLY POLY -lt "PO_S_7" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width PO_S_1 - GRID -length PO_S_7_L + GRID -outputlayer Y;
    EDGE_BOOLEAN -coincident_only -outside Wide_POLY Y -outputlayer WideEdge;
    PATH_LENGTH WideEdge -gt "PO_S_7_L" -outputlayer A;
    EDGE_EXPAND A -by 0.001 -outputlayer B;
    BBOX B -outputlayer C;
    SELECT -enclose_rect C -width 0.001 -length PO_S_7_L + GRID -orthogonal_only -outputlayer D;
    EDGE_BOOLEAN -inside A D -outputlayer E;
    EXTE E POLY -lt "PO_S_7" -metric opposite -output region -measure all;
}

RULE PO.S.9 {
    CAPTION "Space of {PO and RPO} >= 0.25 um";
    EDGE_BOOLEAN -inside POLY RPO -outputlayer A;
    EXTE A -lt "PO_S_9" -abut -lt 90 -output region;
}

RULE PO.S.10 {
    CAPTION "Space at PO line-end (W<Q1=0.090) in a dense-line-end configuration: If PO has parallel run length with opposite PO (measured with T1=0.035 extension) along 2 adjacent edges of PO [any one edge <Q1 distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.06 um(R)) >= 0.14 um";
    CONVEX_EDGE POLY -angle1 -eq 90 -angle2 -eq 90 -with_length -lt "PO_S_10_Q" -outputlayer A;
    EXTE A POLY -lt "PO_S_10" -abut -lt 90 -metric opposite_extended "PO_S_10_E" -output positive1 -outputlayer B;
    EDGE_SELECT -coincident_only -inside A B -outputlayer C;
    INTE C POLY -lt "PO_S_10_Q" -abut -eq 90 -intersecting ONLY -output positive2 -outputlayer D;
    EDGE_LENGTH D -ge "PO_W_1" -outputlayer I;
    EDGE_EXPAND I -inside_by 0.001 -extend_by "PO_S_10_E" -outputlayer J;
    EDGE_EXPAND I -inside_by 0.001 -outputlayer K;
    NOT J K -outputlayer L;
    SELECT -with_edge L A -outputlayer M;
    OR M K -outputlayer N;
    EDGE_SELECT -coincident_only N I -outputlayer O;
    EXTE O POLY -lt "PO_S_10" -abut -lt 90 -metric opposite -output region;
}

RULE PO.S.15 {
    CAPTION "Large PO to gate [channel length <=0.08 um] space. The large PO is defined as PO area >=630 um and interact with regions of density > 70% flagged by 30 um x 30 um (stepping 15 um) window density check. DPO will be excluded from density check >= 1 um";
    AREA PO_EXC -ge "PO_S_15_A" -outputlayer A;
    BBOX A -outputlayer B;
    SIZE B -by 15 -outputlayer C;
    DENSITY PO_EXC -gt PO_S_15_DN -inside_of layer C -window 30 -step 15 -backup -outputlayer D;
    SELECT -interact A D -outputlayer E;
    INTE GATE_W -le "PO_S_15_L" -output positive1 -outputlayer GATE_W_S80;
    SELECT -with_edge GATE GATE_W_S80 -outputlayer GATE_S80;
    EXTE E GATE_S80 -lt "PO_S_15" -abut -lt 90 -output region;
}

RULE PO.S.16 {
    CAPTION "Space to 45 degree FIELD poly >= 0.19 um";
    EDGE_EXPAND POLY_EDGE_45 -outside_by "PO_S_16" -outputlayer X;
    AND X POLY;
}

RULE PO.EX.1 {
    CAPTION "Extension on OD (end-cap) >= 0.14 um";
    ENC OD POLY -lt "PO_EX_1" -abut -lt 89.5 -metric opposite -single_point -output region _EPTMPL264138;
    SELECT -inside -not PO.EX.1:_EPTMPL264138 LOGO;
}

RULE PO.EX.2 {
    CAPTION "OD extension on PO >= 0.115 um";
    ENC POLY OD -lt "PO_EX_2" -abut -lt 89.5 -single_point -output region _EPTMPL264140;
    SELECT -inside -not PO.EX.2:_EPTMPL264140 LOGO;
}

RULE PO.EX.3 {
    CAPTION "Extension on OD (end-cap) when the PO space to L-shape OD (in the same MOS) is < 0.1 um, and the channel width (W) is >= 0.15 um. >= 0.16 um";
    EDGE_LENGTH GATE_W -ge "PO_EX_3_W" -outputlayer A;
    EDGE_EXPAND A -inside_by "GRID" -extend_by "PO_EX_3" -outputlayer B;
    EDGE_EXPAND A -outside_by "GRID" -extend_by "PO_EX_3" -outputlayer C;
    EDGE_BOOLEAN -coincident_only -outside B C -outputlayer D;
    EXTE D OD -lt "PO_EX_3_S" -abut -lt 90 -metric opposite -output region -outputlayer E;
    EDGE_BOOLEAN -coincident_only -outside E FPO1 -outputlayer F;
    EDGE_EXPAND F -outside_by "GRID" -outputlayer G;
    EDGE_SELECT -coincident_only -outside GATE_L G -outputlayer H;
    EDGE_EXPAND H -outside_by "PO_EX_3" -outputlayer I;
    SELECT -interact I E -outputlayer J;
    NOT J POLY _EPTMPL264152;
    SELECT -inside -not PO.EX.3:_EPTMPL264152 LOGO;
}

RULE PO.L.1 {
    CAPTION "Maximum PO length between 2 contacts, as well as the length bewteen one contact and the end of PO gate, when the PO width  < 0.13 um (except RTMOM region) <= 25 um";
    AREA ILP1 -gt "PO_W_1 * PO_L_1" -outputlayer LONGP;
    SELECT -interact LONGP COPO -outputlayer X;
    SELECT -interact COPO X -outputlayer CHECK_COPO;
    SIZE CHECK_COPO -by "PO_L_1 / 2" -inside_of X -step "PO_S_1*0.7" -outputlayer A;
    SELECT -interact X A -gt 1 -outputlayer P2P;
    NOT P2P A -outputlayer BAD;
    EDGE_BOOLEAN -coincident_only -inside BAD POLY -outputlayer BAD_EDGE;
    INTE BAD_EDGE -lt "PO_L_1_W" -abut -lt 90 -output region -outputlayer ERR;
    SELECT -interact X ERR _EPTMPL264162;
    NOT PO.L.1:_EPTMPL264162 GATE -outputlayer X1;
    SELECT -interact CHECK_COPO X1 -outputlayer CHECK_COPO1;
    SIZE CHECK_COPO1 -by "PO_L_1 / 2" -inside_of X1 -step "PO_S_1*0.7" -outputlayer A1;
    SELECT -interact X1 A1 -gt 1 -outputlayer P2P1;
    NOT P2P1 A1 _EPTMPL264167;
    SELECT -interact PO.L.1:_EPTMPL264167 A1 -gt 1 -outputlayer BAD1;
    EDGE_BOOLEAN -coincident_only -inside BAD1 POLY -outputlayer BAD_EDGE1;
    INTE BAD_EDGE1 -lt "PO_L_1_W" -abut -lt 90 -output region -outputlayer ERR1;
    SELECT -interact X1 ERR1;
    EDGE_LENGTH GATE_L -lt "PO_L_1_W" _EPTMPL264172;
    SELECT -with_edge GATE PO.L.1:_EPTMPL264172 _EPTMPL264173;
    AND PO.L.1:_EPTMPL264173 X -outputlayer NARROW_GATE;
    SIZE A -by "PO_L_1 / 2" -inside_of X -step "PO_S_1*0.7" -outputlayer B;
    NOT NARROW_GATE B _EPTMPL264176;
    SELECT -inside -not PO.L.1:_EPTMPL264176 RTMOMDMY;
}

RULE PO.A.1 {
    CAPTION "Area >= 0.042 um2";
    AREA POLYs -lt "PO_A_1" _EPTMPL264178;
    SELECT -inside -not PO.A.1:_EPTMPL264178 SRAM_EXCLUDE;
}

RULE PO.A.1.1 {
    CAPTION "Area {PO not interacting with gate} >= 0.051 um2";
    SELECT -interact -not POLYs GATE -outputlayer POLY_NOT_GATE;
    AREA POLY_NOT_GATE -lt "PO_A_1_1" _EPTMPL264181;
    SELECT -inside -not PO.A.1.1:_EPTMPL264181 SRAM_EXCLUDE;
}

RULE PO.A.2 {
    CAPTION "Enclosed area >= 0.094 um2";
    HOLES POLY -inner -lt "PO_A_2pre" -outputlayer A;
    NOT A POLY -outputlayer B;
    AREA B -lt "PO_A_2";
}
OR ALL_OD ALL_POLY -outputlayer ALL_POD;
OR ODBLK POBLK _EPTMPL264187;
OR _EPTMPL264187 NWDMY _EPTMPL264188;
OR _EPTMPL264188 DEN_EXC -outputlayer PODEXC;
NOT ALL_POD PODEXC -outputlayer PODx;
NOT CHIP PODEXC -outputlayer CHIP_NOT_PODEXC;

RULE PO.DN.2 {
    CAPTION "{OD or DOD or PO or DPO } local density (minimun) over window 20um x 20um stepping 10um >= 0.1%";
    DENSITY ALL_POD CHIP -lt PO_DN_2 -window "PO_DN_2_W" -step "PO_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(ALL_POD)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN PODEXC _EPTMPL264193;
    WITH_WIDTH PO.DN.2:_EPTMPL264193 -ge "PO_DN_2_E" -outputlayer F;
    DENSITY F ALL_POD CHIP -lt PO_DN_2 -window "PO_DN_2_W" -step "PO_DN_2_S" -inside_of layer CHIPx -backup -print "PO.DN.2.density" -expr "  ! AREA(F)+AREA(ALL_POD)/AREA(CHIP)  ";
}
NOT ALL_POLY DEN_EXC -outputlayer POx;
NOT POi DEN_EXC -outputlayer PO_EXC;
NOT CHIP DEN_EXC -outputlayer CHIP_NOT_POEXC;
OR TCDDMY RFDMY _EPTMPL264199;
NOT POBLK _EPTMPL264199 -outputlayer CHECK_POBLK;
AND CHIP_NOT_POEXC CHECK_POBLK -outputlayer CHIP_POBLK;
AND POx CHECK_POBLK -outputlayer PO_POBLK;

RULE PO.DN.3 {
    CAPTION "PO density within POBLK expect {TCDDMY or RFDMY}>= 14%";
    DENSITY PO_POBLK CHIP_POBLK -lt PO_DN_3 -print "PO.DN.3.density" -expr "  AREA(PO_POBLK)/AREA(CHIP_POBLK)  " -outputlayer A;
    AND A CHECK_POBLK;
}

RULE PO.R.1 {
    CAPTION "GATE must be a rectangle orthogonal to grid. (Both bent GATE and Gate to have jog are not allowed)";
    RECT_CHK -not GATE -orthogonal_only _EPTMPL264205;
    SELECT -inside -not PO.R.1:_EPTMPL264205 LOGO;
}

RULE PO.R.4 {
    CAPTION "PO intersecting OD must form two or more diffusions except RTMOM region (RTMOMDMY, CAD layer: 155,21)";
    EDGE_BOOLEAN -inside GATE OD -outputlayer GATEW;
    SELECT -with_edge -not GATE GATEW -eq 2 -outputlayer X;
    INTE GATEW -lt "GRID" -abut -eq 90 -intersecting ONLY -output region -outputlayer A;
    SELECT -interact GATE A _EPTMPL264210;
    OR X PO.R.4:_EPTMPL264210 _EPTMPL264211;
    NOT PO.R.4:_EPTMPL264211 LOGO _EPTMPL264212;
    NOT PO.R.4:_EPTMPL264212 RTMOMDMY;
}

RULE PO.R.6 {
    CAPTION "H-gate forbidden with channel length (V) < 0.11 mm, PO center bar length (U) < 0.425 mm, all four H-legs length (X) > 0.065 mm, and all four H-legs width (Y) < 0.255 um.";
    CONVEX_EDGE POLY -angle1 -eq 270 -angle2 -eq 270 -outputlayer A1;
    EDGE_LENGTH A1 -ltge "PO_S_1" PO_R_6_U -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer B;
    EDGE_SELECT -coincident_only POLY B -outputlayer C;
    INTE POLY -lt "PO_R_6_V" -metric opposite -output positive1 -outputlayer D;
    EDGE_SELECT -coincident_only POLY D -outputlayer E;
    EDGE_BOOLEAN -coincident_only C E -outputlayer F;
    EDGE_EXPAND F -inside_by "PO_R_6_V/2" -outputlayer G;
    INTE G -legt "PO_R_6_V/2" PO_R_6_V -metric opposite -output positive1 -outputlayer H;
    EDGE_EXPAND H -inside_by "GRID" -extend_by "GRID" -outputlayer I;
    INTE POLY -lt "PO_R_6_W" -metric opposite -output positive1 -outputlayer J;
    EDGE_LENGTH J -gt "PO_R_6_X" -outputlayer K;
    EDGE_BOOLEAN -inside POLY OD -outputlayer L;
    EDGE_SELECT -coincident_only POLY L -outputlayer M;
    EDGE_BOOLEAN -coincident_only -not K M -outputlayer O;
    EDGE_EXPAND O -inside_by "GRID" -extend_by "GRID" -outputlayer P;
    EDGE_EXPAND O -inside_by "GRID" -extend_by -(2*GRID) -outputlayer Q;
    NOT P Q -outputlayer R;
    OR I R -outputlayer S;
    CONVEX_EDGE S -angle1 -eq 270 -angle2 -eq 270 -outputlayer T;
    EDGE_EXPAND T -inside_by "PO_R_6_V/2" -outputlayer U;
    INTE U -legt "PO_R_6_V/2" PO_R_6_V -metric opposite -output region -outputlayer V;
    COPY V;
}
AND POi ODi -outputlayer GATEi;
STAMP GATEi POu -outputlayer GATEu;
SELECT -interact NSDu POu -outputlayer NSDu_g;
SELECT -interact PSDu POu -outputlayer PSDu_g;

RULE DPO.W.1 {
    CAPTION "Width >= 0.4 um";
    INTE DPO -lt "DPO_W_1" -abut -lt 90 -single_point -output region;
}

RULE DPO.S.1 {
    CAPTION "Space >= 0.3 um";
    EXTE DPO -lt "DPO_S_1" -abut -lt 90 -single_point -output region;
}

RULE DPO.S.2 {
    CAPTION "Space to OD (Overlap is not allowed) >= 0.2 um";
    EXTE ODi DPO -lt "DPO_S_2" -abut -lt 90 -single_point -output region -inside_also;
}

RULE DPO.S.3 {
    CAPTION "Space to PO (Overlap is not allowed) >= 0.5 um";
    EXTE POi DPO -lt "DPO_S_3" -abut -lt 90 -single_point -output region -inside_also;
}

RULE DPO.S.5 {
    CAPTION "Space to FW (Overlap is not allowed) >= 1.2 um";
    EXTE FWi DPO -lt "DPO_S_5" -abut -lt 90 -single_point -output region;
    AND FWi DPO;
}

RULE DPO.S.6 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 1.2 um";
    EXTE LMARK_SOLID DPO -lt "DPO_S_6" -abut -lt 90 -single_point -output region;
    AND LMARK_SOLID DPO;
}

RULE DPO.S.6.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DPO -lt "DPO_S_6_1" -abut -lt 90 -single_point -output region;
    AND LSLOT DPO;
}

RULE DPO.S.8 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0 um";
    AND LOGO DPO;
}

RULE DPO.S.9 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 1.2 um";
    EXTE INDDMY DPO -lt "DPO_S_9" -abut -lt 90 -single_point -output region;
    AND INDDMY DPO;
}

RULE DPO.R.3 {
    CAPTION "Only square (or rectangular) and solid shapes are allowed. A 45-degree shape is not allowed";
    RECT_CHK -not DPO -orthogonal_only;
    HOLES DPO;
}
RECT_CHK TCDDMY -eq 12 -by -eq 12 -orthogonal_only -outputlayer Normal_TCD;
RECT_CHK TCDDMY -eq 9.245 -by -eq 9.245 -orthogonal_only -outputlayer Small_TCD;

RULE DTCD.W.1 {
    CAPTION "Width of TCDDMY  = 12 or 9.245";
    NOT TCDDMY Normal_TCD _EPTMPL264258;
    NOT DTCD.W.1:_EPTMPL264258 Small_TCD;
}

RULE DTCD.R.1 {
    CAPTION "TCDDMY should contain OD/PO/PP/NP/POBLK/ODBLK layer";
    SELECT -outside TCDDMY ODi;
    SELECT -outside TCDDMY POi;
    SELECT -outside Normal_TCD PPi;
    SELECT -outside TCDDMY NPi;
    SELECT -outside TCDDMY POBLK;
    SELECT -outside TCDDMY ODBLK;
}

RULE DTCD.R.2 {
    CAPTION "OD/PO/PP/NP/POBLK/ODBLK layout in the TCDDMY must exactly same as them in tsmc's utility.";
    SHRINK Normal_TCD -left 6.55 -bottom 11.43 -right "(12-11.55)" -top "(12-11.51)" -outputlayer 6_0_n_rec_1;
    SHRINK Normal_TCD -left 6.55 -bottom 11.24 -right "(12-11.55)" -top "(12-11.32)" -outputlayer 6_0_n_rec_2;
    SHRINK Normal_TCD -left 6.55 -bottom 11.05 -right "(12-11.55)" -top "(12-11.13)" -outputlayer 6_0_n_rec_3;
    SHRINK Normal_TCD -left 6.55 -bottom 10.86 -right "(12-11.55)" -top "(12-10.94)" -outputlayer 6_0_n_rec_4;
    SHRINK Normal_TCD -left 6.55 -bottom 10.67 -right "(12-11.55)" -top "(12-10.75)" -outputlayer 6_0_n_rec_5;
    SHRINK Normal_TCD -left 6.55 -bottom 10.48 -right "(12-11.55)" -top "(12-10.56)" -outputlayer 6_0_n_rec_6;
    SHRINK Normal_TCD -left 6.55 -bottom 10.29 -right "(12-11.55)" -top "(12-10.37)" -outputlayer 6_0_n_rec_7;
    SHRINK Normal_TCD -left 6.55 -bottom 10.1 -right "(12-11.55)" -top "(12-10.18)" -outputlayer 6_0_n_rec_8;
    SHRINK Normal_TCD -left 6.55 -bottom 9.91 -right "(12-11.55)" -top "(12-9.99)" -outputlayer 6_0_n_rec_9;
    SHRINK Normal_TCD -left 6.55 -bottom 9.72 -right "(12-11.55)" -top "(12-9.8)" -outputlayer 6_0_n_rec_10;
    SHRINK Normal_TCD -left 6.55 -bottom 9.34 -right "(12-11.55)" -top "(12-9.42)" -outputlayer 6_0_n_rec_11;
    SHRINK Normal_TCD -left 6.55 -bottom 9.15 -right "(12-11.55)" -top "(12-9.23)" -outputlayer 6_0_n_rec_12;
    SHRINK Normal_TCD -left 6.55 -bottom 8.77 -right "(12-11.55)" -top "(12-8.85)" -outputlayer 6_0_n_rec_13;
    SHRINK Normal_TCD -left 6.55 -bottom 8.58 -right "(12-11.55)" -top "(12-8.66)" -outputlayer 6_0_n_rec_14;
    SHRINK Normal_TCD -left 6.55 -bottom 8.39 -right "(12-11.55)" -top "(12-8.47)" -outputlayer 6_0_n_rec_15;
    SHRINK Normal_TCD -left 6.55 -bottom 8.2 -right "(12-11.55)" -top "(12-8.28)" -outputlayer 6_0_n_rec_16;
    SHRINK Normal_TCD -left 6.55 -bottom 8.01 -right "(12-11.55)" -top "(12-8.09)" -outputlayer 6_0_n_rec_17;
    SHRINK Normal_TCD -left 6.55 -bottom 7.82 -right "(12-11.55)" -top "(12-7.9)" -outputlayer 6_0_n_rec_18;
    SHRINK Normal_TCD -left 6.55 -bottom 7.63 -right "(12-11.55)" -top "(12-7.71)" -outputlayer 6_0_n_rec_19;
    SHRINK Normal_TCD -left 6.55 -bottom 7.44 -right "(12-11.55)" -top "(12-7.52)" -outputlayer 6_0_n_rec_20;
    SHRINK Normal_TCD -left 6.55 -bottom 7.25 -right "(12-11.55)" -top "(12-7.33)" -outputlayer 6_0_n_rec_21;
    SHRINK Normal_TCD -left 6.55 -bottom 7.06 -right "(12-11.55)" -top "(12-7.14)" -outputlayer 6_0_n_rec_22;
    SHRINK Normal_TCD -left 6.55 -bottom 6.87 -right "(12-11.55)" -top "(12-6.95)" -outputlayer 6_0_n_rec_23;
    SHRINK Normal_TCD -left 6.55 -bottom 6.68 -right "(12-11.55)" -top "(12-6.76)" -outputlayer 6_0_n_rec_24;
    SHRINK Normal_TCD -left 6.55 -bottom 6.49 -right "(12-11.55)" -top "(12-6.57)" -outputlayer 6_0_n_rec_25;
    SHRINK Normal_TCD -left 6.255 -bottom 0.5 -right "(12-11.255)" -top "(12-5.5)" -outputlayer 6_0_n_rec_26;
    SHRINK Normal_TCD -left 6.25 -bottom 8.96 -right "(12-11.85)" -top "(12-9.04)" -outputlayer 6_0_n_rec_27;
    SHRINK Normal_TCD -left 5.555 -bottom 10.01 -right "(12-5.995)" -top "(12-11.23)" -outputlayer 6_0_n_rec_28;
    SHRINK Normal_TCD -left 5.555 -bottom 6.77 -right "(12-5.995)" -top "(12-7.99)" -outputlayer 6_0_n_rec_29;
    SHRINK Normal_TCD -left 4.775 -bottom 10.01 -right "(12-5.215)" -top "(12-11.23)" -outputlayer 6_0_n_rec_30;
    SHRINK Normal_TCD -left 4.775 -bottom 9.17 -right "(12-5.995)" -top "(12-9.61)" -outputlayer 6_0_n_rec_31;
    SHRINK Normal_TCD -left 4.775 -bottom 8.39 -right "(12-5.995)" -top "(12-8.83)" -outputlayer 6_0_n_rec_32;
    SHRINK Normal_TCD -left 4.775 -bottom 6.77 -right "(12-5.215)" -top "(12-7.99)" -outputlayer 6_0_n_rec_33;
    SHRINK Normal_TCD -left 3.935 -bottom 10.01 -right "(12-4.375)" -top "(12-11.23)" -outputlayer 6_0_n_rec_34;
    SHRINK Normal_TCD -left 3.935 -bottom 6.77 -right "(12-4.375)" -top "(12-7.99)" -outputlayer 6_0_n_rec_35;
    SHRINK Normal_TCD -left 3.155 -bottom 10.01 -right "(12-3.595)" -top "(12-11.23)" -outputlayer 6_0_n_rec_36;
    SHRINK Normal_TCD -left 3.155 -bottom 9.17 -right "(12-4.375)" -top "(12-9.61)" -outputlayer 6_0_n_rec_37;
    SHRINK Normal_TCD -left 3.155 -bottom 8.39 -right "(12-4.375)" -top "(12-8.83)" -outputlayer 6_0_n_rec_38;
    SHRINK Normal_TCD -left 3.155 -bottom 6.77 -right "(12-3.595)" -top "(12-7.99)" -outputlayer 6_0_n_rec_39;
    SHRINK Normal_TCD -left 1.8 -bottom 6.3 -right "(12-2.8)" -top "(12-7.3)" -outputlayer 6_0_n_rec_40;
    SHRINK Normal_TCD -left 1.535 -bottom 9.17 -right "(12-2.755)" -top "(12-9.61)" -outputlayer 6_0_n_rec_41;
    SHRINK Normal_TCD -left 1.535 -bottom 8.39 -right "(12-2.755)" -top "(12-8.83)" -outputlayer 6_0_n_rec_42;
    SHRINK Normal_TCD -left 0.745 -bottom 0.5 -right "(12-5.745)" -top "(12-5.5)" -outputlayer 6_0_n_rec_43;
    SHRINK Normal_TCD -left 0.3 -bottom 7.8 -right "(12-1.3)" -top "(12-8.8)" -outputlayer 6_0_n_rec_44;
    SHRINK Normal_TCD -left 0.3 -bottom 6.3 -right "(12-1.3)" -top "(12-7.3)" -outputlayer 6_0_n_rec_45;
    SHRINK Normal_TCD -left 6.55 -bottom 9.53 -right "(12-11.55)" -top "(12-9.61)" -outputlayer 6_0_n_rec_46;
    SHRINK Normal_TCD -left 4.635 -bottom 7.35 -right "(12-6.135)" -top "(12-7.41)" -outputlayer 17_0_n_rec_1;
    SHRINK Normal_TCD -left 5.355 -bottom 6.63 -right "(12-5.415)" -top "(12-8.13)" -outputlayer 17_0_n_rec_2;
    SHRINK Normal_TCD -left 3.735 -bottom 6.63 -right "(12-3.795)" -top "(12-8.13)" -outputlayer 17_0_n_rec_3;
    SHRINK Normal_TCD -left 3.015 -bottom 7.35 -right "(12-4.515)" -top "(12-7.41)" -outputlayer 17_0_n_rec_4;
    SHRINK Normal_TCD -left 1.395 -bottom 8.97 -right "(12-2.895)" -top "(12-9.03)" -outputlayer 17_0_n_rec_5;
    SHRINK Normal_TCD -left 2.115 -bottom 8.25 -right "(12-2.175)" -top "(12-9.75)" -outputlayer 17_0_n_rec_6;
    SHRINK Normal_TCD -left 3.735 -bottom 8.25 -right "(12-3.795)" -top "(12-9.75)" -outputlayer 17_0_n_rec_7;
    SHRINK Normal_TCD -left 3.015 -bottom 8.97 -right "(12-4.515)" -top "(12-9.03)" -outputlayer 17_0_n_rec_8;
    SHRINK Normal_TCD -left 4.635 -bottom 8.97 -right "(12-6.135)" -top "(12-9.03)" -outputlayer 17_0_n_rec_9;
    SHRINK Normal_TCD -left 5.355 -bottom 8.25 -right "(12-5.415)" -top "(12-9.75)" -outputlayer 17_0_n_rec_10;
    SHRINK Normal_TCD -left 5.355 -bottom 9.87 -right "(12-5.415)" -top "(12-11.37)" -outputlayer 17_0_n_rec_11;
    SHRINK Normal_TCD -left 4.635 -bottom 10.59 -right "(12-6.135)" -top "(12-10.65)" -outputlayer 17_0_n_rec_12;
    SHRINK Normal_TCD -left 3.735 -bottom 9.87 -right "(12-3.795)" -top "(12-11.37)" -outputlayer 17_0_n_rec_13;
    SHRINK Normal_TCD -left 3.015 -bottom 10.59 -right "(12-4.515)" -top "(12-10.65)" -outputlayer 17_0_n_rec_14;
    SHRINK Normal_TCD -left 11.61 -bottom 0.25 -right "(12-11.7)" -top "(12-5.75)" -outputlayer 17_0_n_rec_15;
    SHRINK Normal_TCD -left 11.315 -bottom 0.25 -right "(12-11.405)" -top "(12-5.75)" -outputlayer 17_0_n_rec_16;
    SHRINK Normal_TCD -left 10.845 -bottom 0.25 -right "(12-10.905)" -top "(12-5.75)" -outputlayer 17_0_n_rec_17;
    SHRINK Normal_TCD -left 10.58 -bottom 0.25 -right "(12-10.64)" -top "(12-5.75)" -outputlayer 17_0_n_rec_18;
    SHRINK Normal_TCD -left 10.315 -bottom 0.25 -right "(12-10.375)" -top "(12-5.75)" -outputlayer 17_0_n_rec_19;
    SHRINK Normal_TCD -left 10.05 -bottom 0.25 -right "(12-10.11)" -top "(12-5.75)" -outputlayer 17_0_n_rec_20;
    SHRINK Normal_TCD -left 9.785 -bottom 0.25 -right "(12-9.845)" -top "(12-5.75)" -outputlayer 17_0_n_rec_21;
    SHRINK Normal_TCD -left 9.52 -bottom 0.25 -right "(12-9.58)" -top "(12-5.75)" -outputlayer 17_0_n_rec_22;
    SHRINK Normal_TCD -left 9.255 -bottom 0.25 -right "(12-9.315)" -top "(12-5.75)" -outputlayer 17_0_n_rec_23;
    SHRINK Normal_TCD -left 8.99 -bottom 0.25 -right "(12-9.05)" -top "(12-5.75)" -outputlayer 17_0_n_rec_24;
    SHRINK Normal_TCD -left 8.725 -bottom 0.15 -right "(12-8.785)" -top "(12-6)" -outputlayer 17_0_n_rec_25;
    SHRINK Normal_TCD -left 8.46 -bottom 0.25 -right "(12-8.52)" -top "(12-5.75)" -outputlayer 17_0_n_rec_26;
    SHRINK Normal_TCD -left 8.195 -bottom 0.25 -right "(12-8.255)" -top "(12-5.75)" -outputlayer 17_0_n_rec_27;
    SHRINK Normal_TCD -left 7.93 -bottom 0.25 -right "(12-7.99)" -top "(12-5.75)" -outputlayer 17_0_n_rec_28;
    SHRINK Normal_TCD -left 7.665 -bottom 0.25 -right "(12-7.725)" -top "(12-5.75)" -outputlayer 17_0_n_rec_29;
    SHRINK Normal_TCD -left 7.4 -bottom 0.25 -right "(12-7.46)" -top "(12-5.75)" -outputlayer 17_0_n_rec_30;
    SHRINK Normal_TCD -left 7.135 -bottom 0.25 -right "(12-7.195)" -top "(12-5.75)" -outputlayer 17_0_n_rec_31;
    SHRINK Normal_TCD -left 6.87 -bottom 0.25 -right "(12-6.93)" -top "(12-5.75)" -outputlayer 17_0_n_rec_32;
    SHRINK Normal_TCD -left 6.605 -bottom 0.25 -right "(12-6.665)" -top "(12-5.75)" -outputlayer 17_0_n_rec_33;
    SHRINK Normal_TCD -left 5.335 -bottom 0.25 -right "(12-5.395)" -top "(12-5.75)" -outputlayer 17_0_n_rec_34;
    SHRINK Normal_TCD -left 5.07 -bottom 0.25 -right "(12-5.13)" -top "(12-5.75)" -outputlayer 17_0_n_rec_35;
    SHRINK Normal_TCD -left 4.805 -bottom 0.25 -right "(12-4.865)" -top "(12-5.75)" -outputlayer 17_0_n_rec_36;
    SHRINK Normal_TCD -left 4.54 -bottom 0.25 -right "(12-4.6)" -top "(12-5.75)" -outputlayer 17_0_n_rec_37;
    SHRINK Normal_TCD -left 4.275 -bottom 0.25 -right "(12-4.335)" -top "(12-5.75)" -outputlayer 17_0_n_rec_38;
    SHRINK Normal_TCD -left 4.01 -bottom 0.25 -right "(12-4.07)" -top "(12-5.75)" -outputlayer 17_0_n_rec_39;
    SHRINK Normal_TCD -left 3.745 -bottom 0.25 -right "(12-3.805)" -top "(12-5.75)" -outputlayer 17_0_n_rec_40;
    SHRINK Normal_TCD -left 3.48 -bottom 0.25 -right "(12-3.54)" -top "(12-5.75)" -outputlayer 17_0_n_rec_41;
    SHRINK Normal_TCD -left 3.215 -bottom 0.15 -right "(12-3.275)" -top "(12-6)" -outputlayer 17_0_n_rec_42;
    SHRINK Normal_TCD -left 2.95 -bottom 0.25 -right "(12-3.01)" -top "(12-5.75)" -outputlayer 17_0_n_rec_43;
    SHRINK Normal_TCD -left 2.685 -bottom 0.25 -right "(12-2.745)" -top "(12-5.75)" -outputlayer 17_0_n_rec_44;
    SHRINK Normal_TCD -left 2.42 -bottom 0.25 -right "(12-2.48)" -top "(12-5.75)" -outputlayer 17_0_n_rec_45;
    SHRINK Normal_TCD -left 2.155 -bottom 0.25 -right "(12-2.215)" -top "(12-5.75)" -outputlayer 17_0_n_rec_46;
    SHRINK Normal_TCD -left 1.89 -bottom 0.25 -right "(12-1.95)" -top "(12-5.75)" -outputlayer 17_0_n_rec_47;
    SHRINK Normal_TCD -left 1.8 -bottom 10.7 -right "(12-2.8)" -top "(12-11.7)" -outputlayer 17_0_n_rec_48;
    SHRINK Normal_TCD -left 1.625 -bottom 0.25 -right "(12-1.685)" -top "(12-5.75)" -outputlayer 17_0_n_rec_49;
    SHRINK Normal_TCD -left 1.36 -bottom 0.25 -right "(12-1.42)" -top "(12-5.75)" -outputlayer 17_0_n_rec_50;
    SHRINK Normal_TCD -left 1.095 -bottom 0.25 -right "(12-1.155)" -top "(12-5.75)" -outputlayer 17_0_n_rec_51;
    SHRINK Normal_TCD -left 0.3 -bottom 10.7 -right "(12-1.3)" -top "(12-11.7)" -outputlayer 17_0_n_rec_52;
    SHRINK Normal_TCD -left 0.3 -bottom 9.2 -right "(12-1.3)" -top "(12-10.2)" -outputlayer 17_0_n_rec_53;
    SHRINK Normal_TCD -left 0.3 -bottom 0.25 -right "(12-0.595)" -top "(12-5.75)" -outputlayer 17_0_n_rec_54;
    SHRINK Normal_TCD -left 6 -bottom 0 -right "(12-12)" -top "(12-6)" -outputlayer 25_0_n_rec_1;
    SHRINK Normal_TCD -left 0 -bottom 0 -right "(12-6)" -top "(12-6)" -outputlayer 26_0_n_rec_1;
    SHRINK Normal_TCD -left 0 -bottom 6 -right "(12-12)" -top "(12-12)" -outputlayer 26_0_n_rec_2;
    SHRINK Normal_TCD -left 0 -bottom 0 -right "(12-12)" -top "(12-12)" -outputlayer 150_20_n_rec_1;
    SHRINK Normal_TCD -left 0 -bottom 0 -right "(12-12)" -top "(12-12)" -outputlayer 150_21_n_rec_1;
    COPY 150_20_n_rec_1 -outputlayer Normal_TCD_150_20;
    COPY 150_21_n_rec_1 -outputlayer Normal_TCD_150_21;
    OR 17_0_n_rec_1 17_0_n_rec_2 _EPTMPL264373;
    OR DTCD.R.2:_EPTMPL264373 17_0_n_rec_3 _EPTMPL264374;
    OR DTCD.R.2:_EPTMPL264374 17_0_n_rec_4 _EPTMPL264375;
    OR DTCD.R.2:_EPTMPL264375 17_0_n_rec_5 _EPTMPL264376;
    OR DTCD.R.2:_EPTMPL264376 17_0_n_rec_6 _EPTMPL264377;
    OR DTCD.R.2:_EPTMPL264377 17_0_n_rec_7 _EPTMPL264378;
    OR DTCD.R.2:_EPTMPL264378 17_0_n_rec_8 _EPTMPL264379;
    OR DTCD.R.2:_EPTMPL264379 17_0_n_rec_9 _EPTMPL264380;
    OR DTCD.R.2:_EPTMPL264380 17_0_n_rec_10 _EPTMPL264381;
    OR DTCD.R.2:_EPTMPL264381 17_0_n_rec_11 _EPTMPL264382;
    OR DTCD.R.2:_EPTMPL264382 17_0_n_rec_12 _EPTMPL264383;
    OR DTCD.R.2:_EPTMPL264383 17_0_n_rec_13 _EPTMPL264384;
    OR DTCD.R.2:_EPTMPL264384 17_0_n_rec_14 _EPTMPL264385;
    OR DTCD.R.2:_EPTMPL264385 17_0_n_rec_15 _EPTMPL264386;
    OR DTCD.R.2:_EPTMPL264386 17_0_n_rec_16 _EPTMPL264387;
    OR DTCD.R.2:_EPTMPL264387 17_0_n_rec_17 _EPTMPL264388;
    OR DTCD.R.2:_EPTMPL264388 17_0_n_rec_18 _EPTMPL264389;
    OR DTCD.R.2:_EPTMPL264389 17_0_n_rec_19 _EPTMPL264390;
    OR DTCD.R.2:_EPTMPL264390 17_0_n_rec_20 _EPTMPL264391;
    OR DTCD.R.2:_EPTMPL264391 17_0_n_rec_21 _EPTMPL264392;
    OR DTCD.R.2:_EPTMPL264392 17_0_n_rec_22 _EPTMPL264393;
    OR DTCD.R.2:_EPTMPL264393 17_0_n_rec_23 _EPTMPL264394;
    OR DTCD.R.2:_EPTMPL264394 17_0_n_rec_24 _EPTMPL264395;
    OR DTCD.R.2:_EPTMPL264395 17_0_n_rec_25 _EPTMPL264396;
    OR DTCD.R.2:_EPTMPL264396 17_0_n_rec_26 _EPTMPL264397;
    OR DTCD.R.2:_EPTMPL264397 17_0_n_rec_27 _EPTMPL264398;
    OR DTCD.R.2:_EPTMPL264398 17_0_n_rec_28 _EPTMPL264399;
    OR DTCD.R.2:_EPTMPL264399 17_0_n_rec_29 _EPTMPL264400;
    OR DTCD.R.2:_EPTMPL264400 17_0_n_rec_30 _EPTMPL264401;
    OR DTCD.R.2:_EPTMPL264401 17_0_n_rec_31 _EPTMPL264402;
    OR DTCD.R.2:_EPTMPL264402 17_0_n_rec_32 _EPTMPL264403;
    OR DTCD.R.2:_EPTMPL264403 17_0_n_rec_33 _EPTMPL264404;
    OR DTCD.R.2:_EPTMPL264404 17_0_n_rec_34 _EPTMPL264405;
    OR DTCD.R.2:_EPTMPL264405 17_0_n_rec_35 _EPTMPL264406;
    OR DTCD.R.2:_EPTMPL264406 17_0_n_rec_36 _EPTMPL264407;
    OR DTCD.R.2:_EPTMPL264407 17_0_n_rec_37 _EPTMPL264408;
    OR DTCD.R.2:_EPTMPL264408 17_0_n_rec_38 _EPTMPL264409;
    OR DTCD.R.2:_EPTMPL264409 17_0_n_rec_39 _EPTMPL264410;
    OR DTCD.R.2:_EPTMPL264410 17_0_n_rec_40 _EPTMPL264411;
    OR DTCD.R.2:_EPTMPL264411 17_0_n_rec_41 _EPTMPL264412;
    OR DTCD.R.2:_EPTMPL264412 17_0_n_rec_42 _EPTMPL264413;
    OR DTCD.R.2:_EPTMPL264413 17_0_n_rec_43 _EPTMPL264414;
    OR DTCD.R.2:_EPTMPL264414 17_0_n_rec_44 _EPTMPL264415;
    OR DTCD.R.2:_EPTMPL264415 17_0_n_rec_45 _EPTMPL264416;
    OR DTCD.R.2:_EPTMPL264416 17_0_n_rec_46 _EPTMPL264417;
    OR DTCD.R.2:_EPTMPL264417 17_0_n_rec_47 _EPTMPL264418;
    OR DTCD.R.2:_EPTMPL264418 17_0_n_rec_48 _EPTMPL264419;
    OR DTCD.R.2:_EPTMPL264419 17_0_n_rec_49 _EPTMPL264420;
    OR DTCD.R.2:_EPTMPL264420 17_0_n_rec_50 _EPTMPL264421;
    OR DTCD.R.2:_EPTMPL264421 17_0_n_rec_51 _EPTMPL264422;
    OR DTCD.R.2:_EPTMPL264422 17_0_n_rec_52 _EPTMPL264423;
    OR DTCD.R.2:_EPTMPL264423 17_0_n_rec_53 _EPTMPL264424;
    OR DTCD.R.2:_EPTMPL264424 17_0_n_rec_54 _EPTMPL264425;
    COPY DTCD.R.2:_EPTMPL264425 -outputlayer Normal_TCD_17_0;
    COPY 25_0_n_rec_1 -outputlayer Normal_TCD_25_0;
    OR 26_0_n_rec_1 26_0_n_rec_2 _EPTMPL264428;
    COPY DTCD.R.2:_EPTMPL264428 -outputlayer Normal_TCD_26_0;
    OR 6_0_n_rec_1 6_0_n_rec_2 _EPTMPL264430;
    OR DTCD.R.2:_EPTMPL264430 6_0_n_rec_3 _EPTMPL264431;
    OR DTCD.R.2:_EPTMPL264431 6_0_n_rec_4 _EPTMPL264432;
    OR DTCD.R.2:_EPTMPL264432 6_0_n_rec_5 _EPTMPL264433;
    OR DTCD.R.2:_EPTMPL264433 6_0_n_rec_6 _EPTMPL264434;
    OR DTCD.R.2:_EPTMPL264434 6_0_n_rec_7 _EPTMPL264435;
    OR DTCD.R.2:_EPTMPL264435 6_0_n_rec_8 _EPTMPL264436;
    OR DTCD.R.2:_EPTMPL264436 6_0_n_rec_9 _EPTMPL264437;
    OR DTCD.R.2:_EPTMPL264437 6_0_n_rec_10 _EPTMPL264438;
    OR DTCD.R.2:_EPTMPL264438 6_0_n_rec_11 _EPTMPL264439;
    OR DTCD.R.2:_EPTMPL264439 6_0_n_rec_12 _EPTMPL264440;
    OR DTCD.R.2:_EPTMPL264440 6_0_n_rec_13 _EPTMPL264441;
    OR DTCD.R.2:_EPTMPL264441 6_0_n_rec_14 _EPTMPL264442;
    OR DTCD.R.2:_EPTMPL264442 6_0_n_rec_15 _EPTMPL264443;
    OR DTCD.R.2:_EPTMPL264443 6_0_n_rec_16 _EPTMPL264444;
    OR DTCD.R.2:_EPTMPL264444 6_0_n_rec_17 _EPTMPL264445;
    OR DTCD.R.2:_EPTMPL264445 6_0_n_rec_18 _EPTMPL264446;
    OR DTCD.R.2:_EPTMPL264446 6_0_n_rec_19 _EPTMPL264447;
    OR DTCD.R.2:_EPTMPL264447 6_0_n_rec_20 _EPTMPL264448;
    OR DTCD.R.2:_EPTMPL264448 6_0_n_rec_21 _EPTMPL264449;
    OR DTCD.R.2:_EPTMPL264449 6_0_n_rec_22 _EPTMPL264450;
    OR DTCD.R.2:_EPTMPL264450 6_0_n_rec_23 _EPTMPL264451;
    OR DTCD.R.2:_EPTMPL264451 6_0_n_rec_24 _EPTMPL264452;
    OR DTCD.R.2:_EPTMPL264452 6_0_n_rec_25 _EPTMPL264453;
    OR DTCD.R.2:_EPTMPL264453 6_0_n_rec_26 _EPTMPL264454;
    OR DTCD.R.2:_EPTMPL264454 6_0_n_rec_27 _EPTMPL264455;
    OR DTCD.R.2:_EPTMPL264455 6_0_n_rec_28 _EPTMPL264456;
    OR DTCD.R.2:_EPTMPL264456 6_0_n_rec_29 _EPTMPL264457;
    OR DTCD.R.2:_EPTMPL264457 6_0_n_rec_30 _EPTMPL264458;
    OR DTCD.R.2:_EPTMPL264458 6_0_n_rec_31 _EPTMPL264459;
    OR DTCD.R.2:_EPTMPL264459 6_0_n_rec_32 _EPTMPL264460;
    OR DTCD.R.2:_EPTMPL264460 6_0_n_rec_33 _EPTMPL264461;
    OR DTCD.R.2:_EPTMPL264461 6_0_n_rec_34 _EPTMPL264462;
    OR DTCD.R.2:_EPTMPL264462 6_0_n_rec_35 _EPTMPL264463;
    OR DTCD.R.2:_EPTMPL264463 6_0_n_rec_36 _EPTMPL264464;
    OR DTCD.R.2:_EPTMPL264464 6_0_n_rec_37 _EPTMPL264465;
    OR DTCD.R.2:_EPTMPL264465 6_0_n_rec_38 _EPTMPL264466;
    OR DTCD.R.2:_EPTMPL264466 6_0_n_rec_39 _EPTMPL264467;
    OR DTCD.R.2:_EPTMPL264467 6_0_n_rec_40 _EPTMPL264468;
    OR DTCD.R.2:_EPTMPL264468 6_0_n_rec_41 _EPTMPL264469;
    OR DTCD.R.2:_EPTMPL264469 6_0_n_rec_42 _EPTMPL264470;
    OR DTCD.R.2:_EPTMPL264470 6_0_n_rec_43 _EPTMPL264471;
    OR DTCD.R.2:_EPTMPL264471 6_0_n_rec_44 _EPTMPL264472;
    OR DTCD.R.2:_EPTMPL264472 6_0_n_rec_45 _EPTMPL264473;
    OR DTCD.R.2:_EPTMPL264473 6_0_n_rec_46 _EPTMPL264474;
    COPY DTCD.R.2:_EPTMPL264474 -outputlayer Normal_TCD_6_0;
    AND ODi Normal_TCD -outputlayer Normal_TCD_OD;
    AND POi Normal_TCD -outputlayer Normal_TCD_PO;
    AND PPi Normal_TCD -outputlayer Normal_TCD_PP;
    AND NPi Normal_TCD -outputlayer Normal_TCD_NP;
    AND ODBLK Normal_TCD -outputlayer Normal_TCD_ODBLK;
    AND POBLK Normal_TCD -outputlayer Normal_TCD_POBLK;
    XOR Normal_TCD_OD Normal_TCD_6_0;
    XOR Normal_TCD_PO Normal_TCD_17_0;
    XOR Normal_TCD_PP Normal_TCD_25_0;
    XOR Normal_TCD_NP Normal_TCD_26_0;
    XOR Normal_TCD_ODBLK Normal_TCD_150_20;
    XOR Normal_TCD_POBLK Normal_TCD_150_21;
    SHRINK Small_TCD -left 6.585 -bottom 5.035 -right "(9.245-7.805)" -top "(9.245-5.475)" -outputlayer 6_0_s_rec_1;
    SHRINK Small_TCD -left 6.585 -bottom 4.255 -right "(9.245-7.805)" -top "(9.245-4.695)" -outputlayer 6_0_s_rec_2;
    SHRINK Small_TCD -left 6.585 -bottom 3.415 -right "(9.245-7.805)" -top "(9.245-3.855)" -outputlayer 6_0_s_rec_3;
    SHRINK Small_TCD -left 6.585 -bottom 2.635 -right "(9.245-7.805)" -top "(9.245-3.075)" -outputlayer 6_0_s_rec_4;
    SHRINK Small_TCD -left 6.585 -bottom 1.795 -right "(9.245-7.805)" -top "(9.245-2.235)" -outputlayer 6_0_s_rec_5;
    SHRINK Small_TCD -left 6.585 -bottom 1.015 -right "(9.245-7.805)" -top "(9.245-1.455)" -outputlayer 6_0_s_rec_6;
    SHRINK Small_TCD -left 0.745 -bottom 0.745 -right "(9.245-5.745)" -top "(9.245-5.745)" -outputlayer 6_0_s_rec_7;
    SHRINK Small_TCD -left 7.165 -bottom 0.875 -right "(9.245-7.225)" -top "(9.245-2.375)" -outputlayer 17_0_s_rec_1;
    SHRINK Small_TCD -left 6.445 -bottom 1.595 -right "(9.245-7.945)" -top "(9.245-1.655)" -outputlayer 17_0_s_rec_2;
    SHRINK Small_TCD -left 6.445 -bottom 3.215 -right "(9.245-7.945)" -top "(9.245-3.275)" -outputlayer 17_0_s_rec_3;
    SHRINK Small_TCD -left 7.165 -bottom 2.495 -right "(9.245-7.225)" -top "(9.245-3.995)" -outputlayer 17_0_s_rec_4;
    SHRINK Small_TCD -left 7.165 -bottom 4.115 -right "(9.245-7.225)" -top "(9.245-5.615)" -outputlayer 17_0_s_rec_5;
    SHRINK Small_TCD -left 6.445 -bottom 4.835 -right "(9.245-7.945)" -top "(9.245-4.895)" -outputlayer 17_0_s_rec_6;
    SHRINK Small_TCD -left 7.945 -bottom 7.945 -right "(9.245-8.945)" -top "(9.245-8.945)" -outputlayer 17_0_s_rec_7;
    SHRINK Small_TCD -left 7.945 -bottom 6.445 -right "(9.245-8.945)" -top "(9.245-7.445)" -outputlayer 17_0_s_rec_8;
    SHRINK Small_TCD -left 6.445 -bottom 6.445 -right "(9.245-7.445)" -top "(9.245-7.445)" -outputlayer 17_0_s_rec_9;
    SHRINK Small_TCD -left 5.895 -bottom 0.495 -right "(9.245-6.19)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_10;
    SHRINK Small_TCD -left 5.335 -bottom 0.495 -right "(9.245-5.395)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_11;
    SHRINK Small_TCD -left 5.07 -bottom 0.495 -right "(9.245-5.13)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_12;
    SHRINK Small_TCD -left 4.805 -bottom 0.495 -right "(9.245-4.865)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_13;
    SHRINK Small_TCD -left 4.54 -bottom 0.495 -right "(9.245-4.6)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_14;
    SHRINK Small_TCD -left 4.275 -bottom 0.495 -right "(9.245-4.335)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_15;
    SHRINK Small_TCD -left 4.01 -bottom 0.495 -right "(9.245-4.07)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_16;
    SHRINK Small_TCD -left 3.745 -bottom 0.495 -right "(9.245-3.805)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_17;
    SHRINK Small_TCD -left 3.48 -bottom 0.495 -right "(9.245-3.54)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_18;
    SHRINK Small_TCD -left 3.215 -bottom 0.245 -right "(9.245-3.275)" -top "(9.245-6.245)" -outputlayer 17_0_s_rec_19;
    SHRINK Small_TCD -left 2.95 -bottom 0.495 -right "(9.245-3.01)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_20;
    SHRINK Small_TCD -left 2.685 -bottom 0.495 -right "(9.245-2.745)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_21;
    SHRINK Small_TCD -left 2.42 -bottom 0.495 -right "(9.245-2.48)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_22;
    SHRINK Small_TCD -left 2.155 -bottom 0.495 -right "(9.245-2.215)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_23;
    SHRINK Small_TCD -left 1.89 -bottom 0.495 -right "(9.245-1.95)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_24;
    SHRINK Small_TCD -left 1.625 -bottom 0.495 -right "(9.245-1.685)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_25;
    SHRINK Small_TCD -left 1.36 -bottom 0.495 -right "(9.245-1.42)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_26;
    SHRINK Small_TCD -left 1.095 -bottom 0.495 -right "(9.245-1.155)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_27;
    SHRINK Small_TCD -left 0.3 -bottom 0.495 -right "(9.245-0.595)" -top "(9.245-5.995)" -outputlayer 17_0_s_rec_28;
    SHRINK Small_TCD -left 0 -bottom 0 -right "(9.245-9.245)" -top "(9.245-9.245)" -outputlayer 26_0_s_rec_1;
    SHRINK Small_TCD -left 0 -bottom 0 -right "(9.245-9.245)" -top "(9.245-9.245)" -outputlayer 150_20_s_rec_1;
    SHRINK Small_TCD -left 0 -bottom 0 -right "(9.245-9.245)" -top "(9.245-9.245)" -outputlayer 150_21_s_rec_1;
    COPY 150_20_s_rec_1 -outputlayer Small_TCD_150_20;
    COPY 150_21_s_rec_1 -outputlayer Small_TCD_150_21;
    OR 17_0_s_rec_1 17_0_s_rec_2 _EPTMPL264528;
    OR DTCD.R.2:_EPTMPL264528 17_0_s_rec_3 _EPTMPL264529;
    OR DTCD.R.2:_EPTMPL264529 17_0_s_rec_4 _EPTMPL264530;
    OR DTCD.R.2:_EPTMPL264530 17_0_s_rec_5 _EPTMPL264531;
    OR DTCD.R.2:_EPTMPL264531 17_0_s_rec_6 _EPTMPL264532;
    OR DTCD.R.2:_EPTMPL264532 17_0_s_rec_7 _EPTMPL264533;
    OR DTCD.R.2:_EPTMPL264533 17_0_s_rec_8 _EPTMPL264534;
    OR DTCD.R.2:_EPTMPL264534 17_0_s_rec_9 _EPTMPL264535;
    OR DTCD.R.2:_EPTMPL264535 17_0_s_rec_10 _EPTMPL264536;
    OR DTCD.R.2:_EPTMPL264536 17_0_s_rec_11 _EPTMPL264537;
    OR DTCD.R.2:_EPTMPL264537 17_0_s_rec_12 _EPTMPL264538;
    OR DTCD.R.2:_EPTMPL264538 17_0_s_rec_13 _EPTMPL264539;
    OR DTCD.R.2:_EPTMPL264539 17_0_s_rec_14 _EPTMPL264540;
    OR DTCD.R.2:_EPTMPL264540 17_0_s_rec_15 _EPTMPL264541;
    OR DTCD.R.2:_EPTMPL264541 17_0_s_rec_16 _EPTMPL264542;
    OR DTCD.R.2:_EPTMPL264542 17_0_s_rec_17 _EPTMPL264543;
    OR DTCD.R.2:_EPTMPL264543 17_0_s_rec_18 _EPTMPL264544;
    OR DTCD.R.2:_EPTMPL264544 17_0_s_rec_19 _EPTMPL264545;
    OR DTCD.R.2:_EPTMPL264545 17_0_s_rec_20 _EPTMPL264546;
    OR DTCD.R.2:_EPTMPL264546 17_0_s_rec_21 _EPTMPL264547;
    OR DTCD.R.2:_EPTMPL264547 17_0_s_rec_22 _EPTMPL264548;
    OR DTCD.R.2:_EPTMPL264548 17_0_s_rec_23 _EPTMPL264549;
    OR DTCD.R.2:_EPTMPL264549 17_0_s_rec_24 _EPTMPL264550;
    OR DTCD.R.2:_EPTMPL264550 17_0_s_rec_25 _EPTMPL264551;
    OR DTCD.R.2:_EPTMPL264551 17_0_s_rec_26 _EPTMPL264552;
    OR DTCD.R.2:_EPTMPL264552 17_0_s_rec_27 _EPTMPL264553;
    OR DTCD.R.2:_EPTMPL264553 17_0_s_rec_28 _EPTMPL264554;
    COPY DTCD.R.2:_EPTMPL264554 -outputlayer Small_TCD_17_0;
    COPY 26_0_s_rec_1 -outputlayer Small_TCD_26_0;
    OR 6_0_s_rec_1 6_0_s_rec_2 _EPTMPL264557;
    OR DTCD.R.2:_EPTMPL264557 6_0_s_rec_3 _EPTMPL264558;
    OR DTCD.R.2:_EPTMPL264558 6_0_s_rec_4 _EPTMPL264559;
    OR DTCD.R.2:_EPTMPL264559 6_0_s_rec_5 _EPTMPL264560;
    OR DTCD.R.2:_EPTMPL264560 6_0_s_rec_6 _EPTMPL264561;
    OR DTCD.R.2:_EPTMPL264561 6_0_s_rec_7 _EPTMPL264562;
    COPY DTCD.R.2:_EPTMPL264562 -outputlayer Small_TCD_6_0;
    AND ODi Small_TCD -outputlayer Small_TCD_OD;
    AND POi Small_TCD -outputlayer Small_TCD_PO;
    AND NPi Small_TCD -outputlayer Small_TCD_NP;
    AND ODBLK Small_TCD -outputlayer Small_TCD_ODBLK;
    AND POBLK Small_TCD -outputlayer Small_TCD_POBLK;
    XOR Small_TCD_OD Small_TCD_6_0;
    XOR Small_TCD_PO Small_TCD_17_0;
    XOR Small_TCD_NP Small_TCD_26_0;
    XOR Small_TCD_ODBLK Small_TCD_150_20;
    XOR Small_TCD_POBLK Small_TCD_150_21;
}

RULE DTCD.R.3 {
    CAPTION "TCDDMY overlap of DOD, DPO, NW, OD2, DCO, NT_N, POFUSE, RPO, RH, VAR, mVTL, VTH_P, VTH_N, VTL_P, VTL_N, SRM, SRAMDMY, FW, LMARK, INDDMY, LOGO, or MOMDMY is not allowed.";
    AND TCDDMY DOD;
    AND TCDDMY DPO;
    AND TCDDMY NWi;
    AND TCDDMY OD2i;
    AND TCDDMY DCOi;
    AND TCDDMY NT_Ni;
    AND TCDDMY POFUSE;
    AND TCDDMY RPOi;
    AND TCDDMY RH;
    AND TCDDMY VARi;
    AND TCDDMY mVTLi;
    AND TCDDMY VTH_Pi;
    AND TCDDMY VTH_Ni;
    AND TCDDMY VTL_Pi;
    AND TCDDMY VTL_Ni;
    AND TCDDMY SRM;
    AND TCDDMY FWi;
    AND TCDDMY SRAMDMY;
    AND TCDDMY LMARK;
    AND TCDDMY INDDMY;
    AND TCDDMY LOGO;
    AND TCDDMY MOMDMY_ALL;
}

RULE VTH_N.W.1 {
    CAPTION "Min. dimension of VTH_N (except Point touch of vertex [Width >= 0.4 um])>= 0.18 um.";
    INTE VTHNs -lt "VTH_N_W_1" -abut -lt 90 -output region _EPTMPL264596;
    SELECT -inside -not VTH_N.W.1:_EPTMPL264596 SRAM_EXCLUDE;
}
EXTE VTHNs -lt "VTH_N_S_1" -single_point -intersecting ONLY -output region -outputlayer VTHN_P;

RULE VTH_N.S.1 {
    CAPTION "Min. space between two VTH_N  (except Point touch of vertex [Width >= 0.4 um]) >= 0.18 um.";
    EXTE VTHNs -lt "VTH_N_S_1" -abut -lt 90 -output region -single_point -outputlayer X;
    NOT X VTHN_P _EPTMPL264600;
    SELECT -interact X VTH_N.S.1:_EPTMPL264600 _EPTMPL264601;
    SELECT -inside -not VTH_N.S.1:_EPTMPL264601 SRAM_EXCLUDE;
    EXTE VTHNs -lt "GRID" -single_point -intersecting ONLY -output region -outputlayer A;
    SIZE A -by "GRID" _EPTMPL264604;
    AND VTH_N.S.1:_EPTMPL264604 VTHNs -outputlayer B;
    SIZE VTHNs -by "(VTH_N_S_1_W - 0.002) / 2" -underover -truncate "(VTH_N_S_1_W - 0.002)/2" _EPTMPL264606;
    AND VTH_N.S.1:_EPTMPL264606 VTHNs -outputlayer C;
    NOT B C;
}

RULE VTH_N.S.2__VTH_N.S.2.1 {
    CAPTION "Space to gate in PO endcap direction >= 0.16";
    CAPTION "Space to gate in S/D direction >= 0.185";
    SELECT -interact -not GATE VTHN -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer X;
    EDGE_EXPAND X -outside_by "(VTH_N_S_2_1 - VTH_N_S_2)" _EPTMPL264611;
    OR VTH_N.S.2__VTH_N.S.2.1:_EPTMPL264611 A -outputlayer B;
    SIZE B -by "VTH_N_S_2" -outputlayer C;
    AND VTHN C;
}

RULE VTH_N.S.3 {
    CAPTION "Min. clearance from VTH_N to OD resistor >= 0.22 um";
    EXTE VTHN ODRES -lt "VTH_N_S_3" -abut -lt 90 -single_point;
    AND VTHN ODRES;
}

RULE VTH_N.EN.1__VTH_N.EN.2 {
    CAPTION "Enclosure of gate in S/D direction >= 0.185";
    CAPTION "Enclosure of gate in PO endcap direction >= 0.16";
    SELECT -interact GATE VTHN -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer X;
    EDGE_EXPAND X -outside_by "(VTH_N_EN_1 - VTH_N_EN_2)" _EPTMPL264619;
    OR VTH_N.EN.1__VTH_N.EN.2:_EPTMPL264619 A -outputlayer B;
    SIZE B -by "VTH_N_EN_2" -outputlayer C;
    NOT C VTHN;
}

RULE VTH_N.A.1 {
    CAPTION "Min. VTH_N area >= 0.27 um";
    AREA VTHNs -lt "VTH_N_A_1" _EPTMPL264623;
    SELECT -inside -not VTH_N.A.1:_EPTMPL264623 SRAM_EXCLUDE;
}

RULE VTH_N.A.2 {
    CAPTION "Min. area of an enclosed VTH_N >= 0.27 um";
    HOLES VTHN -inner -lt "VTH_N_A_2pre" -outputlayer A;
    NOT A VTHN -outputlayer B;
    AREA B -lt "VTH_N_A_2";
}

RULE VTH_N.R.1 {
    CAPTION "Overlap PACT, VTLN, NT_N or OD2 is not allowed";
    AND VTHN OD2;
    AND VTHN NTN;
    AND VTHN PACT;
    AND VTHN VTLN;
}

RULE VTH_P.W.1 {
    CAPTION "Min. dimension of VTH_P (except Point touch of vertex [Width >= 0.4 um])>= 0.18 um.";
    INTE VTHPs -lt "VTH_P_W_1" -abut -lt 90 -output region _EPTMPL264632;
    SELECT -inside -not VTH_P.W.1:_EPTMPL264632 SRAM_EXCLUDE;
}
EXTE VTHPs -lt "VTH_P_S_1" -single_point -intersecting ONLY -output region -outputlayer VTHP_P;

RULE VTH_P.S.1 {
    CAPTION "Min. space between two VTH_P  (except Point touch of vertex [Width >= 0.4 um]) >= 0.18 um.";
    EXTE VTHPs -lt "VTH_P_S_1" -abut -lt 90 -output region -single_point -outputlayer X;
    NOT X VTHP_P _EPTMPL264636;
    SELECT -interact X VTH_P.S.1:_EPTMPL264636 _EPTMPL264637;
    SELECT -inside -not VTH_P.S.1:_EPTMPL264637 SRAM_EXCLUDE;
    EXTE VTHPs -lt "GRID" -single_point -intersecting ONLY -output region -outputlayer A;
    SIZE A -by "GRID" _EPTMPL264640;
    AND VTH_P.S.1:_EPTMPL264640 VTHPs -outputlayer B;
    SIZE VTHPs -by "(VTH_P_S_1_W - 0.002) / 2" -underover -truncate "(VTH_P_S_1_W - 0.002)/2" _EPTMPL264642;
    AND VTH_P.S.1:_EPTMPL264642 VTHPs -outputlayer C;
    NOT B C;
}

RULE VTH_P.S.2__VTH_P.S.2.1 {
    CAPTION "Space to gate in PO endcap direction >= 0.16";
    CAPTION "Space to gate in S/D direction >= 0.185";
    SELECT -interact -not GATE VTHP -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer X;
    EDGE_EXPAND X -outside_by "(VTH_P_S_2_1 - VTH_P_S_2)" _EPTMPL264647;
    OR VTH_P.S.2__VTH_P.S.2.1:_EPTMPL264647 A -outputlayer B;
    SIZE B -by "VTH_P_S_2" -outputlayer C;
    AND VTHP C;
}

RULE VTH_P.S.3 {
    CAPTION "Min. clearance from VTH_P to OD resistor >= 0.22 um";
    EXTE VTHP ODRES -lt "VTH_P_S_3" -abut -lt 90 -single_point;
    AND VTHP ODRES;
}

RULE VTH_P.EN.1__VTH_P.EN.2 {
    CAPTION "Enclosure of gate in S/D direction >= 0.185";
    CAPTION "Enclosure of gate in PO endcap direction >= 0.16";
    SELECT -interact GATE VTHP -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer X;
    EDGE_EXPAND X -outside_by "(VTH_P_EN_1 - VTH_P_EN_2)" _EPTMPL264655;
    OR VTH_P.EN.1__VTH_P.EN.2:_EPTMPL264655 A -outputlayer B;
    SIZE B -by "VTH_P_EN_2" -outputlayer C;
    NOT C VTHP;
}

RULE VTH_P.A.1 {
    CAPTION "Min. VTH_P area >= 0.27 um";
    AREA VTHPs -lt "VTH_P_A_1" _EPTMPL264659;
    SELECT -inside -not VTH_P.A.1:_EPTMPL264659 SRAM_EXCLUDE;
}

RULE VTH_P.A.2 {
    CAPTION "Min. area of an enclosed VTH_P >= 0.27 um";
    HOLES VTHP -inner -lt "VTH_P_A_2pre" -outputlayer A;
    NOT A VTHP -outputlayer B;
    AREA B -lt "VTH_P_A_2";
}

RULE VTH_P.R.1 {
    CAPTION "Overlap NACT, VTLP, NT_N or OD2 is not allowed";
    AND VTHP OD2;
    AND VTHP NTN;
    AND VTHP NACT;
    AND VTHP VTLP;
}

RULE VTL_N.W.1 {
    CAPTION "Min. dimension of VTL_N (except Point touch of vertex [Width >= 0.4 um])>= 0.18 um.";
    INTE VTLNs -lt "VTL_N_W_1" -abut -lt 90 -output region _EPTMPL264668;
    SELECT -inside -not VTL_N.W.1:_EPTMPL264668 SRAM_EXCLUDE;
}
EXTE VTLNs -lt "VTL_N_S_1" -single_point -intersecting ONLY -output region -outputlayer VTLN_P;

RULE VTL_N.S.1 {
    CAPTION "Min. space between two VTL_N  (except Point touch of vertex [Width >= 0.4 um]) >= 0.18 um.";
    EXTE VTLNs -lt "VTL_N_S_1" -abut -lt 90 -output region -single_point -outputlayer X;
    NOT X VTLN_P _EPTMPL264672;
    SELECT -interact X VTL_N.S.1:_EPTMPL264672 _EPTMPL264673;
    SELECT -inside -not VTL_N.S.1:_EPTMPL264673 SRAM_EXCLUDE;
    EXTE VTLNs -lt "GRID" -single_point -intersecting ONLY -output region -outputlayer A;
    SIZE A -by "GRID" _EPTMPL264676;
    AND VTL_N.S.1:_EPTMPL264676 VTLNs -outputlayer B;
    SIZE VTLNs -by "(VTL_N_S_1_W - 0.002) / 2" -underover -truncate "(VTL_N_S_1_W - 0.002)/2" _EPTMPL264678;
    AND VTL_N.S.1:_EPTMPL264678 VTLNs -outputlayer C;
    NOT B C;
}

RULE VTL_N.S.2__VTL_N.S.2.1 {
    CAPTION "Space to gate in PO endcap direction >= 0.16";
    CAPTION "Space to gate in S/D direction >= 0.185";
    SELECT -interact -not GATE VTLN -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer X;
    EDGE_EXPAND X -outside_by "(VTL_N_S_2_1 - VTL_N_S_2)" _EPTMPL264683;
    OR VTL_N.S.2__VTL_N.S.2.1:_EPTMPL264683 A -outputlayer B;
    SIZE B -by "VTL_N_S_2" -outputlayer C;
    AND VTLN C;
}

RULE VTL_N.S.3 {
    CAPTION "Min. clearance from VTL_N to OD resistor >= 0.22 um";
    EXTE VTLN ODRES -lt "VTL_N_S_3" -abut -lt 90 -single_point;
    AND VTLN ODRES;
}

RULE VTL_N.EN.1__VTL_N.EN.2 {
    CAPTION "Enclosure of gate in S/D direction >= 0.185";
    CAPTION "Enclosure of gate in PO endcap direction >= 0.16";
    SELECT -interact GATE VTLN -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer X;
    EDGE_EXPAND X -outside_by "(VTL_N_EN_1 - VTL_N_EN_2)" _EPTMPL264691;
    OR VTL_N.EN.1__VTL_N.EN.2:_EPTMPL264691 A -outputlayer B;
    SIZE B -by "VTL_N_EN_2" -outputlayer C;
    NOT C VTLN;
}

RULE VTL_N.A.1 {
    CAPTION "Min. VTL_N area >= 0.27 um";
    AREA VTLNs -lt "VTL_N_A_1" _EPTMPL264695;
    SELECT -inside -not VTL_N.A.1:_EPTMPL264695 SRAM_EXCLUDE;
}

RULE VTL_N.A.2 {
    CAPTION "Min. area of an enclosed VTL_N >= 0.27 um";
    HOLES VTLN -inner -lt "VTL_N_A_2pre" -outputlayer A;
    NOT A VTLN -outputlayer B;
    AREA B -lt "VTL_N_A_2";
}

RULE VTL_N.R.1 {
    CAPTION "Overlap PACT, VTHN, NT_N or OD2 is not allowed";
    AND VTLN OD2;
    AND VTLN NTN;
    AND VTLN PACT;
    AND VTLN VTHN;
}

RULE VTL_P.W.1 {
    CAPTION "Min. dimension of VTL_P (except Point touch of vertex [Width >= 0.4 um])>= 0.18 um.";
    INTE VTLPs -lt "VTL_P_W_1" -abut -lt 90 -output region _EPTMPL264704;
    SELECT -inside -not VTL_P.W.1:_EPTMPL264704 SRAM_EXCLUDE;
}
EXTE VTLPs -lt "VTL_P_S_1" -single_point -intersecting ONLY -output region -outputlayer VTLP_P;

RULE VTL_P.S.1 {
    CAPTION "Min. space between two VTL_P  (except Point touch of vertex [Width >= 0.4 um]) >= 0.18 um.";
    EXTE VTLPs -lt "VTL_P_S_1" -abut -lt 90 -output region -single_point -outputlayer X;
    NOT X VTLP_P _EPTMPL264708;
    SELECT -interact X VTL_P.S.1:_EPTMPL264708 _EPTMPL264709;
    SELECT -inside -not VTL_P.S.1:_EPTMPL264709 SRAM_EXCLUDE;
    EXTE VTLPs -lt "GRID" -single_point -intersecting ONLY -output region -outputlayer A;
    SIZE A -by "GRID" _EPTMPL264712;
    AND VTL_P.S.1:_EPTMPL264712 VTLPs -outputlayer B;
    SIZE VTLPs -by "(VTL_P_S_1_W - 0.002) / 2" -underover -truncate "(VTL_P_S_1_W - 0.002)/2" _EPTMPL264714;
    AND VTL_P.S.1:_EPTMPL264714 VTLPs -outputlayer C;
    NOT B C;
}

RULE VTL_P.S.2__VTL_P.S.2.1 {
    CAPTION "Space to gate in PO endcap direction >= 0.16";
    CAPTION "Space to gate in S/D direction >= 0.185";
    SELECT -interact -not GATE VTLP -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer X;
    EDGE_EXPAND X -outside_by "(VTL_P_S_2_1 - VTL_P_S_2)" _EPTMPL264719;
    OR VTL_P.S.2__VTL_P.S.2.1:_EPTMPL264719 A -outputlayer B;
    SIZE B -by "VTL_P_S_2" -outputlayer C;
    AND VTLP C;
}

RULE VTL_P.S.3 {
    CAPTION "Min. clearance from VTL_P to OD resistor >= 0.22 um";
    EXTE VTLP ODRES -lt "VTL_P_S_3" -abut -lt 90 -single_point;
    AND VTLP ODRES;
}

RULE VTL_P.EN.1__VTL_P.EN.2 {
    CAPTION "Enclosure of gate in S/D direction >= 0.185";
    CAPTION "Enclosure of gate in PO endcap direction >= 0.16";
    SELECT -interact GATE VTLP -outputlayer A;
    EDGE_BOOLEAN -inside A OD -outputlayer X;
    EDGE_EXPAND X -outside_by "(VTL_P_EN_1 - VTL_P_EN_2)" _EPTMPL264727;
    OR VTL_P.EN.1__VTL_P.EN.2:_EPTMPL264727 A -outputlayer B;
    SIZE B -by "VTL_P_EN_2" -outputlayer C;
    NOT C VTLP;
}

RULE VTL_P.A.1 {
    CAPTION "Min. VTL_P area >= 0.27 um";
    AREA VTLPs -lt "VTL_P_A_1" _EPTMPL264731;
    SELECT -inside -not VTL_P.A.1:_EPTMPL264731 SRAM_EXCLUDE;
}

RULE VTL_P.A.2 {
    CAPTION "Min. area of an enclosed VTL_P >= 0.27 um";
    HOLES VTLP -inner -lt "VTL_P_A_2pre" -outputlayer A;
    NOT A VTLP -outputlayer B;
    AREA B -lt "VTL_P_A_2";
}

RULE VTL_P.R.1 {
    CAPTION "Overlap NACT, VTHP, NT_N or OD2 is not allowed";
    AND VTLP OD2;
    AND VTLP NTN;
    AND VTLP NACT;
    AND VTLP VTHP;
}

RULE mVTL.EN.1 {
    CAPTION "Enclosure of gate >= 0.05um";
    ENC GATE mVTL -lt "mVTL_EN_1" -abut -lt 90 -single_point -output region;
    SELECT -interact GATE mVTL _EPTMPL264741;
    NOT mVTL.EN.1:_EPTMPL264741 mVTL;
}

RULE mVTL.S.1 {
    CAPTION "Space to  gate >= 0.05um";
    EXTE mVTL GATE -lt "mVTL_S_1" -abut -lt 90 -single_point -output region;
}

RULE mVTL.R.1 {
    CAPTION "Overlap of VTH_N,VTH_P,VTL_N,VTL_P, NT_N, or OD2 is not allowed.";
    AND mVTL VTHN;
    AND mVTL VTHP;
    AND mVTL VTLN;
    AND mVTL VTLP;
    AND mVTL NTN;
    AND mVTL OD2;
}
EDGE_BOOLEAN -coincident_only -inside OD IMP -outputlayer ODIMP;
EDGE_BOOLEAN -inside PP OD -outputlayer PP_BEDGE;

RULE PP.W.1 {
    CAPTION "Width >= 0.18 um";
    INTE PP -lt "PP_W_1" -abut -lt 90 -single_point -output region _EPTMPL264752;
    SELECT -inside -not PP.W.1:_EPTMPL264752 SRAM_EXCLUDE;
}

RULE PP.S.1 {
    CAPTION "Space >= 0.18 um";
    EXTE PP -lt "PP_S_1" -abut -lt 90 -single_point -output region _EPTMPL264754;
    SELECT -inside -not PP.S.1:_EPTMPL264754 SRAM_EXCLUDE;
}

RULE PP.S.2 {
    CAPTION "Space to N+ACTIVE (non-butted) >= 0.13 um";
    EXTE PP NACT -lt "PP_S_2" -abut -ltgt 0 90 -single_point -output region;
    EXTE PP NACT -lt 0.001 -abut -eq 0 -output positive2 -outputlayer X;
    EDGE_EXPAND X -outside_by 0.001 -outputlayer Y;
    SELECT -interact -not Y PPOD;
}

RULE PP.S.4 {
    CAPTION "Space to NW STRAP (non-butted) >= 0.02 um";
    EXTE PP NSTP -lt "PP_S_4" -abut -ltgt 0 90 -single_point -output region;
    EXTE PP NSTP -lt 0.001 -abut -eq 0 -output positive2 -outputlayer X;
    EDGE_EXPAND X -outside_by 0.001 -outputlayer Y;
    SELECT -interact -not Y PPOD;
}

RULE PP.S.5 {
    CAPTION "{PP edge on OD} space to NMOS GATE >= 0.32 um";
    EXTE GATEN_W PP_BEDGE -lt "PP_S_5" -abut -lt 90 -metric opposite -output region;
}
EDGE_EXPAND GATEN_W -outside_by "PP_S_6" -extend_by "PP_S_6_J" -outputlayer EX_GATEN;

RULE PP.S.6 {
    CAPTION "Butted PW STRAP space to PO in the same OD [the butted N+ACTIVE extending 0 < J1 < 0.16 mm] >= 0.32 um";
    AND EX_GATEN BUTT_PSTP -outputlayer A;
    AND EX_GATEN NACT -outputlayer B;
    SELECT -interact A B -outputlayer C;
    SELECT -interact SD C -outputlayer D;
    EDGE_BOOLEAN -coincident_only -outside GATEN_W D -outputlayer E;
    EDGE_EXPAND E -outside_by "PP_S_6" -extend_by "PP_S_6_J" -outputlayer F;
    AND C F;
}

RULE PP.S.7 {
    CAPTION "Space to N-type unsilicided OD/PO >= 0.2 um";
    EXTE PP NYRE -lt "PP_S_7" -abut -lt 90 -single_point -output region;
}

RULE PP.EN.1 {
    CAPTION "{NP or PP} enclosure of PO (except DPO) >= 0.15 um";
    ENC POLY IMP -lt "PP_EN_1" -abut -lt 90 -single_point -output region;
    NOT POLY SRAM_EXCLUDE _EPTMPL264775;
    NOT PP.EN.1:_EPTMPL264775 LOGO _EPTMPL264776;
    NOT PP.EN.1:_EPTMPL264776 IMP;
}

RULE PP.EX.1 {
    CAPTION "Extension on P+ACTIVE >= 0.13 um";
    ENC PACT PP -lt "PP_EX_1" -abut -ltgt 0 90 -single_point -output region;
    ENC PACT PP -lt 0.001 -abut -eq 0 -output positive1 -outputlayer X;
    EDGE_EXPAND X -outside_by 0.001 -outputlayer Y;
    SELECT -interact -not Y NPOD;
    EDGE_EXPAND ODIMP -inside_by 0.001 _EPTMPL264782;
    AND PP.EX.1:_EPTMPL264782 PACT;
}

RULE PP.EX.2 {
    CAPTION "Extension on PW STRAP >= 0.02 um";
    NOT PSTP SRCSR -outputlayer PSTP_CHECK;
    ENC PSTP_CHECK PP -lt "PP_EX_2" -abut -ltgt 0 90 -single_point -output region;
    ENC PSTP_CHECK PP -lt 0.001 -abut -eq 0 -output positive1 -outputlayer X;
    EDGE_EXPAND X -outside_by 0.001 -outputlayer Y;
    SELECT -interact -not Y NPOD;
    EDGE_EXPAND ODIMP -inside_by 0.001 _EPTMPL264789;
    AND PP.EX.2:_EPTMPL264789 PSTP_CHECK;
}

RULE PP.EX.3 {
    CAPTION "Extension on P-type unsilicided OD/PO >= 0.2 um";
    ENC AYRE PP -lt "PP_EX_3" -abut -lt 90 -single_point;
}

RULE PP.EX.4 {
    CAPTION "{PP edge on OD} extension on PMOS GATE >= 0.32 um";
    ENC GATEP_W PP_BEDGE -lt "PP_EX_4" -abut -lt 90 -metric opposite -output region;
}

RULE PP.O.1 {
    CAPTION "Overlap of PP and OD >= 0.13 um";
    INTE OD PP -lt "PP_O_1" -abut -ltgt 0 90 -single_point -output region;
}

RULE PP.A.1 {
    CAPTION "Area >= 0.122 um2";
    AREA PP -lt "PP_A_1";
}

RULE PP.A.2 {
    CAPTION "Enclosed area >= 0.122 um2";
    HOLES PP -inner -lt "PP_A_2pre" -outputlayer A;
    NOT A PP -outputlayer B;
    AREA B -lt "PP_A_2" _EPTMPL264797;
    SELECT -inside -not PP.A.2:_EPTMPL264797 SRAM_EXCLUDE;
}

RULE PP.A.3 {
    CAPTION "Area of butted PW STRAP >= 0.04 um";
    AREA BUTT_PSTP -lt "PP_A_3";
}

RULE PP.R.1 {
    CAPTION "PP must fully cover {PMOS GATE SIZING 0.16 um} >= 0.16 um";
    SIZE GATE_PP -by "PP_R_1" -outputlayer EXGATE_PP;
    NOT EXGATE_PP PP;
}

RULE PP.R.2 {
    CAPTION "Overlap of NP is not allowed";
    AND PP NP;
}
EDGE_BOOLEAN -inside NP OD -outputlayer NP_BEDGE;

RULE NP.W.1 {
    CAPTION "Width >= 0.18 um";
    INTE NP -lt "NP_W_1" -abut -lt 90 -single_point -output region _EPTMPL264804;
    SELECT -inside -not NP.W.1:_EPTMPL264804 SRAM_EXCLUDE;
}

RULE NP.S.1 {
    CAPTION "Space >= 0.18 um";
    EXTE NP -lt "NP_S_1" -abut -lt 90 -single_point -output region _EPTMPL264806;
    SELECT -inside -not NP.S.1:_EPTMPL264806 SRAM_EXCLUDE;
}

RULE NP.S.2 {
    CAPTION "Space to P+ACTIVE (non-butted) >= 0.13 um";
    EXTE NP PACT -lt "NP_S_2" -abut -ltgt 0 90 -single_point -output region;
    EXTE NP PACT -lt 0.001 -abut -eq 0 -output positive2 -outputlayer X;
    EDGE_EXPAND X -outside_by 0.001 -outputlayer Y;
    SELECT -interact -not Y NPOD;
}

RULE NP.S.4 {
    CAPTION "Space to PW STRAP (non-butted) >= 0.02 um";
    EXTE NP PSTP -lt "NP_S_4" -abut -ltgt 0 90 -single_point -output region;
    EXTE NP PSTP -lt 0.001 -abut -eq 0 -output positive2 -outputlayer X;
    EDGE_EXPAND X -outside_by 0.001 -outputlayer Y;
    SELECT -interact -not Y NPOD;
}

RULE NP.S.5 {
    CAPTION "{NP edge on OD} space to PMOS GATE >= 0.32 um";
    EXTE GATEP_W NP_BEDGE -lt "NP_S_5" -abut -lt 90 -metric opposite -output region;
}
EDGE_EXPAND GATEP_W -outside_by "NP_S_6" -extend_by "NP_S_6_J" -outputlayer EX_GATEP;

RULE NP.S.6 {
    CAPTION "Butted NW STRAP space to PO in the same OD [the butted P+ACTIVE extending 0 < J1 < 0.16 um] >= 0.32 um";
    AND EX_GATEP BUTT_NSTP -outputlayer A;
    AND EX_GATEP PACT -outputlayer B;
    SELECT -interact A B -outputlayer C;
    SELECT -interact SD C -outputlayer D;
    EDGE_BOOLEAN -coincident_only -outside GATEP_W D -outputlayer E;
    EDGE_EXPAND E -outside_by "NP_S_6" -extend_by "NP_S_6_J" -outputlayer F;
    AND C F;
}

RULE NP.S.7 {
    CAPTION "Space to P-type unsilicided OD/PO >= 0.2 um";
    EXTE NP PYRE -lt "NP_S_7" -abut -lt 90 -single_point -output region;
}

RULE NP.EX.1 {
    CAPTION "Extension on N+ACTIVE >= 0.13 um";
    NOT NACT ODWR -outputlayer A;
    ENC A NP -lt "NP_EX_1" -abut -ltgt 0 90 -single_point -output region;
    ENC A NP -lt 0.001 -abut -eq 0 -output positive1 -outputlayer X;
    EDGE_EXPAND X -outside_by 0.001 -outputlayer Y;
    SELECT -interact -not Y PPOD;
    EDGE_EXPAND ODIMP -inside_by 0.001 _EPTMPL264831;
    AND NP.EX.1:_EPTMPL264831 NACT;
}

RULE NP.EX.2 {
    CAPTION "Extension on NW STRAP >= 0.02 um";
    ENC NSTP NP -lt "NP_EX_2" -abut -ltgt 0 90 -single_point -output region;
    ENC NSTP NP -lt 0.001 -abut -eq 0 -output positive1 -outputlayer X;
    EDGE_EXPAND X -outside_by 0.001 -outputlayer Y;
    SELECT -interact -not Y PPOD;
    EDGE_EXPAND ODIMP -inside_by 0.001 _EPTMPL264837;
    AND NP.EX.2:_EPTMPL264837 NSTP;
}

RULE NP.EX.3 {
    CAPTION "Extension on N-type unsilicided OD/PO >= 0.2 um";
    ENC AYRE NP -lt "NP_EX_3" -abut -lt 90 -single_point -output region;
}

RULE NP.EX.4 {
    CAPTION "{NP edge on OD} extension on NMOS GATE >= 0.32 um";
    ENC GATEN_W NP_BEDGE -lt "NP_EX_4" -abut -lt 90 -metric opposite -output region;
}

RULE NP.O.1 {
    CAPTION "Overlap of OD >= 0.13 um";
    INTE OD NP -lt "NP_O_1" -abut -ltgt 0 90 -single_point -output region;
}

RULE NP.A.1 {
    CAPTION "Area >= 0.122 um2";
    AREA NP -lt "NP_A_1";
}

RULE NP.A.2 {
    CAPTION "Enclosed area >= 0.122 um2";
    HOLES NP -inner -lt "NP_A_2pre" -outputlayer A;
    NOT A NP -outputlayer B;
    AREA B -lt "NP_A_2" _EPTMPL264845;
    SELECT -inside -not NP.A.2:_EPTMPL264845 SRAM_EXCLUDE;
}

RULE NP.A.3 {
    CAPTION "Area of butted NW STRAP >= 0.04 um";
    AREA BUTT_NSTP -lt "NP_A_3";
}

RULE NP.R.1 {
    CAPTION "NP must fully cover {NMOS GATE SIZING 0.16 um} >= 0.16 um";
    SIZE GATE_NP -by "NP_R_1" -outputlayer EXGATE_NP;
    NOT EXGATE_NP NP;
}
COPY VTLN -outputlayer VTLND;
COPY VTLP -outputlayer VTLPD;
NOT NP NWEL -outputlayer NP_NOT_NW;
NOT NP_NOT_NW OD2 _EPTMPL264853;
NOT _EPTMPL264853 RH _EPTMPL264854;
NOT _EPTMPL264854 BJTDMY _EPTMPL264855;
NOT _EPTMPL264855 VAR -outputlayer NLDDN1;
NOT NLDDN1 DCO -outputlayer NLDDN_CORE1;
AND NLDDN1 DCO -outputlayer NLDDN_CORE2;
SIZE NLDDN_CORE1 -by "NLDDN1V_SU" _EPTMPL264859;
SIZE _EPTMPL264859 -by -NLDDN1V_SD _EPTMPL264860;
SIZE _EPTMPL264860 -by "NLDDN1V_SU" -outputlayer NLDDN1V_CORE1;
SIZE NLDDN_CORE2 -by "NLDDN1V_SU" _EPTMPL264862;
SIZE _EPTMPL264862 -by -NLDDN1V_SD _EPTMPL264863;
SIZE _EPTMPL264863 -by "NLDDN1V_SU" -outputlayer NLDDN1V_CORE2;
AND NP_NOT_NW OD2 _EPTMPL264865;
NOT _EPTMPL264865 RH _EPTMPL264866;
NOT _EPTMPL264866 BJTDMY _EPTMPL264867;
NOT _EPTMPL264867 VAR _EPTMPL264868;
NOT _EPTMPL264868 DCO -outputlayer NLDDN2;
SIZE NLDDN2 -by "NLDDN2V_SU" _EPTMPL264870;
SIZE _EPTMPL264870 -by -NLDDN2V_SD _EPTMPL264871;
SIZE _EPTMPL264871 -by "NLDDN2V_SU" -outputlayer NLDDN2V;
OR OD2 DCO _EPTMPL264873;
OR _EPTMPL264873 NWEL _EPTMPL264874;
OR _EPTMPL264874 VTLND _EPTMPL264875;
SIZE _EPTMPL264875 -by "VTLN_SU" _EPTMPL264876;
SIZE _EPTMPL264876 -by -VTLN_SD _EPTMPL264877;
SIZE _EPTMPL264877 -by "VTLN_SU" -outputlayer VTL_N_LD;
AND PP NWEL -outputlayer PP_AND_NW;
NOT PP_AND_NW OD2 _EPTMPL264880;
NOT _EPTMPL264880 RH _EPTMPL264881;
NOT _EPTMPL264881 BJTDMY _EPTMPL264882;
NOT _EPTMPL264882 VAR -outputlayer PLDDP1;
NOT PLDDP1 DCO -outputlayer PLDDP_CORE1;
AND PLDDP1 DCO -outputlayer PLDDP_CORE2;
SIZE PLDDP_CORE1 -by "PLDDP1V_SU" _EPTMPL264886;
SIZE _EPTMPL264886 -by -PLDDP1V_SD _EPTMPL264887;
SIZE _EPTMPL264887 -by "PLDDP1V_SU" -outputlayer PLDDP1V_CORE1;
SIZE PLDDP_CORE2 -by "PLDDP1V_SU" _EPTMPL264889;
SIZE _EPTMPL264889 -by -PLDDP1V_SD _EPTMPL264890;
SIZE _EPTMPL264890 -by "PLDDP1V_SU" -outputlayer PLDDP1V_CORE2;
AND PP_AND_NW OD2 _EPTMPL264892;
NOT _EPTMPL264892 RH _EPTMPL264893;
NOT _EPTMPL264893 BJTDMY _EPTMPL264894;
NOT _EPTMPL264894 VAR _EPTMPL264895;
NOT _EPTMPL264895 DCO -outputlayer PLDDP2;
SIZE PLDDP2 -by "PLDDP2V_SU" _EPTMPL264897;
SIZE _EPTMPL264897 -by -PLDDP2V_SD _EPTMPL264898;
SIZE _EPTMPL264898 -by "PLDDP2V_SU" -outputlayer PLDDP2V;
NOT NWEL OD2 _EPTMPL264900;
NOT _EPTMPL264900 VTLPD _EPTMPL264901;
NOT _EPTMPL264901 DCO _EPTMPL264902;
SIZE _EPTMPL264902 -by "VTLP_SU" _EPTMPL264903;
SIZE _EPTMPL264903 -by -VTLP_SD _EPTMPL264904;
SIZE _EPTMPL264904 -by "VTLP_SU" -outputlayer VTL_P_LD;

RULE LDN.EX.1 {
    CAPTION "NP extension on NW  >= 0.18";
    CAPTION "LDN.EX.2  NP extension on {OD2 or DCO} >= 0.18";
    CAPTION "LDN.EX.3  NP extension on {RH or BJTDMY} >= 0.18";
    CAPTION "LDN.EX.4  NP extension on VAR >= 0.18";
    INTE NLDDN1V_CORE1 -lt "LDN_EX_1" -abut -lt 90 -metric opposite -output region -outputlayer A;
    EXTE NLDDN1V_CORE1 -lt "LDN_EX_1" -abut -lt 90 -metric opposite -output region -outputlayer B;
    SELECT -enclose_rect -not A -width 0.1 -length LDN_EX_1 -orthogonal_only _EPTMPL264908;
    SELECT -inside -not LDN.EX.1:_EPTMPL264908 SRAM_EXCLUDE;
    SELECT -enclose_rect -not B -width 0.1 -length LDN_EX_1 -orthogonal_only _EPTMPL264910;
    SELECT -inside -not LDN.EX.1:_EPTMPL264910 SRAM_EXCLUDE;
    SIZE DCO -by 0.005 -outputlayer C;
    INTE C -le 0.015 -output region -outputlayer D;
    INTE NLDDN1V_CORE1 -lt "LDN_EX_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264914;
    SELECT -inside -not LDN.EX.1:_EPTMPL264914 SRAM_EXCLUDE -outputlayer E;
    SELECT -interact -not E D;
    INTE NLDDN1V_CORE1 -lt "LDN_EX_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264917;
    SELECT -inside -not LDN.EX.1:_EPTMPL264917 SRAM_EXCLUDE;
    EXTE NLDDN1V_CORE1 -lt "LDN_EX_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264919;
    SELECT -inside -not LDN.EX.1:_EPTMPL264919 SRAM_EXCLUDE -outputlayer F;
    SELECT -interact -not F D;
    EXTE NLDDN1V_CORE1 -lt "LDN_EX_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264922;
    SELECT -inside -not LDN.EX.1:_EPTMPL264922 SRAM_EXCLUDE;
}

RULE LDN.EX.1:DCO {
    CAPTION "NP extension on NW  >= 0.18";
    CAPTION "LDN.EX.2  NP extension on OD2 >= 0.18";
    CAPTION "LDN.O.1   NP overlap of DCO   >= 0.18";
    CAPTION "LDN.EX.3  NP extension on {RH or BJTDMY} >= 0.18";
    CAPTION "LDN.EX.4  NP extension on VAR >= 0.18";
    INTE NLDDN1V_CORE2 -lt "LDN_EX_1" -abut -lt 90 -metric opposite -output region -outputlayer A;
    EXTE NLDDN1V_CORE2 -lt "LDN_EX_1" -abut -lt 90 -metric opposite -output region -outputlayer B;
    SELECT -enclose_rect -not A -width 0.1 -length LDN_EX_1 -orthogonal_only _EPTMPL264926;
    SELECT -inside -not LDN.EX.1:DCO:_EPTMPL264926 SRAM_EXCLUDE;
    SELECT -enclose_rect -not B -width 0.1 -length LDN_EX_1 -orthogonal_only _EPTMPL264928;
    SELECT -inside -not LDN.EX.1:DCO:_EPTMPL264928 SRAM_EXCLUDE;
    SIZE DCO -by 0.005 -outputlayer C;
    INTE C -le 0.015 -output region -outputlayer D;
    INTE NLDDN1V_CORE2 -lt "LDN_EX_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264932;
    SELECT -inside -not LDN.EX.1:DCO:_EPTMPL264932 SRAM_EXCLUDE -outputlayer E;
    SELECT -interact -not E D;
    INTE NLDDN1V_CORE2 -lt "LDN_EX_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264935;
    SELECT -inside -not LDN.EX.1:DCO:_EPTMPL264935 SRAM_EXCLUDE;
    EXTE NLDDN1V_CORE2 -lt "LDN_EX_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264937;
    SELECT -inside -not LDN.EX.1:DCO:_EPTMPL264937 SRAM_EXCLUDE -outputlayer F;
    SELECT -interact -not F D;
    EXTE NLDDN1V_CORE2 -lt "LDN_EX_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264940;
    SELECT -inside -not LDN.EX.1:DCO:_EPTMPL264940 SRAM_EXCLUDE;
}

RULE LDN.O.1 {
    CAPTION "NP overlap of OD2  >= 0.18.";
    CAPTION "LDN.EX.1  NP extension on NW  >= 0.18";
    CAPTION "LDN.EX.3  NP extension on {RH or BJTDMY} >= 0.18";
    CAPTION "LDN.EX.4  NP extension on VAR >= 0.18";
    INTE NLDDN2V -lt "LDN_O_1" -abut -lt 90 -metric opposite -output region -outputlayer A;
    EXTE NLDDN2V -lt "LDN_O_1" -abut -lt 90 -metric opposite -output region -outputlayer B;
    SELECT -enclose_rect -not A -width 0.1 -length LDN_O_1 -orthogonal_only _EPTMPL264944;
    SELECT -inside -not LDN.O.1:_EPTMPL264944 SRAM_EXCLUDE;
    SELECT -enclose_rect -not B -width 0.1 -length LDN_O_1 -orthogonal_only _EPTMPL264946;
    SELECT -inside -not LDN.O.1:_EPTMPL264946 SRAM_EXCLUDE;
    INTE NLDDN2V -lt "LDN_O_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264948;
    SELECT -inside -not LDN.O.1:_EPTMPL264948 SRAM_EXCLUDE;
    INTE NLDDN2V -lt "LDN_O_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264950;
    SELECT -inside -not LDN.O.1:_EPTMPL264950 SRAM_EXCLUDE;
    EXTE NLDDN2V -lt "LDN_O_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264952;
    SELECT -inside -not LDN.O.1:_EPTMPL264952 SRAM_EXCLUDE;
    EXTE NLDDN2V -lt "LDN_O_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264954;
    SELECT -inside -not LDN.O.1:_EPTMPL264954 SRAM_EXCLUDE;
}

RULE LDP.EX.1 {
    CAPTION "PP extension on {OD2 or DCO} >= 0.18";
    CAPTION "LDP.EX.2  PP extension on {RH or BJTDMY} >= 0.18";
    CAPTION "LDP.EX.3  PP extension on VAR  >= 0.18";
    CAPTION "LDP.O.1  PP overlap of NW  >= 0.18";
    INTE PLDDP1V_CORE1 -lt "LDP_EX_1" -abut -lt 90 -metric opposite -output region -outputlayer A;
    EXTE PLDDP1V_CORE1 -lt "LDP_EX_1" -abut -lt 90 -metric opposite -output region -outputlayer B;
    SELECT -enclose_rect -not A -width 0.1 -length LDP_EX_1 -orthogonal_only _EPTMPL264958;
    SELECT -inside -not LDP.EX.1:_EPTMPL264958 SRAM_EXCLUDE;
    SELECT -enclose_rect -not B -width 0.1 -length LDP_EX_1 -orthogonal_only _EPTMPL264960;
    SELECT -inside -not LDP.EX.1:_EPTMPL264960 SRAM_EXCLUDE;
    SIZE DCO -by 0.005 -outputlayer C;
    INTE C -le 0.015 -output region -outputlayer D;
    INTE PLDDP1V_CORE1 -lt "LDP_EX_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264964;
    SELECT -inside -not LDP.EX.1:_EPTMPL264964 SRAM_EXCLUDE -outputlayer E;
    SELECT -interact -not E D;
    INTE PLDDP1V_CORE1 -lt "LDP_EX_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264967;
    SELECT -inside -not LDP.EX.1:_EPTMPL264967 SRAM_EXCLUDE;
    EXTE PLDDP1V_CORE1 -lt "LDP_EX_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264969;
    SELECT -inside -not LDP.EX.1:_EPTMPL264969 SRAM_EXCLUDE -outputlayer F;
    SELECT -interact -not F D;
    EXTE PLDDP1V_CORE1 -lt "LDP_EX_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264972;
    SELECT -inside -not LDP.EX.1:_EPTMPL264972 SRAM_EXCLUDE;
}

RULE LDP.EX.1:DCO {
    CAPTION "PP extension on OD2 >= 0.18";
    CAPTION "LDP.O.2  PP overlap of DCO >= 0.18";
    CAPTION "LDP.EX.2  PP extension on {RH or BJTDMY} >= 0.18";
    CAPTION "LDP.EX.3  PP extension on VAR >= 0.18";
    CAPTION "LDP.O.1  PP overlap of NW >= 0.18";
    INTE PLDDP1V_CORE2 -lt "LDP_EX_1" -abut -lt 90 -metric opposite -output region -outputlayer A;
    EXTE PLDDP1V_CORE2 -lt "LDP_EX_1" -abut -lt 90 -metric opposite -output region -outputlayer B;
    SELECT -enclose_rect -not A -width 0.1 -length LDP_EX_1 -orthogonal_only _EPTMPL264976;
    SELECT -inside -not LDP.EX.1:DCO:_EPTMPL264976 SRAM_EXCLUDE;
    SELECT -enclose_rect -not B -width 0.1 -length LDP_EX_1 -orthogonal_only _EPTMPL264978;
    SELECT -inside -not LDP.EX.1:DCO:_EPTMPL264978 SRAM_EXCLUDE;
    SIZE DCO -by 0.005 -outputlayer C;
    INTE C -le 0.015 -output region -outputlayer D;
    INTE PLDDP1V_CORE2 -lt "LDP_EX_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264982;
    SELECT -inside -not LDP.EX.1:DCO:_EPTMPL264982 SRAM_EXCLUDE -outputlayer E;
    SELECT -interact -not E D;
    INTE PLDDP1V_CORE2 -lt "LDP_EX_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264985;
    SELECT -inside -not LDP.EX.1:DCO:_EPTMPL264985 SRAM_EXCLUDE;
    EXTE PLDDP1V_CORE2 -lt "LDP_EX_1" -abut -lt 90 -corner -single_point -output region _EPTMPL264987;
    SELECT -inside -not LDP.EX.1:DCO:_EPTMPL264987 SRAM_EXCLUDE -outputlayer F;
    SELECT -interact -not F D;
    EXTE PLDDP1V_CORE2 -lt "LDP_EX_1" -abut -lt 90 -project -eq 0 -output region _EPTMPL264990;
    SELECT -inside -not LDP.EX.1:DCO:_EPTMPL264990 SRAM_EXCLUDE;
}

RULE LDP.O.2 {
    CAPTION "PP overlap of OD2 >= 0.18";
    CAPTION "LDP.EX.2  PP extension on {RH or BJTDMY} >= 0.18";
    CAPTION "LDP.EX.3  PP extension on VAR >= 0.18";
    CAPTION "LDP.O.1  PP overlap of NW >= 0.18";
    INTE PLDDP2V -lt "LDP_O_2" -abut -lt 90 -metric opposite -output region -outputlayer A;
    EXTE PLDDP2V -lt "LDP_O_2" -abut -lt 90 -metric opposite -output region -outputlayer B;
    SELECT -enclose_rect -not A -width 0.1 -length LDP_O_2 -orthogonal_only _EPTMPL264994;
    SELECT -inside -not LDP.O.2:_EPTMPL264994 SRAM_EXCLUDE;
    SELECT -enclose_rect -not B -width 0.1 -length LDP_O_2 -orthogonal_only _EPTMPL264996;
    SELECT -inside -not LDP.O.2:_EPTMPL264996 SRAM_EXCLUDE;
    INTE PLDDP2V -lt "LDP_O_2" -abut -lt 90 -corner -single_point -output region _EPTMPL264998;
    SELECT -inside -not LDP.O.2:_EPTMPL264998 SRAM_EXCLUDE;
    INTE PLDDP2V -lt "LDP_O_2" -abut -lt 90 -project -eq 0 -output region _EPTMPL265000;
    SELECT -inside -not LDP.O.2:_EPTMPL265000 SRAM_EXCLUDE;
    EXTE PLDDP2V -lt "LDP_O_2" -abut -lt 90 -corner -single_point -output region _EPTMPL265002;
    SELECT -inside -not LDP.O.2:_EPTMPL265002 SRAM_EXCLUDE;
    EXTE PLDDP2V -lt "LDP_O_2" -abut -lt 90 -project -eq 0 -output region _EPTMPL265004;
    SELECT -inside -not LDP.O.2:_EPTMPL265004 SRAM_EXCLUDE;
}

RULE VT.S.1 {
    CAPTION "VTL_N space to {OD2 or NW or DCO} >= 0.18";
    INTE VTL_N_LD -lt "VT_S_1" -abut -lt 90 -metric opposite -output region -outputlayer A;
    EXTE VTL_N_LD -lt "VT_S_1" -abut -lt 90 -metric opposite -output region -outputlayer B;
    SELECT -enclose_rect -not A -width 0.1 -length VT_S_1 -orthogonal_only;
    SELECT -enclose_rect -not B -width 0.1 -length VT_S_1 -orthogonal_only;
    INTE VTL_N_LD -lt "VT_S_1" -abut -lt 90 -corner;
    INTE VTL_N_LD -lt "VT_S_1" -abut -lt 90 -project -eq 0;
    EXTE VTL_N_LD -lt "VT_S_1" -abut -lt 90 -corner;
    EXTE VTL_N_LD -lt "VT_S_1" -abut -lt 90 -project -eq 0;
    SIZE VTLN -by "GRID" -outputlayer C;
    AND C OD2 -outputlayer D;
    AREA D -lt 0.0005;
    AND C NWEL -outputlayer E;
    AREA E -lt 0.0005;
    AND C DCO -outputlayer F;
    AREA F -lt 0.0005;
}

RULE VT.EX.2 {
    CAPTION "NW extension on {OD2 or VTL_P or DCO} >= 0.18";
    INTE VTL_P_LD -lt "VT_EX_2" -abut -lt 90 -metric opposite -output region -outputlayer A;
    EXTE VTL_P_LD -lt "VT_EX_2" -abut -lt 90 -metric opposite -output region -outputlayer B;
    SELECT -enclose_rect -not A -width 0.1 -length VT_EX_2 -orthogonal_only;
    SELECT -enclose_rect -not B -width 0.1 -length VT_EX_2 -orthogonal_only;
    INTE VTL_P_LD -lt "VT_EX_2" -abut -lt 90 -corner;
    INTE VTL_P_LD -lt "VT_EX_2" -abut -lt 90 -project -eq 0;
    EXTE VTL_P_LD -lt "VT_EX_2" -abut -lt 90 -corner;
    EXTE VTL_P_LD -lt "VT_EX_2" -abut -lt 90 -project -eq 0;
    SIZE VTLP -by "GRID" -outputlayer C;
    NOT C NWEL -outputlayer D;
    AREA D -lt 0.0005;
    AND C OD2 -outputlayer E;
    AREA E -lt 0.0005;
    AND C DCO -outputlayer F;
    AREA F -lt 0.0005;
}
NOT GATE SDI -outputlayer NOGT;
NOT FPO1 ESD1DMY _EPTMPL265037;
NOT _EPTMPL265037 ESD2DMY -outputlayer FPO1A;
SIZE RPO -by -RPO_EX_1_1_W/2  _EPTMPL265039;
SELECT -interact RPO _EPTMPL265039 -outputlayer Wide_RPO;

RULE RPO.W.1 {
    CAPTION "Width >= 0.43 um";
    INTE RPO -lt "RPO_W_1" -abut -lt 90 -single_point -output region;
}

RULE RPO.S.1 {
    CAPTION "Space >= 0.43 um";
    EXTE RPO -lt "RPO_S_1" -abut -lt 90 -single_point -output region;
}

RULE RPO.S.2 {
    CAPTION "Space to OD >= 0.22 um";
    EXTE RPO OD -lt "RPO_S_2" -abut -lt 90 -single_point -output region;
}

RULE RPO.S.3 {
    CAPTION "Space to CO (overlap of CO is not allowed.) >= 0.22 um";
    EXTE RPO CO -lt "RPO_S_3" -abut -lt 90 -single_point -output region;
    AND RPO CO;
}

RULE RPO.S.4 {
    CAPTION "Space to GATE (overlap of GATE is not allowed except ESD circuit.) >= 0.38 um";
    EXTE RPO NOGT -lt "RPO_S_4" -abut -lt 90 -single_point -output region;
    AND RPO NOGT;
}

RULE RPO.S.5 {
    CAPTION "Space to PO >= 0.3 um";
    EXTE RPO FPO1 -lt "RPO_S_5" -abut -lt 90 -single_point -output region;
}

RULE RPO.EX.1 {
    CAPTION "Extension on unsilicided OD/PO >= 0.22 um";
    ENC OD RPO -lt "RPO_EX_1" -abut -lt 90 -single_point -output region;
    ENC FPO1A RPO -lt "RPO_EX_1" -abut -lt 90 -single_point -output region;
    SELECT -inside RPO OD;
    SELECT -inside RPO FPO1A;
}

RULE RPO.EX.1.1 {
    CAPTION "Extension on unsilicided OD/PO [RPO width > 10um] >= 0.3 um";
    ENC OD Wide_RPO -lt "RPO_EX_1_1" -abut -lt 90 -single_point -output region;
    ENC FPO1A Wide_RPO -lt "RPO_EX_1_1" -abut -lt 90 -single_point -output region;
}

RULE RPO.EX.2 {
    CAPTION "OD extension on RPO >= 0.22 um";
    ENC RPO OD -lt "RPO_EX_2" -abut -lt 90 -single_point -output region;
}

RULE RPO.A.1 {
    CAPTION "Area >= 1 um2";
    AREA RPOs -lt "RPO_A_1" _EPTMPL265056;
    SELECT -inside -not RPO.A.1:_EPTMPL265056 SRAM_EXCLUDE;
}

RULE RPO.A.2 {
    CAPTION "Enclosed area >= 1 um2";
    HOLES RPO -inner -lt "RPO_A_2pre" -outputlayer A;
    NOT A RPO -outputlayer B;
    AREA B -lt "RPO_A_2";
}

RULE RPO.R.1 {
    CAPTION "Butted NP/PP on unsilicided OD/PO is not allowed";
    AND RPO POLY _EPTMPL265061;
    AND RPO OD _EPTMPL265062;
    OR RPO.R.1:_EPTMPL265061 RPO.R.1:_EPTMPL265062 -outputlayer X;
    AND X NP -outputlayer NX;
    AND X PP -outputlayer PX;
    SELECT -interact NX PX -outputlayer Y;
    SELECT -interact X Y;
}

RULE RES.8 {
    CAPTION "RH space to GATE (overlap is not allowed) >= 0.16 um";
    EXTE RH GATE -lt "RES_8" -abut -lt 90 -single_point -output region;
    AND RH GATE;
}

RULE RES.10 {
    CAPTION "RPO intersecting (PO and RH) must form two more POs (except BJT or ESD circuit)";
    SELECT -outside PORESg BJTDMY _EPTMPL265070;
    SELECT -outside RES.10:_EPTMPL265070 INDDMY -outputlayer PORES_NOT_SDI_BJT;
    AND PORES_NOT_SDI_BJT RH -outputlayer X;
    NOT POLY X -outputlayer A;
    SELECT -interact X A -lt 2;
    SELECT -interact -not X A;
}

RULE RES.11 {
    CAPTION "RPO intersecting (OD and RH) must form two more ODs (except BJT or ESD circuit)";
    NOT ODRES SDI -outputlayer ODRES_NOT_SDI_BJT;
    AND ODRES_NOT_SDI_BJT RH -outputlayer X;
    NOT OD X -outputlayer A;
    SELECT -interact X A -lt 2;
    SELECT -interact -not X A;
}

RULE RES.21 {
    CAPTION "NP OD resistor is not allowed interacting with NW";
    AND OD NP _EPTMPL265081;
    AND RES.21:_EPTMPL265081 RH _EPTMPL265082;
    AND RES.21:_EPTMPL265082 RPDMY _EPTMPL265083;
    SELECT -interact RES.21:_EPTMPL265083 NWi -single_point also;
}

RULE RES.22 {
    CAPTION "PP OD resistor is only allowed inside NW";
    AND OD PP _EPTMPL265085;
    AND RES.22:_EPTMPL265085 RH _EPTMPL265086;
    AND RES.22:_EPTMPL265086 RPDMY _EPTMPL265087;
    SELECT -inside -not RES.22:_EPTMPL265087 NWi;
}

RULE RES.12g {
    CAPTION "{RPO and PO} must be fully covered by RH except for BJT or ESD circuits";
    NOT PORESg RH;
}

RULE RES.13g {
    CAPTION "{RPO and OD} must be fully covered by RH except for BJT or ESD circuits";
    NOT ODRES RH;
}
SELECT -outside -not GATE VAR -outputlayer VAR_GATE;
SELECT -inside VAR_GATE RFDMY -outputlayer VAR_RF_GATE;
EDGE_SELECT -coincident_only -inside GATE_W VAR_GATE -outputlayer VAR_GATE_W;
EDGE_SELECT -coincident_only -inside GATE_W VAR_RF_GATE -outputlayer VAR_RF_GATE_W;
EDGE_BOOLEAN -inside VAR_RF_GATE_W OD2 -outputlayer VAR_RF_HV_GATE_W;
EDGE_BOOLEAN -inside -not VAR_RF_GATE_W OD2 -outputlayer VAR_RF_LV_GATE_W;

RULE VAR.W.1 {
    CAPTION "Length of {gate and VAR} >= 0.2 um";
    INTE VAR_GATE -lt "VAR_W_1" -abut -lt 90 -single_point -output region;
}

RULE VAR.W.4 {
    CAPTION "Channel width of { gate and VAR } >= 0.4 um";
    EDGE_LENGTH VAR_GATE_W -lt "VAR_W_4";
}

RULE VAR.S.1 {
    CAPTION "Space to Active >= 0.13";
    EXTE VAR DACT -lt "VAR_S_1" -abut -lt 90 -single_point -output region;
}

RULE VAR.EN.1 {
    CAPTION "Enclosure of OD >= 0.16";
    ENC OD VAR -lt "VAR_EN_1" -abut -lt 90 -single_point -output region;
    SELECT -cut OD VAR;
}

RULE VAR.R.1 {
    CAPTION "VAR layer must be drawn to fully cover the varactor devices.";
    NOT VAR_GATE VAR;
}

RULE VAR.R.2 {
    CAPTION "Overlap of VTL_N, VTL_P, VTH_N, VTH_P, mVTL, NT_N, PW, or RPO is not allowed.";
    AND VAR VTLN;
    AND VAR VTLP;
    AND VAR NTN;
    AND VAR VTHN;
    AND VAR VTHP;
    AND VAR mVTL;
    NOT VAR NWEL;
    AND VAR RPO;
}

RULE VAR.R.3 {
    CAPTION "PP overlap of {gate and VAR} is not allowed.";
    AND VAR_GATE PP;
}

RULE VAR.R.4 {
    CAPTION "Overlap of {gate SIZING 0.16 um} is not allowed.";
    SIZE VAR -by "VAR_W_1" -outputlayer VAR_E;
    SELECT -interact GATE VAR_E _EPTMPL265113;
    SELECT -outside VAR.R.4:_EPTMPL265113 VAR -outputlayer VAR_EXG;
    SIZE VAR_EXG -by "VAR_R_4" -outputlayer VAR_EXGS;
    AND VAR VAR_EXGS;
}

RULE VAR.R.5 {
    CAPTION "NP must fully cover ((((VAR and GATE) SIZING 0.19) and OD) SIZING 0.13)";
    AND VAR GATE _EPTMPL265117;
    SIZE VAR.R.5:_EPTMPL265117 -by "VAR_R_5_1" -outputlayer A;
    AND A OD _EPTMPL265119;
    SIZE VAR.R.5:_EPTMPL265119 -by "VAR_R_5_2" -outputlayer B;
    NOT B NP;
}

RULE HVD_N:WARN {
    CAPTION "5V HV MOS is allowed only in LP process";
    COPY HVD_N_nw;
}

RULE HVD_P:WARN {
    CAPTION "5V HV MOS is allowed only in LP process";
    COPY HVD_P;
}
SELECT -interact PPOD HVD_P -outputlayer HVPMOS;
SELECT -interact NPOD HVD_N_nw -outputlayer HVNMOS;
EDGE_BOOLEAN -inside HVPMOS POLY _EPTMPL265126;
EDGE_SELECT -coincident_only HVPMOS _EPTMPL265126 -outputlayer HVPMOS_LSIDE;
EDGE_BOOLEAN -coincident_only -not HVPMOS HVPMOS_LSIDE -outputlayer HVPMOS_WSIDE;

RULE GR.R.1 {
    CAPTION "It is not allowed to place HVNMOS and HVPMOS inside the same guard-ring";
    SELECT -inside -not HVNMOS PTAP_guard_ring_hole;
    SELECT -inside -not HVPMOS NTAP_guard_ring_hole;
}

RULE GR.R.7__GR.R.8 {
    CAPTION "For one row and two rows multi-OD in the same guard ring, the outer edge of OD in PO endcap direction of each HV PMOS space to the N+/NW guard ring (NW STRAP) <= 2 um. The OD space in PO endcap direction between two rows multi-OD HV PMOS in the same guard ring <= 4 um";
    EXTE HVPMOS_LSIDE -le "GR_R_8" -output positive1 -outputlayer A;
    EDGE_BOOLEAN -coincident_only -not HVPMOS_LSIDE A -outputlayer B;
    EXTE B NSTP -le "GR_R_7" -output positive1 -outputlayer C;
    EDGE_BOOLEAN -coincident_only -not B C;
}

RULE GR.R.10__GR.R.11 {
    CAPTION "For one row and two rows multi-OD in the same guard ring, the outer edge of OD in S/D direction of HV PMOS row space to the N+/NW guard ring (NW STRAP) <= 2 um. The OD space in S/D direction between each HV PMOS in the same guard ring <= 2 um";
    EXTE HVPMOS_WSIDE -le "GR_R_10" -output positive1 -outputlayer A;
    EDGE_BOOLEAN -coincident_only -not HVPMOS_WSIDE A -outputlayer B;
    EXTE B NSTP -le "GR_R_11" -output positive1 -outputlayer C;
    EDGE_BOOLEAN -coincident_only -not B C;
}
EXTE HVPMOS_LSIDE -le "GR_R_8" -output region -outputlayer HVPMOS_2RS_EXT;
SELECT -touch HVPMOS HVPMOS_2RS_EXT -outputlayer HVPMOS_2RS;
EDGE_BOOLEAN -coincident_only -not HVPMOS_2RS HVPMOS_LSIDE -outputlayer HVPMOS_2RS_WSIDE;

RULE GR.R.13 {
    CAPTION "The OD width of two rows multi-OD HV PMOS within the same guard ring <= 10 um";
    EDGE_LENGTH HVPMOS_2RS_WSIDE -gt "GR_R_13";
}

RULE GR.R.14 {
    CAPTION "HV N/PMOS enclosed by (guard ring with RPO) is not allowed.";
    HOLES NSTP _EPTMPL265143;
    HOLES PSTP _EPTMPL265144;
    OR GR.R.14:_EPTMPL265143 GR.R.14:_EPTMPL265144 -outputlayer GR_HOLE;
    OR HVPMOS HVNMOS _EPTMPL265146;
    SELECT -enclose GR_HOLE GR.R.14:_EPTMPL265146 -outputlayer GR_HOLE_CHK;
    SELECT -touch NSTP GR_HOLE_CHK _EPTMPL265148;
    AND GR.R.14:_EPTMPL265148 RPO;
    SELECT -touch PSTP GR_HOLE_CHK _EPTMPL265150;
    AND GR.R.14:_EPTMPL265150 RPO;
}

RULE CO.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.09 um";
    CAPTION "CO.R.3  45-degree rotated CO is not allowed";
    RECT_CHK -not COs -eq "CO_W_1" -by -eq "CO_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD _EPTMPL265153;
    SELECT -inside -not CO.W.1:_EPTMPL265153 SRAM_EXCLUDE;
}

RULE CO.W.2 {
    CAPTION "CO bar width = 0.09 um (CO bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE CO_BAR -lt "CO_W_2" -abut -lt 90 -metric opposite -para ONLY;
    WITH_WIDTH CO_BAR -gt "CO_W_2" -outputlayer A;
    ANGLE CO_BAR -eq 45 -outputlayer B;
    INTE B -lt "CO_W_2 + GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 1 -length 0.005;
}

RULE CO.S.1 {
    CAPTION "Spacing >= 0.11 um";
    EXTE CO -lt "CO_S_1" -abut -lt 90 -single_point -output region;
}

RULE CO.S.2 {
    CAPTION "Space to 3-neighboring CO (< 0.15 um distance) >= 0.14 um";
    SELECT -with_neighbor CO -gt 2 -space -lt CO_S_2_N -outputlayer X;
    EXTE X CO -lt "CO_S_2" -abut -lt 90 -single_point -output region;
}
STAMP CO COi -outputlayer CO_NODAL;

RULE CO.S.2.1 {
    CAPTION "Space to neighboring CO [different net and common parallel run length > 0] >= 0.14 um";
    EXTE CO_NODAL -lt "CO_S_2_1" -abut -lt 90 -not_connected -metric opposite -output region;
}

RULE CO.S.2.2 {
    CAPTION "Space to neighboring CO [different net] >= 0.12 um";
    EXTE CO_NODAL -lt "CO_S_2_2" -abut -lt 90 -not_connected -output region;
}

RULE CO.S.3 {
    CAPTION "Space to GATE (Overlap of GATE is not allowed) >= 0.055 um";
    EXTE COOD GATE -lt "CO_S_3" -abut -lt 90 -single_point -output region -outputlayer A;
    SELECT -inside -not A SRAMDMY_PERI;
    AND CO GATE;
}

RULE CO.S.4 {
    CAPTION "{CO inside PO} space to OD >= 0.07 um";
    EXTE COPO OD -lt "CO_S_4" -abut -lt 90 -single_point -output region;
}

RULE CO.S.5 {
    CAPTION "{CO inside OD} space to 1.8V or 2.5V or 3.3V GATE >= 0.09 um";
    EXTE COOD HV_GATE -lt "CO_S_5" -abut -lt 90 -single_point -output region;
}

RULE CO.S.6 {
    CAPTION "Space to butted PP/NP edge on OD (overlap of NP/PP boundary on OD is not allowed.) >= 0.06 um";
    EXTE NP_PP_BTE COOD -lt "CO_S_6" -abut -lt 90 -output region;
    ENC COOD NP_PP_BTE -lt "CO_S_6" -abut -lt 90 -output region;
    NOT COOD CSRDMY _EPTMPL265174;
    NOT CO.S.6:_EPTMPL265174 SEALRING _EPTMPL265175;
    SELECT -cut CO.S.6:_EPTMPL265175 PP;
    ENC COOD PP -lt 0.001 -abut -lt 90 -single_point -output region;
    ENC COOD NP -lt 0.001 -abut -lt 90 -single_point -output region;
}

RULE CO.EN.1 {
    CAPTION "Enclosure by OD >= 0.015 um";
    ENC COOD OD -lt "CO_EN_1" -abut -lt 90 -single_point -output region;
}

RULE CO.EN.1.1 {
    CAPTION "Enclosure by OD [at least two opposite side] >= 0.03 um.";
    RECT_ENC COOD OD -abut -lt 90 -single_point -good CO_EN_1 CO_EN_1_1 opposite CO_EN_1 CO_EN_1_1 opposite -outputlayer X;
    ENC X OD -lt "CO_EN_1_1" -abut -lt 90 -metric opposite -output positive1 -outputlayer Y;
    EDGE_SELECT -coincident_only X Y -outputlayer Z;
    INTE Z -lt "CO_W_1" -abut -eq 90 -intersecting ONLY -output region;
}

RULE CO.EN.2 {
    CAPTION "Enclosure by PO >= 0.01";
    ENC COPO POLYs -lt "CO_EN_2" -abut -lt 90 -single_point -output region;
    NOT COPO POLY;
}

RULE CO.EN.3__CO.EN.4 {
    CAPTION "Enclosure by PO [at least two opposite sides] >= 0.04 ,or [all sides] >= 0.03";
    RECT_ENC CO POLYs -abut -ltgt 0 90 -single_point -good CO_EN_2 CO_EN_3 opposite CO_EN_2 CO_EN_3 opposite -outputlayer X;
    ENC X POLYs -lt "CO_EN_4" -abut -lt 90 -single_point -output region;
}
SIZE M1 -by "M1_S_2_W/2" -underover -truncate "M1_S_2_W/2" _EPTMPL265188;
AND _EPTMPL265188 M1 -outputlayer M1Wide_first;
SIZE M1Wide_first -by "M1_S_2_1_W/2" -underover -truncate "M1_S_2_1_W/2" _EPTMPL265190;
AND _EPTMPL265190 M1Wide_first -outputlayer M1Wide_0.4;
SIZE M1Wide_first -by "M1_S_3_W/2" -underover -truncate "M1_S_3_W/2" _EPTMPL265192;
AND _EPTMPL265192 M1Wide_first -outputlayer M1Wide_1.5;
SIZE M1Wide_1.5 -by "M1_S_4_W/2" -underover -truncate "M1_S_4_W/2" _EPTMPL265194;
AND _EPTMPL265194 M1Wide_1.5 -outputlayer M1Wide_4.5;
NOT M1Wide_first CB_NON_CUP -outputlayer M1_10;
NOT M1Wide_0.4 CB_NON_CUP -outputlayer M1_11;
NOT M1Wide_1.5 CB_NON_CUP -outputlayer M1_2;
NOT M1Wide_4.5 CB_NON_CUP -outputlayer M1_3;
AREA M1 -gt "M1_S_3_L*M1_W_1" -outputlayer M1AS3;
AREA M1AS3 -gt "M1_S_4_L*M1_W_1" -outputlayer M1AS4;
ANGLE M1 -eq 45 -outputlayer M1_EDGE_45;

RULE M1.W.1 {
    CAPTION "Width >= 0.09 um";
    INTE M1s -lt "M1_W_1" -abut -lt 90 -single_point -output region _EPTMPL265203;
    SELECT -inside -not M1.W.1:_EPTMPL265203 SRAM_EXCLUDE;
}

RULE M1.W.2 {
    CAPTION "Width of 45-degree bent MM1 Please make sure the vertex of 45 degree pattern is on 5nm grid >= 0.19 um";
    INTE M1_EDGE_45 -lt "M1_W_2" -abut -lt 90 -output region;
}

RULE M1.W.3 {
    CAPTION "Maximum width <= 12 um";
    SIZE M1 -by "M1_W_3/2" -underover -truncate "M1_W_3/2";
}

RULE M1.S.1 {
    CAPTION "Spacing >= 0.09 um";
    EXTE M1 -lt "M1_S_1" -abut -lt 90 -single_point -output region;
}

RULE M1.S.2 {
    CAPTION "Space [at least one metal line width > 0.2 um  and the parallel metal run length > 0.38 um ] (union projection) >= 0.11";
    EXTE M1_10 M1 -lt "M1_S_2" -metric opposite -output region -measure all -outputlayer X;
    NOT X M1 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M1_S_2_L+GRID;
}

RULE M1.S.2.1 {
    CAPTION "Space [at least one metal line width > 0.42 um  and the parallel metal run length > 0.42 um ] (union projection) >= 0.16";
    EXTE M1_11 M1 -lt "M1_S_2_1" -metric opposite -output region -measure all -outputlayer X;
    NOT X M1 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M1_S_2_1_L+GRID;
}

RULE M1.S.3 {
    CAPTION "Space [at least one metal line width > 1.5 um  and the parallel metal run length > 1.5 um ] (union projection) >= 0.5";
    EXTE M1_2 M1AS3 -lt "M1_S_3" -metric opposite -output region -measure all -outputlayer X;
    NOT X M1 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M1_S_3_L+GRID;
}

RULE M1.S.4 {
    CAPTION "Space [at least one metal line width > 4.5 um  and the parallel metal run length > 4.5 um ] (union projection) >= 1.5";
    EXTE M1_3 M1AS4 -lt "M1_S_4" -metric opposite -output region -measure all -outputlayer X;
    NOT X M1 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M1_S_4_L+GRID;
}

RULE M1.S.5 {
    CAPTION "If M1 has parallel run length with opposite M1 along two adjacent edges of M1 [any one edge < 0.11 um (Q) and its opposite extension< 0.035um (T) distance from the corner of the two edges of M1], then one of the space (S1 or S2) to opposite M1 must be >= 0.11 um.";
    CONVEX_EDGE M1 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt "M1_S_5_Q" -outputlayer A;
    EXTE A M1 -lt "M1_S_5" -abut -lt 90 -metric opposite_extended "M1_S_5_E" -output positive1 -outputlayer B;
    EDGE_SELECT -coincident_only -inside A B -outputlayer C;
    INTE C M1 -lt "M1_S_5_Q" -abut -eq 90 -intersecting ONLY -output positive2 -outputlayer D;
    EDGE_LENGTH D -ge "M1_W_1" -outputlayer I;
    EDGE_EXPAND I -inside_by 0.001 -extend_by "M1_S_5_E" -outputlayer J;
    EDGE_EXPAND I -inside_by 0.001 -outputlayer K;
    NOT J K -outputlayer L;
    SELECT -with_edge L A -outputlayer M;
    OR M K -outputlayer N;
    EDGE_SELECT -coincident_only N I -outputlayer O;
    EXTE O M1 -lt "M1_S_5" -abut -lt 90 -metric opposite -output region;
}

RULE M1.S.6 {
    CAPTION "Space to 45-degree bent M1 >= 0.19 um";
    EDGE_EXPAND M1_EDGE_45 -outside_by "M1_S_6" -outputlayer X;
    AND X M1;
}

RULE M1.EN.1 {
    CAPTION "Enclosure of CO >= 0 um";
    NOT COs M1s;
}

RULE M1.EN.2__M1.EN.3 {
    CAPTION "Enclosure of CO [at least two opposite sides] >= 0.04, or [all sides] >= 0.025 um";
    RECT_ENC COs M1s -abut -ltgt 0 90 -good 0 M1_EN_2 opposite 0 M1_EN_2 opposite -outputlayer A;
    ENC A M1s -lt "M1_EN_3" -abut -lt 90 -single_point -output region _EPTMPL265236;
    SELECT -inside -not M1.EN.2__M1.EN.3:_EPTMPL265236 SRAM_EXCLUDE;
}
SIZE M1Wide_first -by "M1_EN_4_W/2" -underover -truncate "M1_EN_4_W/2" _EPTMPL265238;
AND _EPTMPL265238 M1Wide_first -outputlayer M1Wide_1.0;

RULE M1.EN.4 {
    CAPTION "Enclosure of CO [M1 width > 1um] >= 0.04 um";
    SELECT -inside COs M1Wide_1.0 -outputlayer A;
    ENC A M1s -lt "M1_EN_4" -abut -lt 90 -single_point -output region;
}

RULE M1.A.1 {
    CAPTION "Area >= 0.042 um2";
    AREA M1s -lt "M1_A_1" _EPTMPL265242;
    SELECT -inside -not M1.A.1:_EPTMPL265242 SRAM_EXCLUDE;
}

RULE M1.A.2 {
    CAPTION "Enclosed area >= 0.2 um2";
    HOLES M1s -inner -lt "M1_A_2pre" -outputlayer X;
    NOT X M1i _EPTMPL265245;
    AREA M1.A.2:_EPTMPL265245 -lt "M1_A_2" _EPTMPL265246;
    SELECT -inside -not M1.A.2:_EPTMPL265246 SRAM_EXCLUDE;
}
COPY M1_EXC -outputlayer M1DN1H_EXC;
COPY M1_EXC_LOW -outputlayer M1DN1L_EXC;

RULE M1.DN.1 {
    CAPTION "M1 local density must be >= 0.1 range over 75 um x 75 um step 37.5 um";
    NOT M1x M1DN1L_EXC -outputlayer M1_CHECK;
    NOT CHIP M1DN1L_EXC -outputlayer CHIP_CHECK;
    DENSITY M1_CHECK CHIP_CHECK -lt M1_DN_1L -window "M1_DN_1L_W" -step "M1_DN_1L_S" -inside_of layer CHIPx -backup -expr "  AREA(M1_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M1DN1L_EXC _EPTMPL265253;
    WITH_WIDTH M1.DN.1:_EPTMPL265253 -ge "M1_DN_1L_E" -outputlayer F;
    DENSITY F M1_CHECK CHIP_CHECK -lt M1_DN_1L -window "M1_DN_1L_W" -step "M1_DN_1L_S" -inside_of layer CHIPx -backup -print "M1.DN.1.density" -expr "  ! AREA(F)+AREA(M1_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M1.DN.1.1 {
    CAPTION "M1 local density must be <= 0.8 range over 100 um x 100 um step 50 um";
    NOT M1x M1DN1H_EXC -outputlayer M1_CHECK;
    NOT CHIP M1DN1H_EXC -outputlayer CHIP_CHECK;
    DENSITY M1_CHECK CHIP_CHECK -gt M1_DN_1H -window "M1_DN_1H_W" -step "M1_DN_1H_S" -inside_of layer CHIPx -backup -expr "  AREA(M1_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M1DN1H_EXC _EPTMPL265259;
    WITH_WIDTH M1.DN.1.1:_EPTMPL265259 -ge "M1_DN_1H_E" -outputlayer F;
    DENSITY F M1_CHECK CHIP_CHECK -gt M1_DN_1H -window "M1_DN_1H_W" -step "M1_DN_1H_S" -inside_of layer CHIPx -backup -print "M1.DN.1.1.density" -expr "  !! AREA(F)*AREA(M1_CHECK)/AREA(CHIP_CHECK)  ";
}
COPY EMPTYi -outputlayer M1DN2_EXC;

RULE M1.DN.2 {
    CAPTION "M1 local density must be <= 0.9 range over 20 um x 20 um step 10 um";
    NOT M1x M1DN2_EXC -outputlayer M1_CHECK;
    DENSITY M1_CHECK CHIP -gt M1_DN_2 -window "M1_DN_2_W" -step "M1_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(M1_CHECK)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M1DN2_EXC _EPTMPL265265;
    WITH_WIDTH M1.DN.2:_EPTMPL265265 -ge "M1_DN_2_E" -outputlayer F;
    DENSITY F M1_CHECK CHIP -gt M1_DN_2 -window "M1_DN_2_W" -step "M1_DN_2_S" -inside_of layer CHIPx -backup -print "M1.DN.2.density" -expr "  !! AREA(F)*AREA(M1_CHECK)/AREA(CHIP)  ";
}

RULE M1.DN.4 {
    CAPTION "The metal density difference between any two 250 um x 250 um neighboring checking windows including DM1EXCL <= 0.4";
    DENSITY M1x CHIP -le 1 -window "M1_DN_4_W" -backup -gradient -gt M1_DN_4 -corner -print "M1.DN.4.density" -expr "  AREA(M1x)/AREA(CHIP)  ";
}
NOT M1x SRCSR -outputlayer M1_CORE;
SIZE M2 -by "M2_S_2_W/2" -underover -truncate "M2_S_2_W/2" _EPTMPL265270;
AND _EPTMPL265270 M2 -outputlayer M2Wide_first;
SIZE M2Wide_first -by "M2_S_2_1_W/2" -underover -truncate "M2_S_2_1_W/2" _EPTMPL265272;
AND _EPTMPL265272 M2Wide_first -outputlayer M2Wide_0.4;
SIZE M2Wide_first -by "M2_S_3_W/2" -underover -truncate "M2_S_3_W/2" _EPTMPL265274;
AND _EPTMPL265274 M2Wide_first -outputlayer M2Wide_1.5;
SIZE M2Wide_1.5 -by "M2_S_4_W/2" -underover -truncate "M2_S_4_W/2" _EPTMPL265276;
AND _EPTMPL265276 M2Wide_1.5 -outputlayer M2Wide_4.5;
SIZE M1Wide_first -by "VIA1_R_2_W/2" -underover -truncate "VIA1_R_2_W/2" _EPTMPL265278;
AND _EPTMPL265278 M1Wide_first -outputlayer M1Wide_0.42_VIA1;
SIZE M1Wide_0.42_VIA1 -by "VIA1_R_4_W/2" -underover -truncate "VIA1_R_4_W/2" _EPTMPL265280;
AND _EPTMPL265280 M1Wide_0.42_VIA1 -outputlayer M1Wide_0.7_VIA1;
SIZE M1Wide_0.7_VIA1 -by "VIA1_R_3_W/2" -underover -truncate "VIA1_R_3_W/2" _EPTMPL265282;
AND _EPTMPL265282 M1Wide_0.7_VIA1 -outputlayer M1Wide_0.98_VIA1;
SIZE M1Wide_0.98_VIA1 -by "VIA1_R_5_W/2" -underover -truncate "VIA1_R_5_W/2" _EPTMPL265284;
AND _EPTMPL265284 M1Wide_0.98_VIA1 -outputlayer M1Wide_2_VIA1;
SIZE M1Wide_2_VIA1 -by "VIA1_R_6_W/2" -underover -truncate "VIA1_R_6_W/2" _EPTMPL265286;
AND _EPTMPL265286 M1Wide_2_VIA1 -outputlayer M1Wide_3_VIA1;
SIZE M2Wide_first -by "VIA1_R_2_W/2" -underover -truncate "VIA1_R_2_W/2" _EPTMPL265288;
AND _EPTMPL265288 M2Wide_first -outputlayer M2Wide_0.42_VIA1;
SIZE M2Wide_0.42_VIA1 -by "VIA1_R_4_W/2" -underover -truncate "VIA1_R_4_W/2" _EPTMPL265290;
AND _EPTMPL265290 M2Wide_0.42_VIA1 -outputlayer M2Wide_0.7_VIA1;
SIZE M2Wide_0.7_VIA1 -by "VIA1_R_3_W/2" -underover -truncate "VIA1_R_3_W/2" _EPTMPL265292;
AND _EPTMPL265292 M2Wide_0.7_VIA1 -outputlayer M2Wide_0.98_VIA1;
SIZE M2Wide_0.98_VIA1 -by "VIA1_R_5_W/2" -underover -truncate "VIA1_R_5_W/2" _EPTMPL265294;
AND _EPTMPL265294 M2Wide_0.98_VIA1 -outputlayer M2Wide_2_VIA1;
SIZE M2Wide_2_VIA1 -by "VIA1_R_6_W/2" -underover -truncate "VIA1_R_6_W/2" _EPTMPL265296;
AND _EPTMPL265296 M2Wide_2_VIA1 -outputlayer M2Wide_3_VIA1;

RULE VIA1.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.1 um";
    CAPTION "VIA1.R.1 45-degree rotated VIA is not allowed";
    RECT_CHK -not VIA1s -eq "VIA1_W_1" -by -eq "VIA1_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD _EPTMPL265299;
    NOT VIA1.W.1:_EPTMPL265299 SRAM_EXCLUDE;
}

RULE VIA1.W.2 {
    CAPTION "VIA1 bar width = 0.1 (VIA1 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE VIA1_BAR -lt "VIA1_W_2" -abut -lt 90 -metric opposite -output region;
    WITH_WIDTH VIA1_BAR -gt "VIA1_W_2" -outputlayer A;
    ANGLE VIA1_BAR -eq 45 -outputlayer B;
    INTE B -lt "VIA1_W_2 + 2*GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 1 -length 0.005;
}

RULE VIA1.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE VIA1 -lt "VIA1_S_1" -abut -lt 90 -single_point -output region;
}

RULE VIA1.S.2 {
    CAPTION "Space to 3-neighboring VIAx (< 0.14 um distance) >= 0.13 um";
    SELECT -with_neighbor VIA1 -gt 2 -space -lt VIA1_S_2_S -outputlayer X;
    EXTE X VIA1 -lt "VIA1_S_2" -abut -lt 90 -single_point -output region;
}

RULE VIA1.S.3 {
    CAPTION "Space to neighboring VIAx [different net and common parallel run length > 0] >= 0.13 um";
    STAMP VIA1 VIA1i -outputlayer VIA1_NODAL;
    EXTE VIA1_NODAL -lt "VIA1_S_3" -abut -lt 90 -not_connected -metric opposite -output region;
}

RULE VIA1.EN.1 {
    CAPTION "Enclosure by M1 >= 0 um";
    NOT VIA1 M1;
}

RULE VIA1.EN.2__VIA1.EN.3 {
    CAPTION "Enclosure by M1 [at least two opposite sides] >= 0.04 , or [all sides] >= 0.03";
    RECT_ENC VIA1 M1s -abut -lt 90 -single_point -good 0 VIA1_EN_2 opposite 0 VIA1_EN_2 opposite -outputlayer X;
    ENC X M1s -lt "VIA1_EN_3" -abut -lt 90 -single_point -output region;
}

RULE VIA1.R.2__VIA1.R.3 {
    CAPTION "When M1 or M2 width > 0.3 um, more than one VIA1 is required.";
    CAPTION "2 vias spacing should be <= 0.2 um or 4 vias spacing should be <= 0.25 um";
    CAPTION "When M1 or M2 width > 0.7 um, more than three VIA1 is required.";
    CAPTION "4 vias spacing should be <= 0.2 um or 9 vias spacing should be <= 0.35 um";
    AND M1Wide_0.42_VIA1 M2 _EPTMPL265315;
    AND M2Wide_0.42_VIA1 M1 _EPTMPL265316;
    OR VIA1.R.2__VIA1.R.3:_EPTMPL265315 VIA1.R.2__VIA1.R.3:_EPTMPL265316 -outputlayer M2OvpM1_W_;
    AND M1Wide_0.98_VIA1 M2 _EPTMPL265318;
    AND M2Wide_0.98_VIA1 M1 _EPTMPL265319;
    OR VIA1.R.2__VIA1.R.3:_EPTMPL265318 VIA1.R.2__VIA1.R.3:_EPTMPL265319 -outputlayer M2OvpM1_B;
    NOT M2OvpM1_W_ M2OvpM1_B -outputlayer M2OvpM1_W;
    SELECT -outside -not VIA1_EXD M2OvpM1_W -outputlayer Checked_VIA1_W_;
    SELECT -outside -not VIA1_EXD M2OvpM1_B -outputlayer Checked_VIA1_B;
    NOT Checked_VIA1_W_ Checked_VIA1_B -outputlayer Checked_VIA1_W;
    SELECT -interact M1i M2OvpM1_W_ -outputlayer M1_effect;
    SELECT -interact M2i M2OvpM1_W_ -outputlayer M2_effect;
    AND M1_effect M2_effect -outputlayer effect_M2OvpM1_;
    SELECT -interact effect_M2OvpM1_ M2OvpM1_W_ -outputlayer effect_M2OvpM1;
    SELECT -interact VIA1_EXD effect_M2OvpM1 -outputlayer effect_VIA;
    SIZE effect_VIA -by "VIA1_R_2_S1/2" -inside_of effect_M2OvpM1 -step "M1_S_1*0.7" -outputlayer V1Merged_A;
    SIZE V1Merged_A -by "VIA1_R_2_S2_S1" -inside_of effect_M2OvpM1 -step "M1_S_1*0.7" -outputlayer V1Merged_B;
    SIZE V1Merged_B -by "(VIA1_R_3_S2 - VIA1_R_2_S2)/2" -inside_of effect_M2OvpM1 -step "M1_S_1*0.7" -outputlayer V1Merged_C;
    SELECT -interact V1Merged_A effect_VIA -lt 2 -outputlayer V1Merged_A2R;
    SELECT -outside V1Merged_A V1Merged_A2R -outputlayer V1Merged_A2;
    SELECT -interact V1Merged_A2 effect_VIA -lt 4 -outputlayer V1Merged_A4R;
    SELECT -outside V1Merged_A2 V1Merged_A4R -outputlayer V1Merged_A4;
    SELECT -interact V1Merged_B effect_VIA -lt 4 -outputlayer V1Merged_B4R;
    SELECT -outside V1Merged_B V1Merged_B4R -outputlayer V1Merged_B4;
    SELECT -interact V1Merged_C effect_VIA -lt 9 -outputlayer V1Merged_C9R;
    SELECT -outside V1Merged_C V1Merged_C9R -outputlayer V1Merged_C9;
    OR V1Merged_A2 V1Merged_B4 -outputlayer GMergeW;
    OR V1Merged_A4 V1Merged_C9 -outputlayer GMergeB;
    SELECT -interact Checked_VIA1_W GMergeW -outputlayer GVIA_W;
    SELECT -interact Checked_VIA1_B GMergeB -outputlayer GVIA_B;
    SELECT -interact M2OvpM1_W GVIA_W -outputlayer GOOD_AREA_W;
    SELECT -interact M2OvpM1_B GVIA_B -outputlayer GOOD_AREA_B;
    SELECT -outside Checked_VIA1_W GOOD_AREA_W;
    SELECT -outside Checked_VIA1_B GOOD_AREA_B;
}

RULE VIA1.R.4:M1 {
    CAPTION " At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M1Wide_0.7_VIA1 -by "VIA1_R_4_D + GRID" _EPTMPL265349;
    NOT VIA1.R.4:M1:_EPTMPL265349 M1Wide_0.7_VIA1 _EPTMPL265350;
    AND VIA1.R.4:M1:_EPTMPL265350 M1 -outputlayer Branch1;
    SELECT -interact Branch1 M1Wide_0.7_VIA1 _EPTMPL265352;
    SELECT -interact VIA1.R.4:M1:_EPTMPL265352 VIA1 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M1Wide_0.7_VIA1 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA1_R_4_D" -inside_of Branch1HasVia -step "M1_S_1*0.5" -outputlayer Branch;
    AND Branch M2 _EPTMPL265357;
    SELECT -interact VIA1.R.4:M1:_EPTMPL265357 VIA1 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA1 Branch _EPTMPL265359;
    SELECT -outside VIA1.R.4:M1:_EPTMPL265359 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M2 BranchSingleVia _EPTMPL265361;
    AND VIA1.R.4:M1:_EPTMPL265361 M1 _EPTMPL265362;
    SELECT -interact VIA1.R.4:M1:_EPTMPL265362 BranchSingleVia _EPTMPL265363;
    SELECT -interact VIA1.R.4:M1:_EPTMPL265363 VIA1 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265365;
    NOT VIA1.R.4:M1:_EPTMPL265365 VIA_EXD;
}

RULE VIA1.R.4:M2 {
    CAPTION "At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M2Wide_0.7_VIA1 -by "VIA1_R_4_D + GRID" _EPTMPL265367;
    NOT VIA1.R.4:M2:_EPTMPL265367 M2Wide_0.7_VIA1 _EPTMPL265368;
    AND VIA1.R.4:M2:_EPTMPL265368 M2 -outputlayer Branch1;
    SELECT -interact Branch1 M2Wide_0.7_VIA1 _EPTMPL265370;
    SELECT -interact VIA1.R.4:M2:_EPTMPL265370 VIA1 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M2Wide_0.7_VIA1 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA1_R_4_D" -inside_of Branch1HasVia -step "M2_S_1*0.5" -outputlayer Branch;
    AND Branch M1 _EPTMPL265375;
    SELECT -interact VIA1.R.4:M2:_EPTMPL265375 VIA1 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA1 Branch _EPTMPL265377;
    SELECT -outside VIA1.R.4:M2:_EPTMPL265377 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M1 BranchSingleVia _EPTMPL265379;
    AND VIA1.R.4:M2:_EPTMPL265379 M2 _EPTMPL265380;
    SELECT -interact VIA1.R.4:M2:_EPTMPL265380 BranchSingleVia _EPTMPL265381;
    SELECT -interact VIA1.R.4:M2:_EPTMPL265381 VIA1 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265383;
    NOT VIA1.R.4:M2:_EPTMPL265383 VIA_EXD;
}

RULE VIA1.R.5:M1 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M1Wide_2_VIA1 -by "VIA1_R_5_D + GRID" _EPTMPL265385;
    NOT VIA1.R.5:M1:_EPTMPL265385 M1Wide_2_VIA1 _EPTMPL265386;
    AND VIA1.R.5:M1:_EPTMPL265386 M1 -outputlayer Branch1;
    SELECT -interact Branch1 M1Wide_2_VIA1 _EPTMPL265388;
    SELECT -interact VIA1.R.5:M1:_EPTMPL265388 VIA1 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M1Wide_2_VIA1 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA1_R_5_D" -inside_of Branch1HasVia -step "M1_S_1*0.7" -outputlayer Branch;
    AND Branch M2 _EPTMPL265393;
    SELECT -interact VIA1.R.5:M1:_EPTMPL265393 VIA1 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA1 Branch _EPTMPL265395;
    SELECT -outside VIA1.R.5:M1:_EPTMPL265395 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M2 BranchSingleVia _EPTMPL265397;
    AND VIA1.R.5:M1:_EPTMPL265397 M1 _EPTMPL265398;
    SELECT -interact VIA1.R.5:M1:_EPTMPL265398 BranchSingleVia _EPTMPL265399;
    SELECT -interact VIA1.R.5:M1:_EPTMPL265399 VIA1 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265401;
    NOT VIA1.R.5:M1:_EPTMPL265401 VIA_EXD;
}

RULE VIA1.R.5:M2 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M2Wide_2_VIA1 -by "VIA1_R_5_D + GRID" _EPTMPL265403;
    NOT VIA1.R.5:M2:_EPTMPL265403 M2Wide_2_VIA1 _EPTMPL265404;
    AND VIA1.R.5:M2:_EPTMPL265404 M2 -outputlayer Branch1;
    SELECT -interact Branch1 M2Wide_2_VIA1 _EPTMPL265406;
    SELECT -interact VIA1.R.5:M2:_EPTMPL265406 VIA1 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M2Wide_2_VIA1 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA1_R_5_D" -inside_of Branch1HasVia -step "M2_S_1*0.7" -outputlayer Branch;
    AND Branch M1 _EPTMPL265411;
    SELECT -interact VIA1.R.5:M2:_EPTMPL265411 VIA1 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA1 Branch _EPTMPL265413;
    SELECT -outside VIA1.R.5:M2:_EPTMPL265413 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M1 BranchSingleVia _EPTMPL265415;
    AND VIA1.R.5:M2:_EPTMPL265415 M2 _EPTMPL265416;
    SELECT -interact VIA1.R.5:M2:_EPTMPL265416 BranchSingleVia _EPTMPL265417;
    SELECT -interact VIA1.R.5:M2:_EPTMPL265417 VIA1 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265419;
    NOT VIA1.R.5:M2:_EPTMPL265419 VIA_EXD;
}
SELECT -enclose_rect M1Wide_3_VIA1 -width VIA1_R_6_W -length VIA1_R_6_L+GRID -outputlayer M1Big_3_VIA1;

RULE VIA1.R.6:M1 {
    CAPTION " At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M1Big_3_VIA1 -by "VIA1_R_6_D + GRID" _EPTMPL265422;
    NOT VIA1.R.6:M1:_EPTMPL265422 M1Big_3_VIA1 _EPTMPL265423;
    AND VIA1.R.6:M1:_EPTMPL265423 M1 -outputlayer Branch1;
    SELECT -interact Branch1 M1Big_3_VIA1 _EPTMPL265425;
    SELECT -interact VIA1.R.6:M1:_EPTMPL265425 VIA1 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M1Big_3_VIA1 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA1_R_6_D" -inside_of Branch1HasVia -step "M1_S_1*0.7" -outputlayer Branch;
    AND Branch M2 _EPTMPL265430;
    SELECT -interact VIA1.R.6:M1:_EPTMPL265430 VIA1 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA1 Branch _EPTMPL265432;
    SELECT -outside VIA1.R.6:M1:_EPTMPL265432 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M2 BranchSingleVia _EPTMPL265434;
    AND VIA1.R.6:M1:_EPTMPL265434 M1 _EPTMPL265435;
    SELECT -interact VIA1.R.6:M1:_EPTMPL265435 BranchSingleVia _EPTMPL265436;
    SELECT -interact VIA1.R.6:M1:_EPTMPL265436 VIA1 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265438;
    NOT VIA1.R.6:M1:_EPTMPL265438 VIA_EXD;
}
SELECT -enclose_rect M2Wide_3_VIA1 -width VIA1_R_6_W -length VIA1_R_6_L+GRID -outputlayer M2Big_3_VIA1;

RULE VIA1.R.6:M2 {
    CAPTION "At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M2Big_3_VIA1 -by "VIA1_R_6_D + GRID" _EPTMPL265441;
    NOT VIA1.R.6:M2:_EPTMPL265441 M2Big_3_VIA1 _EPTMPL265442;
    AND VIA1.R.6:M2:_EPTMPL265442 M2 -outputlayer Branch1;
    SELECT -interact Branch1 M2Big_3_VIA1 _EPTMPL265444;
    SELECT -interact VIA1.R.6:M2:_EPTMPL265444 VIA1 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M2Big_3_VIA1 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA1_R_6_D" -inside_of Branch1HasVia -step "M2_S_1*0.7" -outputlayer Branch;
    AND Branch M1 _EPTMPL265449;
    SELECT -interact VIA1.R.6:M2:_EPTMPL265449 VIA1 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA1 Branch _EPTMPL265451;
    SELECT -outside VIA1.R.6:M2:_EPTMPL265451 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M1 BranchSingleVia _EPTMPL265453;
    AND VIA1.R.6:M2:_EPTMPL265453 M2 _EPTMPL265454;
    SELECT -interact VIA1.R.6:M2:_EPTMPL265454 BranchSingleVia _EPTMPL265455;
    SELECT -interact VIA1.R.6:M2:_EPTMPL265455 VIA1 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265457;
    NOT VIA1.R.6:M2:_EPTMPL265457 VIA_EXD;
}

RULE VIA1.R.11 {
    CAPTION "Single VIAx is not allowed for H-shape  Mx+1 when all of the following conditions come into existence:";
    CAPTION "1. The Mx+1 has H-shape interact with two metal holes : both two metal hole area <= 5 um2 and two metal hole length(L2) <= 5 um";
    CAPTION "2. The VIAx overlaps on the center metal bar of this H-shape Mx+1";
    CAPTION "3. The length (L) of the center metal bar <= 1 um and the width of metal bar is <= 0.3 um.";
    WITH_WIDTH M2i -le "VIA1_R_11_W" -outputlayer W;
    HOLES M2i -inner -le "VIA1_R_11_A" _EPTMPL265460;
    SELECT -interact VIA1.R.11:_EPTMPL265460 W -outputlayer H_HOLE;
    SELECT -interact M2i H_HOLE -outputlayer A0;
    EDGE_BOOLEAN -coincident_only -outside A0 H_HOLE -outputlayer A;
    INTE A -le "VIA1_R_11_W" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL265464;
    SELECT -inside VIA1.R.11:_EPTMPL265464 A0 _EPTMPL265465;
    SELECT -interact VIA1.R.11:_EPTMPL265465 H_HOLE -eq 2 -outputlayer B0;
    INTE A -le "VIA1_R_11_L" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL265467;
    SELECT -inside VIA1.R.11:_EPTMPL265467 A0 _EPTMPL265468;
    AND VIA1.R.11:_EPTMPL265468 W _EPTMPL265469;
    SELECT -interact VIA1.R.11:_EPTMPL265469 H_HOLE -eq 2 -outputlayer B1;
    EXTE H_HOLE -le "VIA1_R_11_W" -abut -lt 90 -metric opposite -notch only -output region -outputlayer HOLE_NOTCH;
    NOT B1 HOLE_NOTCH _EPTMPL265472;
    OR VIA1.R.11:_EPTMPL265472 B0 -outputlayer B2;
    EXTE B2 -le "VIA1_R_11_W" -abut -eq 90 -intersecting ONLY -output region_extents _EPTMPL265474;
    SELECT -touch VIA1.R.11:_EPTMPL265474 B2 -eq 2 _EPTMPL265475;
    AND VIA1.R.11:_EPTMPL265475 W -outputlayer CORNER_M;
    OR B2 CORNER_M -outputlayer B;
    SELECT -enclose_rect -not B -width GRID -length VIA1_R_11_L+GRID -outputlayer CENTER_BAR1;
    SELECT -interact CENTER_BAR1 H_HOLE -eq 2 _EPTMPL265479;
    SELECT -interact VIA1.R.11:_EPTMPL265479 VIA1i -outputlayer CENTER_BAR2;
    EDGE_BOOLEAN -coincident_only -outside CENTER_BAR2 H_HOLE -outputlayer C;
    EXTE C A -le "VIA1_R_11_L2" -metric opposite -output positive1 -outputlayer D;
    EDGE_BOOLEAN -coincident_only -inside -not C D -outputlayer E;
    SELECT -with_edge -not CENTER_BAR2 E -outputlayer CENTER_BAR3;
    SELECT -outside -not VIA1i CENTER_BAR3 -outputlayer CHECK_VIA;
    SELECT -interact A0 CHECK_VIA _EPTMPL265486;
    SELECT -interact M1i CHECK_VIA _EPTMPL265487;
    AND VIA1.R.11:_EPTMPL265486 VIA1.R.11:_EPTMPL265487 _EPTMPL265488;
    SELECT -interact VIA1.R.11:_EPTMPL265488 VIA1i -eq 1 _EPTMPL265489;
    AND CHECK_VIA VIA1.R.11:_EPTMPL265489;
}
NOT M2Wide_first CB_NON_CUP -outputlayer M21;
NOT M2Wide_0.4 CB_NON_CUP -outputlayer M211;
NOT M2Wide_1.5 CB_NON_CUP -outputlayer M22;
NOT M2Wide_4.5 CB_NON_CUP -outputlayer M23;
AREA M2 -gt "M2_S_3_L*M2_W_1" -outputlayer M2AS3;
AREA M2AS3 -gt "M2_S_4_L*M2_W_1" -outputlayer M2AS4;
ANGLE M2 -eq 45 -outputlayer M2_EDGE_45;

RULE M2.W.1 {
    CAPTION "Width >= 0.1 um";
    INTE M2 -lt "M2_W_1" -abut -lt 90 -single_point -output region;
}

RULE M2.W.2 {
    CAPTION "Width of 45-degree bent Mx Please make sure the vertex of 45 degree pattern is on 5nm grid >= 0.19 um";
    INTE M2_EDGE_45 -lt "M2_W_2" -abut -lt 90 -output region;
}

RULE M2.W.3 {
    CAPTION "Maximum width <= 12 um";
    SIZE M2 -by "M2_W_3/2" -underover -truncate "M2_W_3/2";
}

RULE M2.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE M2 -lt "M2_S_1" -abut -lt 90 -single_point -output region;
}

RULE M2.S.2 {
    CAPTION "Space [at least one metal line width > 0.2 um  and the parallel metal run length > 0.38 um ] (union projection) >= 0.12";
    EXTE M21 M2 -lt "M2_S_2" -metric opposite -output region -measure all -outputlayer X;
    NOT X M2 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M2_S_2_L+GRID;
}

RULE M2.S.2.1 {
    CAPTION "Space [at least one metal line width > 0.4 um  and the parallel metal run length > 0.4 um ] (union projection) >= 0.16";
    EXTE M211 M2 -lt "M2_S_2_1" -metric opposite -output region -measure all -outputlayer X;
    NOT X M2 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M2_S_2_1_L+GRID;
}

RULE M2.S.3 {
    CAPTION "Space [at least one metal line width > 1.5 um  and the parallel metal run length > 1.5 um ] (union projection) >= 0.5";
    EXTE M22 M2AS3 -lt "M2_S_3" -metric opposite -output region -measure all -outputlayer X;
    NOT X M2 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M2_S_3_L+GRID;
}

RULE M2.S.4 {
    CAPTION "Space [at least one metal line width > 4.5 um  and the parallel metal run length > 4.5 um ] (union projection) >= 1.5";
    EXTE M23 M2AS4 -lt "M2_S_4" -metric opposite -output region -measure all -outputlayer X;
    NOT X M2 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M2_S_4_L+GRID;
}

RULE M2.S.5 {
    CAPTION "Space at Mx line-end (W<Q=0.120) in a dense-line-end configuration: If Mx has parallel run length with opposite Mx (measured with T=0.035 extension) along 2 adjacent edges of Mx [any one edge <Q distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.10 um (R)) >= 0.12 um.";
    NOT M2 SRAM_EXCLUDE -outputlayer M2sx;
    CONVEX_EDGE M2sx -angle1 -eq 90 -angle2 -eq 90 -with_length -lt "M2_S_5_Q" -outputlayer A;
    EXTE A M2sx -lt "M2_S_5" -abut -lt 90 -metric opposite_extended "M2_S_5_E" -output positive1 -outputlayer B;
    EDGE_SELECT -coincident_only -inside A B -outputlayer C;
    INTE C M2sx -lt "M2_S_5_Q" -abut -eq 90 -intersecting ONLY -output positive2 -outputlayer D;
    EDGE_LENGTH D -ge "M2_W_1" -outputlayer I;
    EDGE_EXPAND I -inside_by 0.001 -extend_by "M2_S_5_E" -outputlayer J;
    EDGE_EXPAND I -inside_by 0.001 -outputlayer K;
    NOT J K -outputlayer L;
    SELECT -with_edge L A -outputlayer M;
    OR M K -outputlayer N;
    EDGE_SELECT -coincident_only N I -outputlayer O;
    EXTE O M2sx -lt "M2_S_5" -abut -lt 90 -metric opposite -output region;
}

RULE M2.EN.1 {
    CAPTION " Enclosure of VIA1 >= 0 um";
    NOT VIA1 M2;
}

RULE M2.EN.2__M2.EN.3 {
    CAPTION "Enclosure of VIA1 [at least two opposite sides] >= 0.04 ,or [all sides] >= 0.03";
    RECT_ENC VIA1 M2 -abut -lt 90 -single_point -good 0 M2_EN_2 opposite 0 M2_EN_2 opposite -outputlayer X;
    ENC X M2 -lt "M2_EN_3" -abut -lt 90 -single_point -output region;
}

RULE M2.A.1 {
    CAPTION "Area >= 0.052 um2";
    AREA M2 -lt "M2_A_1" -outputlayer A;
    NOT A SRAM_EXCLUDE;
}

RULE M2.A.2 {
    CAPTION "Enclosed area >= 0.2 um";
    HOLES M2 -inner -lt "M2_A_2pre" -outputlayer X;
    NOT X M2 _EPTMPL265533;
    AREA M2.A.2:_EPTMPL265533 -lt "M2_A_2";
}

RULE M2.S.6 {
    CAPTION "Space to 45 degree bent M2 >=  M2_S_6 um";
    EDGE_EXPAND M2_EDGE_45 -outside_by "M2_S_6" -outputlayer X;
    AND X M2;
}
COPY M2_EXC -outputlayer M2DN1H_EXC;
COPY M2_EXC_LOW -outputlayer M2DN1L_EXC;

RULE M2.DN.1 {
    CAPTION "M2 local density must be >= 0.1 range over 75 um x 75 um step 37.5 um";
    NOT M2x M2DN1L_EXC -outputlayer M2_CHECK;
    NOT CHIP M2DN1L_EXC -outputlayer CHIP_CHECK;
    DENSITY M2_CHECK CHIP_CHECK -lt M2_DN_1L -window "M2_DN_1L_W" -step "M2_DN_1L_S" -inside_of layer CHIPx -backup -expr "  AREA(M2_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M2DN1L_EXC _EPTMPL265542;
    WITH_WIDTH M2.DN.1:_EPTMPL265542 -ge "M2_DN_1L_E" -outputlayer F;
    DENSITY F M2_CHECK CHIP_CHECK -lt M2_DN_1L -window "M2_DN_1L_W" -step "M2_DN_1L_S" -inside_of layer CHIPx -backup -print "M2.DN.1.density" -expr "  ! AREA(F)+AREA(M2_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M2.DN.1.1 {
    CAPTION "M2 local density must be <= 0.8 range over 100 um x 100 um step 50 um";
    NOT M2x M2DN1H_EXC -outputlayer M2_CHECK;
    NOT CHIP M2DN1H_EXC -outputlayer CHIP_CHECK;
    DENSITY M2_CHECK CHIP_CHECK -gt M2_DN_1H -window "M2_DN_1H_W" -step "M2_DN_1H_S" -inside_of layer CHIPx -backup -expr "  AREA(M2_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M2DN1H_EXC _EPTMPL265548;
    WITH_WIDTH M2.DN.1.1:_EPTMPL265548 -ge "M2_DN_1H_E" -outputlayer F;
    DENSITY F M2_CHECK CHIP_CHECK -gt M2_DN_1H -window "M2_DN_1H_W" -step "M2_DN_1H_S" -inside_of layer CHIPx -backup -print "M2.DN.1.1.density" -expr "  !! AREA(F)*AREA(M2_CHECK)/AREA(CHIP_CHECK)  ";
}
COPY EMPTYi -outputlayer M2DN2_EXC;

RULE M2.DN.2 {
    CAPTION "M2 local density must be <= 0.9 range over 20 um x 20 um step 10 um";
    NOT M2x M2DN2_EXC -outputlayer M2_CHECK;
    DENSITY M2_CHECK CHIP -gt M2_DN_2 -window "M2_DN_2_W" -step "M2_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(M2_CHECK)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M2DN2_EXC _EPTMPL265554;
    WITH_WIDTH M2.DN.2:_EPTMPL265554 -ge "M2_DN_2_E" -outputlayer F;
    DENSITY F M2_CHECK CHIP -gt M2_DN_2 -window "M2_DN_2_W" -step "M2_DN_2_S" -inside_of layer CHIPx -backup -print "M2.DN.2.density" -expr "  !! AREA(F)*AREA(M2_CHECK)/AREA(CHIP)  ";
}

RULE M2.DN.4 {
    CAPTION "The metal density difference between any two 250 um x 250 um neighboring checking windows including DM2EXCL <= 0.4";
    DENSITY M2x CHIP -le 1 -window "M2_DN_4_W" -backup -gradient -gt M2_DN_4 -corner -print "M2.DN.4.density" -expr "  AREA(M2x)/AREA(CHIP)  ";
}
NOT M2x SRCSR -outputlayer M2_CORE;
SIZE M3 -by "M3_S_2_W/2" -underover -truncate "M3_S_2_W/2" _EPTMPL265559;
AND _EPTMPL265559 M3 -outputlayer M3Wide_first;
SIZE M3Wide_first -by "M3_S_2_1_W/2" -underover -truncate "M3_S_2_1_W/2" _EPTMPL265561;
AND _EPTMPL265561 M3Wide_first -outputlayer M3Wide_0.4;
SIZE M3Wide_first -by "M3_S_3_W/2" -underover -truncate "M3_S_3_W/2" _EPTMPL265563;
AND _EPTMPL265563 M3Wide_first -outputlayer M3Wide_1.5;
SIZE M3Wide_1.5 -by "M3_S_4_W/2" -underover -truncate "M3_S_4_W/2" _EPTMPL265565;
AND _EPTMPL265565 M3Wide_1.5 -outputlayer M3Wide_4.5;
SIZE M2Wide_first -by "VIA2_R_2_W/2" -underover -truncate "VIA2_R_2_W/2" _EPTMPL265567;
AND _EPTMPL265567 M2Wide_first -outputlayer M2Wide_0.42_VIA2;
SIZE M2Wide_0.42_VIA2 -by "VIA2_R_4_W/2" -underover -truncate "VIA2_R_4_W/2" _EPTMPL265569;
AND _EPTMPL265569 M2Wide_0.42_VIA2 -outputlayer M2Wide_0.7_VIA2;
SIZE M2Wide_0.7_VIA2 -by "VIA2_R_3_W/2" -underover -truncate "VIA2_R_3_W/2" _EPTMPL265571;
AND _EPTMPL265571 M2Wide_0.7_VIA2 -outputlayer M2Wide_0.98_VIA2;
SIZE M2Wide_0.98_VIA2 -by "VIA2_R_5_W/2" -underover -truncate "VIA2_R_5_W/2" _EPTMPL265573;
AND _EPTMPL265573 M2Wide_0.98_VIA2 -outputlayer M2Wide_2_VIA2;
SIZE M2Wide_2_VIA2 -by "VIA2_R_6_W/2" -underover -truncate "VIA2_R_6_W/2" _EPTMPL265575;
AND _EPTMPL265575 M2Wide_2_VIA2 -outputlayer M2Wide_3_VIA2;
SIZE M3Wide_first -by "VIA2_R_2_W/2" -underover -truncate "VIA2_R_2_W/2" _EPTMPL265577;
AND _EPTMPL265577 M3Wide_first -outputlayer M3Wide_0.42_VIA2;
SIZE M3Wide_0.42_VIA2 -by "VIA2_R_4_W/2" -underover -truncate "VIA2_R_4_W/2" _EPTMPL265579;
AND _EPTMPL265579 M3Wide_0.42_VIA2 -outputlayer M3Wide_0.7_VIA2;
SIZE M3Wide_0.7_VIA2 -by "VIA2_R_3_W/2" -underover -truncate "VIA2_R_3_W/2" _EPTMPL265581;
AND _EPTMPL265581 M3Wide_0.7_VIA2 -outputlayer M3Wide_0.98_VIA2;
SIZE M3Wide_0.98_VIA2 -by "VIA2_R_5_W/2" -underover -truncate "VIA2_R_5_W/2" _EPTMPL265583;
AND _EPTMPL265583 M3Wide_0.98_VIA2 -outputlayer M3Wide_2_VIA2;
SIZE M3Wide_2_VIA2 -by "VIA2_R_6_W/2" -underover -truncate "VIA2_R_6_W/2" _EPTMPL265585;
AND _EPTMPL265585 M3Wide_2_VIA2 -outputlayer M3Wide_3_VIA2;

RULE VIA2.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.1 um";
    CAPTION "VIA2.R.1 45-degree rotated VIA is not allowed";
    RECT_CHK -not VIA2 -eq "VIA2_W_1" -by -eq "VIA2_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD;
}

RULE VIA2.W.2 {
    CAPTION "VIA2 bar width = 0.1 (VIA2 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE VIA2_BAR -lt "VIA2_W_2" -abut -lt 90 -metric opposite -output region;
    WITH_WIDTH VIA2_BAR -gt "VIA2_W_2" -outputlayer A;
    ANGLE VIA2_BAR -eq 45 -outputlayer B;
    INTE B -lt "VIA2_W_2 + 2*GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 1 -length 0.005;
}

RULE VIA2.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE VIA2 -lt "VIA2_S_1" -abut -lt 90 -single_point -output region;
}

RULE VIA2.S.2 {
    CAPTION "Space to 3-neighboring VIAx (< 0.14 um distance) >= 0.13 um";
    SELECT -with_neighbor VIA2 -gt 2 -space -lt VIA2_S_2_S -outputlayer X;
    EXTE X VIA2 -lt "VIA2_S_2" -abut -lt 90 -single_point -output region;
}

RULE VIA2.S.3 {
    CAPTION "Space to neighboring VIAx [different net and common parallel run length > 0] >= 0.13 um";
    STAMP VIA2 VIA2i -outputlayer VIA2_NODAL;
    EXTE VIA2_NODAL -lt "VIA2_S_3" -abut -lt 90 -not_connected -metric opposite -output region;
}

RULE VIA2.EN.1 {
    CAPTION "Enclosure by M2 >= 0 um";
    NOT VIA2 M2;
}

RULE VIA2.EN.2__VIA2.EN.3 {
    CAPTION "Enclosure by M2 [at least two opposite sides] >= 0.04 , or [all sides] >= 0.03";
    NOT VIA2 SRAM_EXCLUDE -outputlayer A;
    RECT_ENC A M2 -abut -lt 90 -single_point -good 0 VIA2_EN_2 opposite 0 VIA2_EN_2 opposite -outputlayer X;
    ENC X M2 -lt "VIA2_EN_3" -abut -lt 90 -single_point -output region;
}

RULE VIA2.R.2__VIA2.R.3 {
    CAPTION "When M2 or M3 width > 0.3 um, more than one VIA2 is required.";
    CAPTION "2 vias spacing should be <= 0.2 um or 4 vias spacing should be <= 0.25 um";
    CAPTION "When M2 or M3 width > 0.7 um, more than three VIA2 is required.";
    CAPTION "4 vias spacing should be <= 0.2 um or 9 vias spacing should be <= 0.35 um";
    AND M2Wide_0.42_VIA2 M3 _EPTMPL265604;
    AND M3Wide_0.42_VIA2 M2 _EPTMPL265605;
    OR VIA2.R.2__VIA2.R.3:_EPTMPL265604 VIA2.R.2__VIA2.R.3:_EPTMPL265605 -outputlayer M3OvpM2_W_;
    AND M2Wide_0.98_VIA2 M3 _EPTMPL265607;
    AND M3Wide_0.98_VIA2 M2 _EPTMPL265608;
    OR VIA2.R.2__VIA2.R.3:_EPTMPL265607 VIA2.R.2__VIA2.R.3:_EPTMPL265608 -outputlayer M3OvpM2_B;
    NOT M3OvpM2_W_ M3OvpM2_B -outputlayer M3OvpM2_W;
    SELECT -outside -not VIA2_EXD M3OvpM2_W -outputlayer Checked_VIA2_W_;
    SELECT -outside -not VIA2_EXD M3OvpM2_B -outputlayer Checked_VIA2_B;
    NOT Checked_VIA2_W_ Checked_VIA2_B -outputlayer Checked_VIA2_W;
    SELECT -interact M2i M3OvpM2_W_ -outputlayer M2_effect;
    SELECT -interact M3i M3OvpM2_W_ -outputlayer M3_effect;
    AND M2_effect M3_effect -outputlayer effect_M3OvpM2_;
    SELECT -interact effect_M3OvpM2_ M3OvpM2_W_ -outputlayer effect_M3OvpM2;
    SELECT -interact VIA2_EXD effect_M3OvpM2 -outputlayer effect_VIA;
    SIZE effect_VIA -by "VIA2_R_2_S1/2" -inside_of effect_M3OvpM2 -step "M2_S_1*0.7" -outputlayer V2Merged_A;
    SIZE V2Merged_A -by "VIA2_R_2_S2_S1" -inside_of effect_M3OvpM2 -step "M2_S_1*0.7" -outputlayer V2Merged_B;
    SIZE V2Merged_B -by "(VIA2_R_3_S2 - VIA2_R_2_S2)/2" -inside_of effect_M3OvpM2 -step "M2_S_1*0.7" -outputlayer V2Merged_C;
    SELECT -interact V2Merged_A effect_VIA -lt 2 -outputlayer V2Merged_A2R;
    SELECT -outside V2Merged_A V2Merged_A2R -outputlayer V2Merged_A2;
    SELECT -interact V2Merged_A2 effect_VIA -lt 4 -outputlayer V2Merged_A4R;
    SELECT -outside V2Merged_A2 V2Merged_A4R -outputlayer V2Merged_A4;
    SELECT -interact V2Merged_B effect_VIA -lt 4 -outputlayer V2Merged_B4R;
    SELECT -outside V2Merged_B V2Merged_B4R -outputlayer V2Merged_B4;
    SELECT -interact V2Merged_C effect_VIA -lt 9 -outputlayer V2Merged_C9R;
    SELECT -outside V2Merged_C V2Merged_C9R -outputlayer V2Merged_C9;
    OR V2Merged_A2 V2Merged_B4 -outputlayer GMergeW;
    OR V2Merged_A4 V2Merged_C9 -outputlayer GMergeB;
    SELECT -interact Checked_VIA2_W GMergeW -outputlayer GVIA_W;
    SELECT -interact Checked_VIA2_B GMergeB -outputlayer GVIA_B;
    SELECT -interact M3OvpM2_W GVIA_W -outputlayer GOOD_AREA_W;
    SELECT -interact M3OvpM2_B GVIA_B -outputlayer GOOD_AREA_B;
    SELECT -outside Checked_VIA2_W GOOD_AREA_W;
    SELECT -outside Checked_VIA2_B GOOD_AREA_B;
}

RULE VIA2.R.4:M2 {
    CAPTION " At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M2Wide_0.7_VIA2 -by "VIA2_R_4_D + GRID" _EPTMPL265638;
    NOT VIA2.R.4:M2:_EPTMPL265638 M2Wide_0.7_VIA2 _EPTMPL265639;
    AND VIA2.R.4:M2:_EPTMPL265639 M2 -outputlayer Branch1;
    SELECT -interact Branch1 M2Wide_0.7_VIA2 _EPTMPL265641;
    SELECT -interact VIA2.R.4:M2:_EPTMPL265641 VIA2 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M2Wide_0.7_VIA2 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA2_R_4_D" -inside_of Branch1HasVia -step "M2_S_1*0.5" -outputlayer Branch;
    AND Branch M3 _EPTMPL265646;
    SELECT -interact VIA2.R.4:M2:_EPTMPL265646 VIA2 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA2 Branch _EPTMPL265648;
    SELECT -outside VIA2.R.4:M2:_EPTMPL265648 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M3 BranchSingleVia _EPTMPL265650;
    AND VIA2.R.4:M2:_EPTMPL265650 M2 _EPTMPL265651;
    SELECT -interact VIA2.R.4:M2:_EPTMPL265651 BranchSingleVia _EPTMPL265652;
    SELECT -interact VIA2.R.4:M2:_EPTMPL265652 VIA2 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265654;
    NOT VIA2.R.4:M2:_EPTMPL265654 VIA_EXD;
}

RULE VIA2.R.4:M3 {
    CAPTION "At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M3Wide_0.7_VIA2 -by "VIA2_R_4_D + GRID" _EPTMPL265656;
    NOT VIA2.R.4:M3:_EPTMPL265656 M3Wide_0.7_VIA2 _EPTMPL265657;
    AND VIA2.R.4:M3:_EPTMPL265657 M3 -outputlayer Branch1;
    SELECT -interact Branch1 M3Wide_0.7_VIA2 _EPTMPL265659;
    SELECT -interact VIA2.R.4:M3:_EPTMPL265659 VIA2 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M3Wide_0.7_VIA2 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA2_R_4_D" -inside_of Branch1HasVia -step "M3_S_1*0.5" -outputlayer Branch;
    AND Branch M2 _EPTMPL265664;
    SELECT -interact VIA2.R.4:M3:_EPTMPL265664 VIA2 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA2 Branch _EPTMPL265666;
    SELECT -outside VIA2.R.4:M3:_EPTMPL265666 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M2 BranchSingleVia _EPTMPL265668;
    AND VIA2.R.4:M3:_EPTMPL265668 M3 _EPTMPL265669;
    SELECT -interact VIA2.R.4:M3:_EPTMPL265669 BranchSingleVia _EPTMPL265670;
    SELECT -interact VIA2.R.4:M3:_EPTMPL265670 VIA2 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265672;
    NOT VIA2.R.4:M3:_EPTMPL265672 VIA_EXD;
}

RULE VIA2.R.5:M2 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M2Wide_2_VIA2 -by "VIA2_R_5_D + GRID" _EPTMPL265674;
    NOT VIA2.R.5:M2:_EPTMPL265674 M2Wide_2_VIA2 _EPTMPL265675;
    AND VIA2.R.5:M2:_EPTMPL265675 M2 -outputlayer Branch1;
    SELECT -interact Branch1 M2Wide_2_VIA2 _EPTMPL265677;
    SELECT -interact VIA2.R.5:M2:_EPTMPL265677 VIA2 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M2Wide_2_VIA2 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA2_R_5_D" -inside_of Branch1HasVia -step "M2_S_1*0.7" -outputlayer Branch;
    AND Branch M3 _EPTMPL265682;
    SELECT -interact VIA2.R.5:M2:_EPTMPL265682 VIA2 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA2 Branch _EPTMPL265684;
    SELECT -outside VIA2.R.5:M2:_EPTMPL265684 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M3 BranchSingleVia _EPTMPL265686;
    AND VIA2.R.5:M2:_EPTMPL265686 M2 _EPTMPL265687;
    SELECT -interact VIA2.R.5:M2:_EPTMPL265687 BranchSingleVia _EPTMPL265688;
    SELECT -interact VIA2.R.5:M2:_EPTMPL265688 VIA2 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265690;
    NOT VIA2.R.5:M2:_EPTMPL265690 VIA_EXD;
}

RULE VIA2.R.5:M3 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M3Wide_2_VIA2 -by "VIA2_R_5_D + GRID" _EPTMPL265692;
    NOT VIA2.R.5:M3:_EPTMPL265692 M3Wide_2_VIA2 _EPTMPL265693;
    AND VIA2.R.5:M3:_EPTMPL265693 M3 -outputlayer Branch1;
    SELECT -interact Branch1 M3Wide_2_VIA2 _EPTMPL265695;
    SELECT -interact VIA2.R.5:M3:_EPTMPL265695 VIA2 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M3Wide_2_VIA2 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA2_R_5_D" -inside_of Branch1HasVia -step "M3_S_1*0.7" -outputlayer Branch;
    AND Branch M2 _EPTMPL265700;
    SELECT -interact VIA2.R.5:M3:_EPTMPL265700 VIA2 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA2 Branch _EPTMPL265702;
    SELECT -outside VIA2.R.5:M3:_EPTMPL265702 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M2 BranchSingleVia _EPTMPL265704;
    AND VIA2.R.5:M3:_EPTMPL265704 M3 _EPTMPL265705;
    SELECT -interact VIA2.R.5:M3:_EPTMPL265705 BranchSingleVia _EPTMPL265706;
    SELECT -interact VIA2.R.5:M3:_EPTMPL265706 VIA2 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265708;
    NOT VIA2.R.5:M3:_EPTMPL265708 VIA_EXD;
}
SELECT -enclose_rect M2Wide_3_VIA2 -width VIA2_R_6_W -length VIA2_R_6_L+GRID -outputlayer M2Big_3_VIA2;

RULE VIA2.R.6:M2 {
    CAPTION " At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M2Big_3_VIA2 -by "VIA2_R_6_D + GRID" _EPTMPL265711;
    NOT VIA2.R.6:M2:_EPTMPL265711 M2Big_3_VIA2 _EPTMPL265712;
    AND VIA2.R.6:M2:_EPTMPL265712 M2 -outputlayer Branch1;
    SELECT -interact Branch1 M2Big_3_VIA2 _EPTMPL265714;
    SELECT -interact VIA2.R.6:M2:_EPTMPL265714 VIA2 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M2Big_3_VIA2 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA2_R_6_D" -inside_of Branch1HasVia -step "M2_S_1*0.7" -outputlayer Branch;
    AND Branch M3 _EPTMPL265719;
    SELECT -interact VIA2.R.6:M2:_EPTMPL265719 VIA2 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA2 Branch _EPTMPL265721;
    SELECT -outside VIA2.R.6:M2:_EPTMPL265721 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M3 BranchSingleVia _EPTMPL265723;
    AND VIA2.R.6:M2:_EPTMPL265723 M2 _EPTMPL265724;
    SELECT -interact VIA2.R.6:M2:_EPTMPL265724 BranchSingleVia _EPTMPL265725;
    SELECT -interact VIA2.R.6:M2:_EPTMPL265725 VIA2 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265727;
    NOT VIA2.R.6:M2:_EPTMPL265727 VIA_EXD;
}
SELECT -enclose_rect M3Wide_3_VIA2 -width VIA2_R_6_W -length VIA2_R_6_L+GRID -outputlayer M3Big_3_VIA2;

RULE VIA2.R.6:M3 {
    CAPTION "At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M3Big_3_VIA2 -by "VIA2_R_6_D + GRID" _EPTMPL265730;
    NOT VIA2.R.6:M3:_EPTMPL265730 M3Big_3_VIA2 _EPTMPL265731;
    AND VIA2.R.6:M3:_EPTMPL265731 M3 -outputlayer Branch1;
    SELECT -interact Branch1 M3Big_3_VIA2 _EPTMPL265733;
    SELECT -interact VIA2.R.6:M3:_EPTMPL265733 VIA2 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M3Big_3_VIA2 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA2_R_6_D" -inside_of Branch1HasVia -step "M3_S_1*0.7" -outputlayer Branch;
    AND Branch M2 _EPTMPL265738;
    SELECT -interact VIA2.R.6:M3:_EPTMPL265738 VIA2 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA2 Branch _EPTMPL265740;
    SELECT -outside VIA2.R.6:M3:_EPTMPL265740 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M2 BranchSingleVia _EPTMPL265742;
    AND VIA2.R.6:M3:_EPTMPL265742 M3 _EPTMPL265743;
    SELECT -interact VIA2.R.6:M3:_EPTMPL265743 BranchSingleVia _EPTMPL265744;
    SELECT -interact VIA2.R.6:M3:_EPTMPL265744 VIA2 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265746;
    NOT VIA2.R.6:M3:_EPTMPL265746 VIA_EXD;
}

RULE VIA2.R.11 {
    CAPTION "Single VIAx is not allowed for H-shape  Mx+1 when all of the following conditions come into existence:";
    CAPTION "1. The Mx+1 has H-shape interact with two metal holes : both two metal hole area <= 5 um2 and two metal hole length(L2) <= 5 um";
    CAPTION "2. The VIAx overlaps on the center metal bar of this H-shape Mx+1";
    CAPTION "3. The length (L) of the center metal bar <= 1 um and the width of metal bar is <= 0.3 um.";
    WITH_WIDTH M3i -le "VIA2_R_11_W" -outputlayer W;
    HOLES M3i -inner -le "VIA2_R_11_A" _EPTMPL265749;
    SELECT -interact VIA2.R.11:_EPTMPL265749 W -outputlayer H_HOLE;
    SELECT -interact M3i H_HOLE -outputlayer A0;
    EDGE_BOOLEAN -coincident_only -outside A0 H_HOLE -outputlayer A;
    INTE A -le "VIA2_R_11_W" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL265753;
    SELECT -inside VIA2.R.11:_EPTMPL265753 A0 _EPTMPL265754;
    SELECT -interact VIA2.R.11:_EPTMPL265754 H_HOLE -eq 2 -outputlayer B0;
    INTE A -le "VIA2_R_11_L" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL265756;
    SELECT -inside VIA2.R.11:_EPTMPL265756 A0 _EPTMPL265757;
    AND VIA2.R.11:_EPTMPL265757 W _EPTMPL265758;
    SELECT -interact VIA2.R.11:_EPTMPL265758 H_HOLE -eq 2 -outputlayer B1;
    EXTE H_HOLE -le "VIA2_R_11_W" -abut -lt 90 -metric opposite -notch only -output region -outputlayer HOLE_NOTCH;
    NOT B1 HOLE_NOTCH _EPTMPL265761;
    OR VIA2.R.11:_EPTMPL265761 B0 -outputlayer B2;
    EXTE B2 -le "VIA2_R_11_W" -abut -eq 90 -intersecting ONLY -output region_extents _EPTMPL265763;
    SELECT -touch VIA2.R.11:_EPTMPL265763 B2 -eq 2 _EPTMPL265764;
    AND VIA2.R.11:_EPTMPL265764 W -outputlayer CORNER_M;
    OR B2 CORNER_M -outputlayer B;
    SELECT -enclose_rect -not B -width GRID -length VIA2_R_11_L+GRID -outputlayer CENTER_BAR1;
    SELECT -interact CENTER_BAR1 H_HOLE -eq 2 _EPTMPL265768;
    SELECT -interact VIA2.R.11:_EPTMPL265768 VIA2i -outputlayer CENTER_BAR2;
    EDGE_BOOLEAN -coincident_only -outside CENTER_BAR2 H_HOLE -outputlayer C;
    EXTE C A -le "VIA2_R_11_L2" -metric opposite -output positive1 -outputlayer D;
    EDGE_BOOLEAN -coincident_only -inside -not C D -outputlayer E;
    SELECT -with_edge -not CENTER_BAR2 E -outputlayer CENTER_BAR3;
    SELECT -outside -not VIA2i CENTER_BAR3 -outputlayer CHECK_VIA;
    SELECT -interact A0 CHECK_VIA _EPTMPL265775;
    SELECT -interact M2i CHECK_VIA _EPTMPL265776;
    AND VIA2.R.11:_EPTMPL265775 VIA2.R.11:_EPTMPL265776 _EPTMPL265777;
    SELECT -interact VIA2.R.11:_EPTMPL265777 VIA2i -eq 1 _EPTMPL265778;
    AND CHECK_VIA VIA2.R.11:_EPTMPL265778;
}
NOT M3Wide_first CB_NON_CUP -outputlayer M31;
NOT M3Wide_0.4 CB_NON_CUP -outputlayer M311;
NOT M3Wide_1.5 CB_NON_CUP -outputlayer M32;
NOT M3Wide_4.5 CB_NON_CUP -outputlayer M33;
AREA M3 -gt "M3_S_3_L*M3_W_1" -outputlayer M3AS3;
AREA M3AS3 -gt "M3_S_4_L*M3_W_1" -outputlayer M3AS4;
ANGLE M3 -eq 45 -outputlayer M3_EDGE_45;

RULE M3.W.1 {
    CAPTION "Width >= 0.1 um";
    INTE M3 -lt "M3_W_1" -abut -lt 90 -single_point -output region;
}

RULE M3.W.2 {
    CAPTION "Width of 45-degree bent Mx Please make sure the vertex of 45 degree pattern is on 5nm grid >= 0.19 um";
    INTE M3_EDGE_45 -lt "M3_W_2" -abut -lt 90 -output region;
}

RULE M3.W.3 {
    CAPTION "Maximum width <= 12 um";
    SIZE M3 -by "M3_W_3/2" -underover -truncate "M3_W_3/2";
}

RULE M3.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE M3 -lt "M3_S_1" -abut -lt 90 -single_point -output region;
}

RULE M3.S.2 {
    CAPTION "Space [at least one metal line width > 0.2 um  and the parallel metal run length > 0.38 um ] (union projection) >= 0.12";
    EXTE M31 M3 -lt "M3_S_2" -metric opposite -output region -measure all -outputlayer X;
    NOT X M3 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M3_S_2_L+GRID;
}

RULE M3.S.2.1 {
    CAPTION "Space [at least one metal line width > 0.4 um  and the parallel metal run length > 0.4 um ] (union projection) >= 0.16";
    EXTE M311 M3 -lt "M3_S_2_1" -metric opposite -output region -measure all -outputlayer X;
    NOT X M3 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M3_S_2_1_L+GRID;
}

RULE M3.S.3 {
    CAPTION "Space [at least one metal line width > 1.5 um  and the parallel metal run length > 1.5 um ] (union projection) >= 0.5";
    EXTE M32 M3AS3 -lt "M3_S_3" -metric opposite -output region -measure all -outputlayer X;
    NOT X M3 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M3_S_3_L+GRID;
}

RULE M3.S.4 {
    CAPTION "Space [at least one metal line width > 4.5 um  and the parallel metal run length > 4.5 um ] (union projection) >= 1.5";
    EXTE M33 M3AS4 -lt "M3_S_4" -metric opposite -output region -measure all -outputlayer X;
    NOT X M3 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M3_S_4_L+GRID;
}

RULE M3.S.5 {
    CAPTION "Space at Mx line-end (W<Q=0.120) in a dense-line-end configuration: If Mx has parallel run length with opposite Mx (measured with T=0.035 extension) along 2 adjacent edges of Mx [any one edge <Q distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.10 um (R)) >= 0.12 um.";
    CONVEX_EDGE M3 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt "M3_S_5_Q" -outputlayer A;
    EXTE A M3 -lt "M3_S_5" -abut -lt 90 -metric opposite_extended "M3_S_5_E" -output positive1 -outputlayer B;
    EDGE_SELECT -coincident_only -inside A B -outputlayer C;
    INTE C M3 -lt "M3_S_5_Q" -abut -eq 90 -intersecting ONLY -output positive2 -outputlayer D;
    EDGE_LENGTH D -ge "M3_W_1" -outputlayer I;
    EDGE_EXPAND I -inside_by 0.001 -extend_by "M3_S_5_E" -outputlayer J;
    EDGE_EXPAND I -inside_by 0.001 -outputlayer K;
    NOT J K -outputlayer L;
    SELECT -with_edge L A -outputlayer M;
    OR M K -outputlayer N;
    EDGE_SELECT -coincident_only N I -outputlayer O;
    EXTE O M3 -lt "M3_S_5" -abut -lt 90 -metric opposite -output region;
}

RULE M3.EN.1 {
    CAPTION " Enclosure of VIA2 >= 0 um";
    NOT VIA2 M3;
}

RULE M3.EN.2__M3.EN.3 {
    CAPTION "Enclosure of VIA2 [at least two opposite sides] >= 0.04 ,or [all sides] >= 0.03";
    NOT VIA2 SRAM_EXCLUDE -outputlayer A;
    RECT_ENC A M3 -abut -lt 90 -single_point -good 0 M3_EN_2 opposite 0 M3_EN_2 opposite -outputlayer X;
    ENC X M3 -lt "M3_EN_3" -abut -lt 90 -single_point -output region;
}

RULE M3.A.1 {
    CAPTION "Area >= 0.052 um2";
    AREA M3 -lt "M3_A_1";
}

RULE M3.A.2 {
    CAPTION "Enclosed area >= 0.2 um";
    HOLES M3 -inner -lt "M3_A_2pre" -outputlayer X;
    NOT X M3 _EPTMPL265821;
    AREA M3.A.2:_EPTMPL265821 -lt "M3_A_2";
}

RULE M3.S.6 {
    CAPTION "Space to 45 degree bent M3 >=  M3_S_6 um";
    EDGE_EXPAND M3_EDGE_45 -outside_by "M3_S_6" -outputlayer X;
    AND X M3;
}
COPY M3_EXC -outputlayer M3DN1H_EXC;
COPY M3_EXC_LOW -outputlayer M3DN1L_EXC;

RULE M3.DN.1 {
    CAPTION "M3 local density must be >= 0.1 range over 75 um x 75 um step 37.5 um";
    NOT M3x M3DN1L_EXC -outputlayer M3_CHECK;
    NOT CHIP M3DN1L_EXC -outputlayer CHIP_CHECK;
    DENSITY M3_CHECK CHIP_CHECK -lt M3_DN_1L -window "M3_DN_1L_W" -step "M3_DN_1L_S" -inside_of layer CHIPx -backup -expr "  AREA(M3_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M3DN1L_EXC _EPTMPL265830;
    WITH_WIDTH M3.DN.1:_EPTMPL265830 -ge "M3_DN_1L_E" -outputlayer F;
    DENSITY F M3_CHECK CHIP_CHECK -lt M3_DN_1L -window "M3_DN_1L_W" -step "M3_DN_1L_S" -inside_of layer CHIPx -backup -print "M3.DN.1.density" -expr "  ! AREA(F)+AREA(M3_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M3.DN.1.1 {
    CAPTION "M3 local density must be <= 0.8 range over 100 um x 100 um step 50 um";
    NOT M3x M3DN1H_EXC -outputlayer M3_CHECK;
    NOT CHIP M3DN1H_EXC -outputlayer CHIP_CHECK;
    DENSITY M3_CHECK CHIP_CHECK -gt M3_DN_1H -window "M3_DN_1H_W" -step "M3_DN_1H_S" -inside_of layer CHIPx -backup -expr "  AREA(M3_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M3DN1H_EXC _EPTMPL265836;
    WITH_WIDTH M3.DN.1.1:_EPTMPL265836 -ge "M3_DN_1H_E" -outputlayer F;
    DENSITY F M3_CHECK CHIP_CHECK -gt M3_DN_1H -window "M3_DN_1H_W" -step "M3_DN_1H_S" -inside_of layer CHIPx -backup -print "M3.DN.1.1.density" -expr "  !! AREA(F)*AREA(M3_CHECK)/AREA(CHIP_CHECK)  ";
}
COPY EMPTYi -outputlayer M3DN2_EXC;

RULE M3.DN.2 {
    CAPTION "M3 local density must be <= 0.9 range over 20 um x 20 um step 10 um";
    NOT M3x M3DN2_EXC -outputlayer M3_CHECK;
    DENSITY M3_CHECK CHIP -gt M3_DN_2 -window "M3_DN_2_W" -step "M3_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(M3_CHECK)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M3DN2_EXC _EPTMPL265842;
    WITH_WIDTH M3.DN.2:_EPTMPL265842 -ge "M3_DN_2_E" -outputlayer F;
    DENSITY F M3_CHECK CHIP -gt M3_DN_2 -window "M3_DN_2_W" -step "M3_DN_2_S" -inside_of layer CHIPx -backup -print "M3.DN.2.density" -expr "  !! AREA(F)*AREA(M3_CHECK)/AREA(CHIP)  ";
}

RULE M3.DN.4 {
    CAPTION "The metal density difference between any two 250 um x 250 um neighboring checking windows including DM3EXCL <= 0.4";
    DENSITY M3x CHIP -le 1 -window "M3_DN_4_W" -backup -gradient -gt M3_DN_4 -corner -print "M3.DN.4.density" -expr "  AREA(M3x)/AREA(CHIP)  ";
}
NOT M3x SRCSR -outputlayer M3_CORE;

RULE M1.DN.5 {
    CAPTION "It is not allowed to have local density > 0.8 of all 3 consecutive metal (M1,M2,M3) over any 50 um x 50 um window (stepping 25 um)";
    DENSITY M1_CORE M2_CORE M3_CORE -gt 0 -window "Mx_DN_5_W" -step "Mx_DN_5_S" -backup -expr "  ! ~(AREA(M1_CORE)/AREA()-Mx_DN_5)*!~(AREA(M2_CORE)/AREA()-Mx_DN_5)*!~(AREA(M3_CORE)/AREA()-Mx_DN_5)  " -rdb M1.DN.5.density;
}
SIZE CBM -by 25 _EPTMPL265848;
SIZE _EPTMPL265848 -by -25 -outputlayer M1DN6_CBM_MERGE;
AREA M1DN6_CBM_MERGE -ge "200 * 200" -outputlayer M1DN6_CHECK_CBM;
AND M1x M1DN6_CHECK_CBM -outputlayer M1DN6_M1_CHECK;
AND M2x M1DN6_CHECK_CBM -outputlayer M1DN6_M2_CHECK;
AND M3x M1DN6_CHECK_CBM -outputlayer M1DN6_M3_CHECK;
CONNECT M1DN6_CHECK_CBM M1DN6_M1_CHECK;
CONNECT M1DN6_CHECK_CBM M1DN6_M2_CHECK;
CONNECT M1DN6_CHECK_CBM M1DN6_M3_CHECK;

RULE M1.DN.6 {
    CAPTION "It is not allowed to have local density < 0.15 of all 3 consecutive metal (M1,M2,M3) under ((CBM SIZING 25) SIZING -25) whose size is >= 200um X 200um";
    ANTENNA M1DN6_CHECK_CBM M1DN6_M1_CHECK -lt "M1_DN_6" -expr "  AREA(M1DN6_M1_CHECK)/AREA(M1DN6_CHECK_CBM)  " -rdb M1.DN.6.M1.density -outputlayer A;
    ANTENNA M1DN6_CHECK_CBM M1DN6_M2_CHECK -lt "M1_DN_6" -expr "  AREA(M1DN6_M2_CHECK)/AREA(M1DN6_CHECK_CBM)  " -rdb M1.DN.6.M2.density -outputlayer B;
    ANTENNA M1DN6_CHECK_CBM M1DN6_M3_CHECK -lt "M1_DN_6" -expr "  AREA(M1DN6_M3_CHECK)/AREA(M1DN6_CHECK_CBM)  " -rdb M1.DN.6.M3.density -outputlayer C;
    AND A B _EPTMPL265860;
    AND M1.DN.6:_EPTMPL265860 C;
}
SIZE M4 -by "M4_S_2_W/2" -underover -truncate "M4_S_2_W/2" _EPTMPL265862;
AND _EPTMPL265862 M4 -outputlayer M4Wide_first;
SIZE M4Wide_first -by "M4_S_2_1_W/2" -underover -truncate "M4_S_2_1_W/2" _EPTMPL265864;
AND _EPTMPL265864 M4Wide_first -outputlayer M4Wide_0.4;
SIZE M4Wide_first -by "M4_S_3_W/2" -underover -truncate "M4_S_3_W/2" _EPTMPL265866;
AND _EPTMPL265866 M4Wide_first -outputlayer M4Wide_1.5;
SIZE M4Wide_1.5 -by "M4_S_4_W/2" -underover -truncate "M4_S_4_W/2" _EPTMPL265868;
AND _EPTMPL265868 M4Wide_1.5 -outputlayer M4Wide_4.5;
SIZE M3Wide_first -by "VIA3_R_2_W/2" -underover -truncate "VIA3_R_2_W/2" _EPTMPL265870;
AND _EPTMPL265870 M3Wide_first -outputlayer M3Wide_0.42_VIA3;
SIZE M3Wide_0.42_VIA3 -by "VIA3_R_4_W/2" -underover -truncate "VIA3_R_4_W/2" _EPTMPL265872;
AND _EPTMPL265872 M3Wide_0.42_VIA3 -outputlayer M3Wide_0.7_VIA3;
SIZE M3Wide_0.7_VIA3 -by "VIA3_R_3_W/2" -underover -truncate "VIA3_R_3_W/2" _EPTMPL265874;
AND _EPTMPL265874 M3Wide_0.7_VIA3 -outputlayer M3Wide_0.98_VIA3;
SIZE M3Wide_0.98_VIA3 -by "VIA3_R_5_W/2" -underover -truncate "VIA3_R_5_W/2" _EPTMPL265876;
AND _EPTMPL265876 M3Wide_0.98_VIA3 -outputlayer M3Wide_2_VIA3;
SIZE M3Wide_2_VIA3 -by "VIA3_R_6_W/2" -underover -truncate "VIA3_R_6_W/2" _EPTMPL265878;
AND _EPTMPL265878 M3Wide_2_VIA3 -outputlayer M3Wide_3_VIA3;
SIZE M4Wide_first -by "VIA3_R_2_W/2" -underover -truncate "VIA3_R_2_W/2" _EPTMPL265880;
AND _EPTMPL265880 M4Wide_first -outputlayer M4Wide_0.42_VIA3;
SIZE M4Wide_0.42_VIA3 -by "VIA3_R_4_W/2" -underover -truncate "VIA3_R_4_W/2" _EPTMPL265882;
AND _EPTMPL265882 M4Wide_0.42_VIA3 -outputlayer M4Wide_0.7_VIA3;
SIZE M4Wide_0.7_VIA3 -by "VIA3_R_3_W/2" -underover -truncate "VIA3_R_3_W/2" _EPTMPL265884;
AND _EPTMPL265884 M4Wide_0.7_VIA3 -outputlayer M4Wide_0.98_VIA3;
SIZE M4Wide_0.98_VIA3 -by "VIA3_R_5_W/2" -underover -truncate "VIA3_R_5_W/2" _EPTMPL265886;
AND _EPTMPL265886 M4Wide_0.98_VIA3 -outputlayer M4Wide_2_VIA3;
SIZE M4Wide_2_VIA3 -by "VIA3_R_6_W/2" -underover -truncate "VIA3_R_6_W/2" _EPTMPL265888;
AND _EPTMPL265888 M4Wide_2_VIA3 -outputlayer M4Wide_3_VIA3;

RULE VIA3.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.1 um";
    CAPTION "VIA3.R.1 45-degree rotated VIA is not allowed";
    RECT_CHK -not VIA3 -eq "VIA3_W_1" -by -eq "VIA3_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD;
}

RULE VIA3.W.2 {
    CAPTION "VIA3 bar width = 0.1 (VIA3 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE VIA3_BAR -lt "VIA3_W_2" -abut -lt 90 -metric opposite -output region;
    WITH_WIDTH VIA3_BAR -gt "VIA3_W_2" -outputlayer A;
    ANGLE VIA3_BAR -eq 45 -outputlayer B;
    INTE B -lt "VIA3_W_2 + 2*GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 1 -length 0.005;
}

RULE VIA3.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE VIA3 -lt "VIA3_S_1" -abut -lt 90 -single_point -output region;
}

RULE VIA3.S.2 {
    CAPTION "Space to 3-neighboring VIAx (< 0.14 um distance) >= 0.13 um";
    SELECT -with_neighbor VIA3 -gt 2 -space -lt VIA3_S_2_S -outputlayer X;
    EXTE X VIA3 -lt "VIA3_S_2" -abut -lt 90 -single_point -output region;
}

RULE VIA3.S.3 {
    CAPTION "Space to neighboring VIAx [different net and common parallel run length > 0] >= 0.13 um";
    STAMP VIA3 VIA3i -outputlayer VIA3_NODAL;
    EXTE VIA3_NODAL -lt "VIA3_S_3" -abut -lt 90 -not_connected -metric opposite -output region;
}

RULE VIA3.EN.1 {
    CAPTION "Enclosure by M3 >= 0 um";
    NOT VIA3 M3;
}

RULE VIA3.EN.2__VIA3.EN.3 {
    CAPTION "Enclosure by M3 [at least two opposite sides] >= 0.04 , or [all sides] >= 0.03";
    RECT_ENC VIA3 M3 -abut -lt 90 -single_point -good 0 VIA3_EN_2 opposite 0 VIA3_EN_2 opposite -outputlayer X;
    ENC X M3 -lt "VIA3_EN_3" -abut -lt 90 -single_point -output region;
}

RULE VIA3.R.2__VIA3.R.3 {
    CAPTION "When M3 or M4 width > 0.3 um, more than one VIA3 is required.";
    CAPTION "2 vias spacing should be <= 0.2 um or 4 vias spacing should be <= 0.25 um";
    CAPTION "When M3 or M4 width > 0.7 um, more than three VIA3 is required.";
    CAPTION "4 vias spacing should be <= 0.2 um or 9 vias spacing should be <= 0.35 um";
    AND M3Wide_0.42_VIA3 M4 _EPTMPL265906;
    AND M4Wide_0.42_VIA3 M3 _EPTMPL265907;
    OR VIA3.R.2__VIA3.R.3:_EPTMPL265906 VIA3.R.2__VIA3.R.3:_EPTMPL265907 -outputlayer M4OvpM3_W_;
    AND M3Wide_0.98_VIA3 M4 _EPTMPL265909;
    AND M4Wide_0.98_VIA3 M3 _EPTMPL265910;
    OR VIA3.R.2__VIA3.R.3:_EPTMPL265909 VIA3.R.2__VIA3.R.3:_EPTMPL265910 -outputlayer M4OvpM3_B;
    NOT M4OvpM3_W_ M4OvpM3_B -outputlayer M4OvpM3_W;
    SELECT -outside -not VIA3_EXD M4OvpM3_W -outputlayer Checked_VIA3_W_;
    SELECT -outside -not VIA3_EXD M4OvpM3_B -outputlayer Checked_VIA3_B;
    NOT Checked_VIA3_W_ Checked_VIA3_B -outputlayer Checked_VIA3_W;
    SELECT -interact M3i M4OvpM3_W_ -outputlayer M3_effect;
    SELECT -interact M4i M4OvpM3_W_ -outputlayer M4_effect;
    AND M3_effect M4_effect -outputlayer effect_M4OvpM3_;
    SELECT -interact effect_M4OvpM3_ M4OvpM3_W_ -outputlayer effect_M4OvpM3;
    SELECT -interact VIA3_EXD effect_M4OvpM3 -outputlayer effect_VIA;
    SIZE effect_VIA -by "VIA3_R_2_S1/2" -inside_of effect_M4OvpM3 -step "M3_S_1*0.7" -outputlayer V3Merged_A;
    SIZE V3Merged_A -by "VIA3_R_2_S2_S1" -inside_of effect_M4OvpM3 -step "M3_S_1*0.7" -outputlayer V3Merged_B;
    SIZE V3Merged_B -by "(VIA3_R_3_S2 - VIA3_R_2_S2)/2" -inside_of effect_M4OvpM3 -step "M3_S_1*0.7" -outputlayer V3Merged_C;
    SELECT -interact V3Merged_A effect_VIA -lt 2 -outputlayer V3Merged_A2R;
    SELECT -outside V3Merged_A V3Merged_A2R -outputlayer V3Merged_A2;
    SELECT -interact V3Merged_A2 effect_VIA -lt 4 -outputlayer V3Merged_A4R;
    SELECT -outside V3Merged_A2 V3Merged_A4R -outputlayer V3Merged_A4;
    SELECT -interact V3Merged_B effect_VIA -lt 4 -outputlayer V3Merged_B4R;
    SELECT -outside V3Merged_B V3Merged_B4R -outputlayer V3Merged_B4;
    SELECT -interact V3Merged_C effect_VIA -lt 9 -outputlayer V3Merged_C9R;
    SELECT -outside V3Merged_C V3Merged_C9R -outputlayer V3Merged_C9;
    OR V3Merged_A2 V3Merged_B4 -outputlayer GMergeW;
    OR V3Merged_A4 V3Merged_C9 -outputlayer GMergeB;
    SELECT -interact Checked_VIA3_W GMergeW -outputlayer GVIA_W;
    SELECT -interact Checked_VIA3_B GMergeB -outputlayer GVIA_B;
    SELECT -interact M4OvpM3_W GVIA_W -outputlayer GOOD_AREA_W;
    SELECT -interact M4OvpM3_B GVIA_B -outputlayer GOOD_AREA_B;
    SELECT -outside Checked_VIA3_W GOOD_AREA_W;
    SELECT -outside Checked_VIA3_B GOOD_AREA_B;
}

RULE VIA3.R.4:M3 {
    CAPTION " At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M3Wide_0.7_VIA3 -by "VIA3_R_4_D + GRID" _EPTMPL265940;
    NOT VIA3.R.4:M3:_EPTMPL265940 M3Wide_0.7_VIA3 _EPTMPL265941;
    AND VIA3.R.4:M3:_EPTMPL265941 M3 -outputlayer Branch1;
    SELECT -interact Branch1 M3Wide_0.7_VIA3 _EPTMPL265943;
    SELECT -interact VIA3.R.4:M3:_EPTMPL265943 VIA3 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M3Wide_0.7_VIA3 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA3_R_4_D" -inside_of Branch1HasVia -step "M3_S_1*0.5" -outputlayer Branch;
    AND Branch M4 _EPTMPL265948;
    SELECT -interact VIA3.R.4:M3:_EPTMPL265948 VIA3 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA3 Branch _EPTMPL265950;
    SELECT -outside VIA3.R.4:M3:_EPTMPL265950 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M4 BranchSingleVia _EPTMPL265952;
    AND VIA3.R.4:M3:_EPTMPL265952 M3 _EPTMPL265953;
    SELECT -interact VIA3.R.4:M3:_EPTMPL265953 BranchSingleVia _EPTMPL265954;
    SELECT -interact VIA3.R.4:M3:_EPTMPL265954 VIA3 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265956;
    NOT VIA3.R.4:M3:_EPTMPL265956 VIA_EXD;
}

RULE VIA3.R.4:M4 {
    CAPTION "At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M4Wide_0.7_VIA3 -by "VIA3_R_4_D + GRID" _EPTMPL265958;
    NOT VIA3.R.4:M4:_EPTMPL265958 M4Wide_0.7_VIA3 _EPTMPL265959;
    AND VIA3.R.4:M4:_EPTMPL265959 M4 -outputlayer Branch1;
    SELECT -interact Branch1 M4Wide_0.7_VIA3 _EPTMPL265961;
    SELECT -interact VIA3.R.4:M4:_EPTMPL265961 VIA3 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M4Wide_0.7_VIA3 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA3_R_4_D" -inside_of Branch1HasVia -step "M4_S_1*0.5" -outputlayer Branch;
    AND Branch M3 _EPTMPL265966;
    SELECT -interact VIA3.R.4:M4:_EPTMPL265966 VIA3 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA3 Branch _EPTMPL265968;
    SELECT -outside VIA3.R.4:M4:_EPTMPL265968 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M3 BranchSingleVia _EPTMPL265970;
    AND VIA3.R.4:M4:_EPTMPL265970 M4 _EPTMPL265971;
    SELECT -interact VIA3.R.4:M4:_EPTMPL265971 BranchSingleVia _EPTMPL265972;
    SELECT -interact VIA3.R.4:M4:_EPTMPL265972 VIA3 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265974;
    NOT VIA3.R.4:M4:_EPTMPL265974 VIA_EXD;
}

RULE VIA3.R.5:M3 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M3Wide_2_VIA3 -by "VIA3_R_5_D + GRID" _EPTMPL265976;
    NOT VIA3.R.5:M3:_EPTMPL265976 M3Wide_2_VIA3 _EPTMPL265977;
    AND VIA3.R.5:M3:_EPTMPL265977 M3 -outputlayer Branch1;
    SELECT -interact Branch1 M3Wide_2_VIA3 _EPTMPL265979;
    SELECT -interact VIA3.R.5:M3:_EPTMPL265979 VIA3 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M3Wide_2_VIA3 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA3_R_5_D" -inside_of Branch1HasVia -step "M3_S_1*0.7" -outputlayer Branch;
    AND Branch M4 _EPTMPL265984;
    SELECT -interact VIA3.R.5:M3:_EPTMPL265984 VIA3 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA3 Branch _EPTMPL265986;
    SELECT -outside VIA3.R.5:M3:_EPTMPL265986 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M4 BranchSingleVia _EPTMPL265988;
    AND VIA3.R.5:M3:_EPTMPL265988 M3 _EPTMPL265989;
    SELECT -interact VIA3.R.5:M3:_EPTMPL265989 BranchSingleVia _EPTMPL265990;
    SELECT -interact VIA3.R.5:M3:_EPTMPL265990 VIA3 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL265992;
    NOT VIA3.R.5:M3:_EPTMPL265992 VIA_EXD;
}

RULE VIA3.R.5:M4 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M4Wide_2_VIA3 -by "VIA3_R_5_D + GRID" _EPTMPL265994;
    NOT VIA3.R.5:M4:_EPTMPL265994 M4Wide_2_VIA3 _EPTMPL265995;
    AND VIA3.R.5:M4:_EPTMPL265995 M4 -outputlayer Branch1;
    SELECT -interact Branch1 M4Wide_2_VIA3 _EPTMPL265997;
    SELECT -interact VIA3.R.5:M4:_EPTMPL265997 VIA3 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M4Wide_2_VIA3 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA3_R_5_D" -inside_of Branch1HasVia -step "M4_S_1*0.7" -outputlayer Branch;
    AND Branch M3 _EPTMPL266002;
    SELECT -interact VIA3.R.5:M4:_EPTMPL266002 VIA3 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA3 Branch _EPTMPL266004;
    SELECT -outside VIA3.R.5:M4:_EPTMPL266004 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M3 BranchSingleVia _EPTMPL266006;
    AND VIA3.R.5:M4:_EPTMPL266006 M4 _EPTMPL266007;
    SELECT -interact VIA3.R.5:M4:_EPTMPL266007 BranchSingleVia _EPTMPL266008;
    SELECT -interact VIA3.R.5:M4:_EPTMPL266008 VIA3 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266010;
    NOT VIA3.R.5:M4:_EPTMPL266010 VIA_EXD;
}
SELECT -enclose_rect M3Wide_3_VIA3 -width VIA3_R_6_W -length VIA3_R_6_L+GRID -outputlayer M3Big_3_VIA3;

RULE VIA3.R.6:M3 {
    CAPTION " At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M3Big_3_VIA3 -by "VIA3_R_6_D + GRID" _EPTMPL266013;
    NOT VIA3.R.6:M3:_EPTMPL266013 M3Big_3_VIA3 _EPTMPL266014;
    AND VIA3.R.6:M3:_EPTMPL266014 M3 -outputlayer Branch1;
    SELECT -interact Branch1 M3Big_3_VIA3 _EPTMPL266016;
    SELECT -interact VIA3.R.6:M3:_EPTMPL266016 VIA3 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M3Big_3_VIA3 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA3_R_6_D" -inside_of Branch1HasVia -step "M3_S_1*0.7" -outputlayer Branch;
    AND Branch M4 _EPTMPL266021;
    SELECT -interact VIA3.R.6:M3:_EPTMPL266021 VIA3 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA3 Branch _EPTMPL266023;
    SELECT -outside VIA3.R.6:M3:_EPTMPL266023 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M4 BranchSingleVia _EPTMPL266025;
    AND VIA3.R.6:M3:_EPTMPL266025 M3 _EPTMPL266026;
    SELECT -interact VIA3.R.6:M3:_EPTMPL266026 BranchSingleVia _EPTMPL266027;
    SELECT -interact VIA3.R.6:M3:_EPTMPL266027 VIA3 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266029;
    NOT VIA3.R.6:M3:_EPTMPL266029 VIA_EXD;
}
SELECT -enclose_rect M4Wide_3_VIA3 -width VIA3_R_6_W -length VIA3_R_6_L+GRID -outputlayer M4Big_3_VIA3;

RULE VIA3.R.6:M4 {
    CAPTION "At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M4Big_3_VIA3 -by "VIA3_R_6_D + GRID" _EPTMPL266032;
    NOT VIA3.R.6:M4:_EPTMPL266032 M4Big_3_VIA3 _EPTMPL266033;
    AND VIA3.R.6:M4:_EPTMPL266033 M4 -outputlayer Branch1;
    SELECT -interact Branch1 M4Big_3_VIA3 _EPTMPL266035;
    SELECT -interact VIA3.R.6:M4:_EPTMPL266035 VIA3 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M4Big_3_VIA3 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA3_R_6_D" -inside_of Branch1HasVia -step "M4_S_1*0.7" -outputlayer Branch;
    AND Branch M3 _EPTMPL266040;
    SELECT -interact VIA3.R.6:M4:_EPTMPL266040 VIA3 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA3 Branch _EPTMPL266042;
    SELECT -outside VIA3.R.6:M4:_EPTMPL266042 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M3 BranchSingleVia _EPTMPL266044;
    AND VIA3.R.6:M4:_EPTMPL266044 M4 _EPTMPL266045;
    SELECT -interact VIA3.R.6:M4:_EPTMPL266045 BranchSingleVia _EPTMPL266046;
    SELECT -interact VIA3.R.6:M4:_EPTMPL266046 VIA3 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266048;
    NOT VIA3.R.6:M4:_EPTMPL266048 VIA_EXD;
}

RULE VIA3.R.11 {
    CAPTION "Single VIAx is not allowed for H-shape  Mx+1 when all of the following conditions come into existence:";
    CAPTION "1. The Mx+1 has H-shape interact with two metal holes : both two metal hole area <= 5 um2 and two metal hole length(L2) <= 5 um";
    CAPTION "2. The VIAx overlaps on the center metal bar of this H-shape Mx+1";
    CAPTION "3. The length (L) of the center metal bar <= 1 um and the width of metal bar is <= 0.3 um.";
    WITH_WIDTH M4i -le "VIA3_R_11_W" -outputlayer W;
    HOLES M4i -inner -le "VIA3_R_11_A" _EPTMPL266051;
    SELECT -interact VIA3.R.11:_EPTMPL266051 W -outputlayer H_HOLE;
    SELECT -interact M4i H_HOLE -outputlayer A0;
    EDGE_BOOLEAN -coincident_only -outside A0 H_HOLE -outputlayer A;
    INTE A -le "VIA3_R_11_W" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL266055;
    SELECT -inside VIA3.R.11:_EPTMPL266055 A0 _EPTMPL266056;
    SELECT -interact VIA3.R.11:_EPTMPL266056 H_HOLE -eq 2 -outputlayer B0;
    INTE A -le "VIA3_R_11_L" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL266058;
    SELECT -inside VIA3.R.11:_EPTMPL266058 A0 _EPTMPL266059;
    AND VIA3.R.11:_EPTMPL266059 W _EPTMPL266060;
    SELECT -interact VIA3.R.11:_EPTMPL266060 H_HOLE -eq 2 -outputlayer B1;
    EXTE H_HOLE -le "VIA3_R_11_W" -abut -lt 90 -metric opposite -notch only -output region -outputlayer HOLE_NOTCH;
    NOT B1 HOLE_NOTCH _EPTMPL266063;
    OR VIA3.R.11:_EPTMPL266063 B0 -outputlayer B2;
    EXTE B2 -le "VIA3_R_11_W" -abut -eq 90 -intersecting ONLY -output region_extents _EPTMPL266065;
    SELECT -touch VIA3.R.11:_EPTMPL266065 B2 -eq 2 _EPTMPL266066;
    AND VIA3.R.11:_EPTMPL266066 W -outputlayer CORNER_M;
    OR B2 CORNER_M -outputlayer B;
    SELECT -enclose_rect -not B -width GRID -length VIA3_R_11_L+GRID -outputlayer CENTER_BAR1;
    SELECT -interact CENTER_BAR1 H_HOLE -eq 2 _EPTMPL266070;
    SELECT -interact VIA3.R.11:_EPTMPL266070 VIA3i -outputlayer CENTER_BAR2;
    EDGE_BOOLEAN -coincident_only -outside CENTER_BAR2 H_HOLE -outputlayer C;
    EXTE C A -le "VIA3_R_11_L2" -metric opposite -output positive1 -outputlayer D;
    EDGE_BOOLEAN -coincident_only -inside -not C D -outputlayer E;
    SELECT -with_edge -not CENTER_BAR2 E -outputlayer CENTER_BAR3;
    SELECT -outside -not VIA3i CENTER_BAR3 -outputlayer CHECK_VIA;
    SELECT -interact A0 CHECK_VIA _EPTMPL266077;
    SELECT -interact M3i CHECK_VIA _EPTMPL266078;
    AND VIA3.R.11:_EPTMPL266077 VIA3.R.11:_EPTMPL266078 _EPTMPL266079;
    SELECT -interact VIA3.R.11:_EPTMPL266079 VIA3i -eq 1 _EPTMPL266080;
    AND CHECK_VIA VIA3.R.11:_EPTMPL266080;
}
NOT M4Wide_first CB_NON_CUP -outputlayer M41;
NOT M4Wide_0.4 CB_NON_CUP -outputlayer M411;
NOT M4Wide_1.5 CB_NON_CUP -outputlayer M42;
NOT M4Wide_4.5 CB_NON_CUP -outputlayer M43;
AREA M4 -gt "M4_S_3_L*M4_W_1" -outputlayer M4AS3;
AREA M4AS3 -gt "M4_S_4_L*M4_W_1" -outputlayer M4AS4;
ANGLE M4 -eq 45 -outputlayer M4_EDGE_45;

RULE M4.W.1 {
    CAPTION "Width >= 0.1 um";
    INTE M4 -lt "M4_W_1" -abut -lt 90 -single_point -output region;
}

RULE M4.W.2 {
    CAPTION "Width of 45-degree bent Mx Please make sure the vertex of 45 degree pattern is on 5nm grid >= 0.19 um";
    INTE M4_EDGE_45 -lt "M4_W_2" -abut -lt 90 -output region;
}

RULE M4.W.3 {
    CAPTION "Maximum width <= 12 um";
    SIZE M4 -by "M4_W_3/2" -underover -truncate "M4_W_3/2";
}

RULE M4.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE M4 -lt "M4_S_1" -abut -lt 90 -single_point -output region;
}

RULE M4.S.2 {
    CAPTION "Space [at least one metal line width > 0.2 um  and the parallel metal run length > 0.38 um ] (union projection) >= 0.12";
    EXTE M41 M4 -lt "M4_S_2" -metric opposite -output region -measure all -outputlayer X;
    NOT X M4 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M4_S_2_L+GRID;
}

RULE M4.S.2.1 {
    CAPTION "Space [at least one metal line width > 0.4 um  and the parallel metal run length > 0.4 um ] (union projection) >= 0.16";
    EXTE M411 M4 -lt "M4_S_2_1" -metric opposite -output region -measure all -outputlayer X;
    NOT X M4 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M4_S_2_1_L+GRID;
}

RULE M4.S.3 {
    CAPTION "Space [at least one metal line width > 1.5 um  and the parallel metal run length > 1.5 um ] (union projection) >= 0.5";
    EXTE M42 M4AS3 -lt "M4_S_3" -metric opposite -output region -measure all -outputlayer X;
    NOT X M4 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M4_S_3_L+GRID;
}

RULE M4.S.4 {
    CAPTION "Space [at least one metal line width > 4.5 um  and the parallel metal run length > 4.5 um ] (union projection) >= 1.5";
    EXTE M43 M4AS4 -lt "M4_S_4" -metric opposite -output region -measure all -outputlayer X;
    NOT X M4 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M4_S_4_L+GRID;
}

RULE M4.S.5 {
    CAPTION "Space at Mx line-end (W<Q=0.120) in a dense-line-end configuration: If Mx has parallel run length with opposite Mx (measured with T=0.035 extension) along 2 adjacent edges of Mx [any one edge <Q distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.10 um (R)) >= 0.12 um.";
    CONVEX_EDGE M4 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt "M4_S_5_Q" -outputlayer A;
    EXTE A M4 -lt "M4_S_5" -abut -lt 90 -metric opposite_extended "M4_S_5_E" -output positive1 -outputlayer B;
    EDGE_SELECT -coincident_only -inside A B -outputlayer C;
    INTE C M4 -lt "M4_S_5_Q" -abut -eq 90 -intersecting ONLY -output positive2 -outputlayer D;
    EDGE_LENGTH D -ge "M4_W_1" -outputlayer I;
    EDGE_EXPAND I -inside_by 0.001 -extend_by "M4_S_5_E" -outputlayer J;
    EDGE_EXPAND I -inside_by 0.001 -outputlayer K;
    NOT J K -outputlayer L;
    SELECT -with_edge L A -outputlayer M;
    OR M K -outputlayer N;
    EDGE_SELECT -coincident_only N I -outputlayer O;
    EXTE O M4 -lt "M4_S_5" -abut -lt 90 -metric opposite -output region;
}

RULE M4.EN.1 {
    CAPTION " Enclosure of VIA3 >= 0 um";
    NOT VIA3 M4;
}

RULE M4.EN.2__M4.EN.3 {
    CAPTION "Enclosure of VIA3 [at least two opposite sides] >= 0.04 ,or [all sides] >= 0.03";
    RECT_ENC VIA3 M4 -abut -lt 90 -single_point -good 0 M4_EN_2 opposite 0 M4_EN_2 opposite -outputlayer X;
    ENC X M4 -lt "M4_EN_3" -abut -lt 90 -single_point -output region;
}

RULE M4.A.1 {
    CAPTION "Area >= 0.052 um2";
    AREA M4 -lt "M4_A_1";
}

RULE M4.A.2 {
    CAPTION "Enclosed area >= 0.2 um";
    HOLES M4 -inner -lt "M4_A_2pre" -outputlayer X;
    NOT X M4 _EPTMPL266122;
    AREA M4.A.2:_EPTMPL266122 -lt "M4_A_2";
}

RULE M4.S.6 {
    CAPTION "Space to 45 degree bent M4 >=  M4_S_6 um";
    EDGE_EXPAND M4_EDGE_45 -outside_by "M4_S_6" -outputlayer X;
    AND X M4;
}
COPY M4_EXC -outputlayer M4DN1H_EXC;
COPY M4_EXC_LOW -outputlayer M4DN1L_EXC;

RULE M4.DN.1 {
    CAPTION "M4 local density must be >= 0.1 range over 75 um x 75 um step 37.5 um";
    NOT M4x M4DN1L_EXC -outputlayer M4_CHECK;
    NOT CHIP M4DN1L_EXC -outputlayer CHIP_CHECK;
    DENSITY M4_CHECK CHIP_CHECK -lt M4_DN_1L -window "M4_DN_1L_W" -step "M4_DN_1L_S" -inside_of layer CHIPx -backup -expr "  AREA(M4_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M4DN1L_EXC _EPTMPL266131;
    WITH_WIDTH M4.DN.1:_EPTMPL266131 -ge "M4_DN_1L_E" -outputlayer F;
    DENSITY F M4_CHECK CHIP_CHECK -lt M4_DN_1L -window "M4_DN_1L_W" -step "M4_DN_1L_S" -inside_of layer CHIPx -backup -print "M4.DN.1.density" -expr "  ! AREA(F)+AREA(M4_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M4.DN.1.1 {
    CAPTION "M4 local density must be <= 0.8 range over 100 um x 100 um step 50 um";
    NOT M4x M4DN1H_EXC -outputlayer M4_CHECK;
    NOT CHIP M4DN1H_EXC -outputlayer CHIP_CHECK;
    DENSITY M4_CHECK CHIP_CHECK -gt M4_DN_1H -window "M4_DN_1H_W" -step "M4_DN_1H_S" -inside_of layer CHIPx -backup -expr "  AREA(M4_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M4DN1H_EXC _EPTMPL266137;
    WITH_WIDTH M4.DN.1.1:_EPTMPL266137 -ge "M4_DN_1H_E" -outputlayer F;
    DENSITY F M4_CHECK CHIP_CHECK -gt M4_DN_1H -window "M4_DN_1H_W" -step "M4_DN_1H_S" -inside_of layer CHIPx -backup -print "M4.DN.1.1.density" -expr "  !! AREA(F)*AREA(M4_CHECK)/AREA(CHIP_CHECK)  ";
}
COPY EMPTYi -outputlayer M4DN2_EXC;

RULE M4.DN.2 {
    CAPTION "M4 local density must be <= 0.9 range over 20 um x 20 um step 10 um";
    NOT M4x M4DN2_EXC -outputlayer M4_CHECK;
    DENSITY M4_CHECK CHIP -gt M4_DN_2 -window "M4_DN_2_W" -step "M4_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(M4_CHECK)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M4DN2_EXC _EPTMPL266143;
    WITH_WIDTH M4.DN.2:_EPTMPL266143 -ge "M4_DN_2_E" -outputlayer F;
    DENSITY F M4_CHECK CHIP -gt M4_DN_2 -window "M4_DN_2_W" -step "M4_DN_2_S" -inside_of layer CHIPx -backup -print "M4.DN.2.density" -expr "  !! AREA(F)*AREA(M4_CHECK)/AREA(CHIP)  ";
}

RULE M4.DN.4 {
    CAPTION "The metal density difference between any two 250 um x 250 um neighboring checking windows including DM4EXCL <= 0.4";
    DENSITY M4x CHIP -le 1 -window "M4_DN_4_W" -backup -gradient -gt M4_DN_4 -corner -print "M4.DN.4.density" -expr "  AREA(M4x)/AREA(CHIP)  ";
}
NOT M4x SRCSR -outputlayer M4_CORE;

RULE M2.DN.5 {
    CAPTION "It is not allowed to have local density > 0.8 of all 3 consecutive metal (M2,M3,M4) over any 50 um x 50 um window (stepping 25 um)";
    DENSITY M2_CORE M3_CORE M4_CORE -gt 0 -window "Mx_DN_5_W" -step "Mx_DN_5_S" -backup -expr "  ! ~(AREA(M2_CORE)/AREA()-Mx_DN_5)*!~(AREA(M3_CORE)/AREA()-Mx_DN_5)*!~(AREA(M4_CORE)/AREA()-Mx_DN_5)  " -rdb M2.DN.5.density;
}
SIZE CBM -by 25 _EPTMPL266149;
SIZE _EPTMPL266149 -by -25 -outputlayer M2DN6_CBM_MERGE;
AREA M2DN6_CBM_MERGE -ge "200 * 200" -outputlayer M2DN6_CHECK_CBM;
AND M2x M2DN6_CHECK_CBM -outputlayer M2DN6_M2_CHECK;
AND M3x M2DN6_CHECK_CBM -outputlayer M2DN6_M3_CHECK;
AND M4x M2DN6_CHECK_CBM -outputlayer M2DN6_M4_CHECK;
CONNECT M2DN6_CHECK_CBM M2DN6_M2_CHECK;
CONNECT M2DN6_CHECK_CBM M2DN6_M3_CHECK;
CONNECT M2DN6_CHECK_CBM M2DN6_M4_CHECK;

RULE M2.DN.6 {
    CAPTION "It is not allowed to have local density < 0.15 of all 3 consecutive metal (M2,M3,M4) under ((CBM SIZING 25) SIZING -25) whose size is >= 200um X 200um";
    ANTENNA M2DN6_CHECK_CBM M2DN6_M2_CHECK -lt "M2_DN_6" -expr "  AREA(M2DN6_M2_CHECK)/AREA(M2DN6_CHECK_CBM)  " -rdb M2.DN.6.M2.density -outputlayer A;
    ANTENNA M2DN6_CHECK_CBM M2DN6_M3_CHECK -lt "M2_DN_6" -expr "  AREA(M2DN6_M3_CHECK)/AREA(M2DN6_CHECK_CBM)  " -rdb M2.DN.6.M3.density -outputlayer B;
    ANTENNA M2DN6_CHECK_CBM M2DN6_M4_CHECK -lt "M2_DN_6" -expr "  AREA(M2DN6_M4_CHECK)/AREA(M2DN6_CHECK_CBM)  " -rdb M2.DN.6.M4.density -outputlayer C;
    AND A B _EPTMPL266161;
    AND M2.DN.6:_EPTMPL266161 C;
}
SIZE M5 -by "M5_S_2_W/2" -underover -truncate "M5_S_2_W/2" _EPTMPL266163;
AND _EPTMPL266163 M5 -outputlayer M5Wide_first;
SIZE M5Wide_first -by "M5_S_2_1_W/2" -underover -truncate "M5_S_2_1_W/2" _EPTMPL266165;
AND _EPTMPL266165 M5Wide_first -outputlayer M5Wide_0.4;
SIZE M5Wide_first -by "M5_S_3_W/2" -underover -truncate "M5_S_3_W/2" _EPTMPL266167;
AND _EPTMPL266167 M5Wide_first -outputlayer M5Wide_1.5;
SIZE M5Wide_1.5 -by "M5_S_4_W/2" -underover -truncate "M5_S_4_W/2" _EPTMPL266169;
AND _EPTMPL266169 M5Wide_1.5 -outputlayer M5Wide_4.5;
SIZE M4Wide_first -by "VIA4_R_2_W/2" -underover -truncate "VIA4_R_2_W/2" _EPTMPL266171;
AND _EPTMPL266171 M4Wide_first -outputlayer M4Wide_0.42_VIA4;
SIZE M4Wide_0.42_VIA4 -by "VIA4_R_4_W/2" -underover -truncate "VIA4_R_4_W/2" _EPTMPL266173;
AND _EPTMPL266173 M4Wide_0.42_VIA4 -outputlayer M4Wide_0.7_VIA4;
SIZE M4Wide_0.7_VIA4 -by "VIA4_R_3_W/2" -underover -truncate "VIA4_R_3_W/2" _EPTMPL266175;
AND _EPTMPL266175 M4Wide_0.7_VIA4 -outputlayer M4Wide_0.98_VIA4;
SIZE M4Wide_0.98_VIA4 -by "VIA4_R_5_W/2" -underover -truncate "VIA4_R_5_W/2" _EPTMPL266177;
AND _EPTMPL266177 M4Wide_0.98_VIA4 -outputlayer M4Wide_2_VIA4;
SIZE M4Wide_2_VIA4 -by "VIA4_R_6_W/2" -underover -truncate "VIA4_R_6_W/2" _EPTMPL266179;
AND _EPTMPL266179 M4Wide_2_VIA4 -outputlayer M4Wide_3_VIA4;
SIZE M5Wide_first -by "VIA4_R_2_W/2" -underover -truncate "VIA4_R_2_W/2" _EPTMPL266181;
AND _EPTMPL266181 M5Wide_first -outputlayer M5Wide_0.42_VIA4;
SIZE M5Wide_0.42_VIA4 -by "VIA4_R_4_W/2" -underover -truncate "VIA4_R_4_W/2" _EPTMPL266183;
AND _EPTMPL266183 M5Wide_0.42_VIA4 -outputlayer M5Wide_0.7_VIA4;
SIZE M5Wide_0.7_VIA4 -by "VIA4_R_3_W/2" -underover -truncate "VIA4_R_3_W/2" _EPTMPL266185;
AND _EPTMPL266185 M5Wide_0.7_VIA4 -outputlayer M5Wide_0.98_VIA4;
SIZE M5Wide_0.98_VIA4 -by "VIA4_R_5_W/2" -underover -truncate "VIA4_R_5_W/2" _EPTMPL266187;
AND _EPTMPL266187 M5Wide_0.98_VIA4 -outputlayer M5Wide_2_VIA4;
SIZE M5Wide_2_VIA4 -by "VIA4_R_6_W/2" -underover -truncate "VIA4_R_6_W/2" _EPTMPL266189;
AND _EPTMPL266189 M5Wide_2_VIA4 -outputlayer M5Wide_3_VIA4;

RULE VIA4.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.1 um";
    CAPTION "VIA4.R.1 45-degree rotated VIA is not allowed";
    RECT_CHK -not VIA4 -eq "VIA4_W_1" -by -eq "VIA4_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD;
}

RULE VIA4.W.2 {
    CAPTION "VIA4 bar width = 0.1 (VIA4 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE VIA4_BAR -lt "VIA4_W_2" -abut -lt 90 -metric opposite -output region;
    WITH_WIDTH VIA4_BAR -gt "VIA4_W_2" -outputlayer A;
    ANGLE VIA4_BAR -eq 45 -outputlayer B;
    INTE B -lt "VIA4_W_2 + 2*GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 1 -length 0.005;
}

RULE VIA4.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE VIA4 -lt "VIA4_S_1" -abut -lt 90 -single_point -output region;
}

RULE VIA4.S.2 {
    CAPTION "Space to 3-neighboring VIAx (< 0.14 um distance) >= 0.13 um";
    SELECT -with_neighbor VIA4 -gt 2 -space -lt VIA4_S_2_S -outputlayer X;
    EXTE X VIA4 -lt "VIA4_S_2" -abut -lt 90 -single_point -output region;
}

RULE VIA4.S.3 {
    CAPTION "Space to neighboring VIAx [different net and common parallel run length > 0] >= 0.13 um";
    STAMP VIA4 VIA4i -outputlayer VIA4_NODAL;
    EXTE VIA4_NODAL -lt "VIA4_S_3" -abut -lt 90 -not_connected -metric opposite -output region;
}

RULE VIA4.EN.1 {
    CAPTION "Enclosure by M4 >= 0 um";
    NOT VIA4 M4;
}

RULE VIA4.EN.2__VIA4.EN.3 {
    CAPTION "Enclosure by M4 [at least two opposite sides] >= 0.04 , or [all sides] >= 0.03";
    RECT_ENC VIA4 M4 -abut -lt 90 -single_point -good 0 VIA4_EN_2 opposite 0 VIA4_EN_2 opposite -outputlayer X;
    ENC X M4 -lt "VIA4_EN_3" -abut -lt 90 -single_point -output region;
}

RULE VIA4.R.2__VIA4.R.3 {
    CAPTION "When M4 or M5 width > 0.3 um, more than one VIA4 is required.";
    CAPTION "2 vias spacing should be <= 0.2 um or 4 vias spacing should be <= 0.25 um";
    CAPTION "When M4 or M5 width > 0.7 um, more than three VIA4 is required.";
    CAPTION "4 vias spacing should be <= 0.2 um or 9 vias spacing should be <= 0.35 um";
    AND M4Wide_0.42_VIA4 M5 _EPTMPL266207;
    AND M5Wide_0.42_VIA4 M4 _EPTMPL266208;
    OR VIA4.R.2__VIA4.R.3:_EPTMPL266207 VIA4.R.2__VIA4.R.3:_EPTMPL266208 -outputlayer M5OvpM4_W_;
    AND M4Wide_0.98_VIA4 M5 _EPTMPL266210;
    AND M5Wide_0.98_VIA4 M4 _EPTMPL266211;
    OR VIA4.R.2__VIA4.R.3:_EPTMPL266210 VIA4.R.2__VIA4.R.3:_EPTMPL266211 -outputlayer M5OvpM4_B;
    NOT M5OvpM4_W_ M5OvpM4_B -outputlayer M5OvpM4_W;
    SELECT -outside -not VIA4_EXD M5OvpM4_W -outputlayer Checked_VIA4_W_;
    SELECT -outside -not VIA4_EXD M5OvpM4_B -outputlayer Checked_VIA4_B;
    NOT Checked_VIA4_W_ Checked_VIA4_B -outputlayer Checked_VIA4_W;
    SELECT -interact M4i M5OvpM4_W_ -outputlayer M4_effect;
    SELECT -interact M5i M5OvpM4_W_ -outputlayer M5_effect;
    AND M4_effect M5_effect -outputlayer effect_M5OvpM4_;
    SELECT -interact effect_M5OvpM4_ M5OvpM4_W_ -outputlayer effect_M5OvpM4;
    SELECT -interact VIA4_EXD effect_M5OvpM4 -outputlayer effect_VIA;
    SIZE effect_VIA -by "VIA4_R_2_S1/2" -inside_of effect_M5OvpM4 -step "M4_S_1*0.7" -outputlayer V4Merged_A;
    SIZE V4Merged_A -by "VIA4_R_2_S2_S1" -inside_of effect_M5OvpM4 -step "M4_S_1*0.7" -outputlayer V4Merged_B;
    SIZE V4Merged_B -by "(VIA4_R_3_S2 - VIA4_R_2_S2)/2" -inside_of effect_M5OvpM4 -step "M4_S_1*0.7" -outputlayer V4Merged_C;
    SELECT -interact V4Merged_A effect_VIA -lt 2 -outputlayer V4Merged_A2R;
    SELECT -outside V4Merged_A V4Merged_A2R -outputlayer V4Merged_A2;
    SELECT -interact V4Merged_A2 effect_VIA -lt 4 -outputlayer V4Merged_A4R;
    SELECT -outside V4Merged_A2 V4Merged_A4R -outputlayer V4Merged_A4;
    SELECT -interact V4Merged_B effect_VIA -lt 4 -outputlayer V4Merged_B4R;
    SELECT -outside V4Merged_B V4Merged_B4R -outputlayer V4Merged_B4;
    SELECT -interact V4Merged_C effect_VIA -lt 9 -outputlayer V4Merged_C9R;
    SELECT -outside V4Merged_C V4Merged_C9R -outputlayer V4Merged_C9;
    OR V4Merged_A2 V4Merged_B4 -outputlayer GMergeW;
    OR V4Merged_A4 V4Merged_C9 -outputlayer GMergeB;
    SELECT -interact Checked_VIA4_W GMergeW -outputlayer GVIA_W;
    SELECT -interact Checked_VIA4_B GMergeB -outputlayer GVIA_B;
    SELECT -interact M5OvpM4_W GVIA_W -outputlayer GOOD_AREA_W;
    SELECT -interact M5OvpM4_B GVIA_B -outputlayer GOOD_AREA_B;
    SELECT -outside Checked_VIA4_W GOOD_AREA_W;
    SELECT -outside Checked_VIA4_B GOOD_AREA_B;
}

RULE VIA4.R.4:M4 {
    CAPTION " At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M4Wide_0.7_VIA4 -by "VIA4_R_4_D + GRID" _EPTMPL266241;
    NOT VIA4.R.4:M4:_EPTMPL266241 M4Wide_0.7_VIA4 _EPTMPL266242;
    AND VIA4.R.4:M4:_EPTMPL266242 M4 -outputlayer Branch1;
    SELECT -interact Branch1 M4Wide_0.7_VIA4 _EPTMPL266244;
    SELECT -interact VIA4.R.4:M4:_EPTMPL266244 VIA4 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M4Wide_0.7_VIA4 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA4_R_4_D" -inside_of Branch1HasVia -step "M4_S_1*0.5" -outputlayer Branch;
    AND Branch M5 _EPTMPL266249;
    SELECT -interact VIA4.R.4:M4:_EPTMPL266249 VIA4 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA4 Branch _EPTMPL266251;
    SELECT -outside VIA4.R.4:M4:_EPTMPL266251 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M5 BranchSingleVia _EPTMPL266253;
    AND VIA4.R.4:M4:_EPTMPL266253 M4 _EPTMPL266254;
    SELECT -interact VIA4.R.4:M4:_EPTMPL266254 BranchSingleVia _EPTMPL266255;
    SELECT -interact VIA4.R.4:M4:_EPTMPL266255 VIA4 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266257;
    NOT VIA4.R.4:M4:_EPTMPL266257 VIA_EXD;
}

RULE VIA4.R.4:M5 {
    CAPTION "At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M5Wide_0.7_VIA4 -by "VIA4_R_4_D + GRID" _EPTMPL266259;
    NOT VIA4.R.4:M5:_EPTMPL266259 M5Wide_0.7_VIA4 _EPTMPL266260;
    AND VIA4.R.4:M5:_EPTMPL266260 M5 -outputlayer Branch1;
    SELECT -interact Branch1 M5Wide_0.7_VIA4 _EPTMPL266262;
    SELECT -interact VIA4.R.4:M5:_EPTMPL266262 VIA4 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M5Wide_0.7_VIA4 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA4_R_4_D" -inside_of Branch1HasVia -step "M5_S_1*0.5" -outputlayer Branch;
    AND Branch M4 _EPTMPL266267;
    SELECT -interact VIA4.R.4:M5:_EPTMPL266267 VIA4 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA4 Branch _EPTMPL266269;
    SELECT -outside VIA4.R.4:M5:_EPTMPL266269 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M4 BranchSingleVia _EPTMPL266271;
    AND VIA4.R.4:M5:_EPTMPL266271 M5 _EPTMPL266272;
    SELECT -interact VIA4.R.4:M5:_EPTMPL266272 BranchSingleVia _EPTMPL266273;
    SELECT -interact VIA4.R.4:M5:_EPTMPL266273 VIA4 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266275;
    NOT VIA4.R.4:M5:_EPTMPL266275 VIA_EXD;
}

RULE VIA4.R.5:M4 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M4Wide_2_VIA4 -by "VIA4_R_5_D + GRID" _EPTMPL266277;
    NOT VIA4.R.5:M4:_EPTMPL266277 M4Wide_2_VIA4 _EPTMPL266278;
    AND VIA4.R.5:M4:_EPTMPL266278 M4 -outputlayer Branch1;
    SELECT -interact Branch1 M4Wide_2_VIA4 _EPTMPL266280;
    SELECT -interact VIA4.R.5:M4:_EPTMPL266280 VIA4 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M4Wide_2_VIA4 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA4_R_5_D" -inside_of Branch1HasVia -step "M4_S_1*0.7" -outputlayer Branch;
    AND Branch M5 _EPTMPL266285;
    SELECT -interact VIA4.R.5:M4:_EPTMPL266285 VIA4 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA4 Branch _EPTMPL266287;
    SELECT -outside VIA4.R.5:M4:_EPTMPL266287 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M5 BranchSingleVia _EPTMPL266289;
    AND VIA4.R.5:M4:_EPTMPL266289 M4 _EPTMPL266290;
    SELECT -interact VIA4.R.5:M4:_EPTMPL266290 BranchSingleVia _EPTMPL266291;
    SELECT -interact VIA4.R.5:M4:_EPTMPL266291 VIA4 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266293;
    NOT VIA4.R.5:M4:_EPTMPL266293 VIA_EXD;
}

RULE VIA4.R.5:M5 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M5Wide_2_VIA4 -by "VIA4_R_5_D + GRID" _EPTMPL266295;
    NOT VIA4.R.5:M5:_EPTMPL266295 M5Wide_2_VIA4 _EPTMPL266296;
    AND VIA4.R.5:M5:_EPTMPL266296 M5 -outputlayer Branch1;
    SELECT -interact Branch1 M5Wide_2_VIA4 _EPTMPL266298;
    SELECT -interact VIA4.R.5:M5:_EPTMPL266298 VIA4 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M5Wide_2_VIA4 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA4_R_5_D" -inside_of Branch1HasVia -step "M5_S_1*0.7" -outputlayer Branch;
    AND Branch M4 _EPTMPL266303;
    SELECT -interact VIA4.R.5:M5:_EPTMPL266303 VIA4 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA4 Branch _EPTMPL266305;
    SELECT -outside VIA4.R.5:M5:_EPTMPL266305 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M4 BranchSingleVia _EPTMPL266307;
    AND VIA4.R.5:M5:_EPTMPL266307 M5 _EPTMPL266308;
    SELECT -interact VIA4.R.5:M5:_EPTMPL266308 BranchSingleVia _EPTMPL266309;
    SELECT -interact VIA4.R.5:M5:_EPTMPL266309 VIA4 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266311;
    NOT VIA4.R.5:M5:_EPTMPL266311 VIA_EXD;
}
SELECT -enclose_rect M4Wide_3_VIA4 -width VIA4_R_6_W -length VIA4_R_6_L+GRID -outputlayer M4Big_3_VIA4;

RULE VIA4.R.6:M4 {
    CAPTION " At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M4Big_3_VIA4 -by "VIA4_R_6_D + GRID" _EPTMPL266314;
    NOT VIA4.R.6:M4:_EPTMPL266314 M4Big_3_VIA4 _EPTMPL266315;
    AND VIA4.R.6:M4:_EPTMPL266315 M4 -outputlayer Branch1;
    SELECT -interact Branch1 M4Big_3_VIA4 _EPTMPL266317;
    SELECT -interact VIA4.R.6:M4:_EPTMPL266317 VIA4 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M4Big_3_VIA4 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA4_R_6_D" -inside_of Branch1HasVia -step "M4_S_1*0.7" -outputlayer Branch;
    AND Branch M5 _EPTMPL266322;
    SELECT -interact VIA4.R.6:M4:_EPTMPL266322 VIA4 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA4 Branch _EPTMPL266324;
    SELECT -outside VIA4.R.6:M4:_EPTMPL266324 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M5 BranchSingleVia _EPTMPL266326;
    AND VIA4.R.6:M4:_EPTMPL266326 M4 _EPTMPL266327;
    SELECT -interact VIA4.R.6:M4:_EPTMPL266327 BranchSingleVia _EPTMPL266328;
    SELECT -interact VIA4.R.6:M4:_EPTMPL266328 VIA4 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266330;
    NOT VIA4.R.6:M4:_EPTMPL266330 VIA_EXD;
}
SELECT -enclose_rect M5Wide_3_VIA4 -width VIA4_R_6_W -length VIA4_R_6_L+GRID -outputlayer M5Big_3_VIA4;

RULE VIA4.R.6:M5 {
    CAPTION "At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M5Big_3_VIA4 -by "VIA4_R_6_D + GRID" _EPTMPL266333;
    NOT VIA4.R.6:M5:_EPTMPL266333 M5Big_3_VIA4 _EPTMPL266334;
    AND VIA4.R.6:M5:_EPTMPL266334 M5 -outputlayer Branch1;
    SELECT -interact Branch1 M5Big_3_VIA4 _EPTMPL266336;
    SELECT -interact VIA4.R.6:M5:_EPTMPL266336 VIA4 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M5Big_3_VIA4 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA4_R_6_D" -inside_of Branch1HasVia -step "M5_S_1*0.7" -outputlayer Branch;
    AND Branch M4 _EPTMPL266341;
    SELECT -interact VIA4.R.6:M5:_EPTMPL266341 VIA4 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA4 Branch _EPTMPL266343;
    SELECT -outside VIA4.R.6:M5:_EPTMPL266343 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M4 BranchSingleVia _EPTMPL266345;
    AND VIA4.R.6:M5:_EPTMPL266345 M5 _EPTMPL266346;
    SELECT -interact VIA4.R.6:M5:_EPTMPL266346 BranchSingleVia _EPTMPL266347;
    SELECT -interact VIA4.R.6:M5:_EPTMPL266347 VIA4 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266349;
    NOT VIA4.R.6:M5:_EPTMPL266349 VIA_EXD;
}

RULE VIA4.R.11 {
    CAPTION "Single VIAx is not allowed for H-shape  Mx+1 when all of the following conditions come into existence:";
    CAPTION "1. The Mx+1 has H-shape interact with two metal holes : both two metal hole area <= 5 um2 and two metal hole length(L2) <= 5 um";
    CAPTION "2. The VIAx overlaps on the center metal bar of this H-shape Mx+1";
    CAPTION "3. The length (L) of the center metal bar <= 1 um and the width of metal bar is <= 0.3 um.";
    WITH_WIDTH M5i -le "VIA4_R_11_W" -outputlayer W;
    HOLES M5i -inner -le "VIA4_R_11_A" _EPTMPL266352;
    SELECT -interact VIA4.R.11:_EPTMPL266352 W -outputlayer H_HOLE;
    SELECT -interact M5i H_HOLE -outputlayer A0;
    EDGE_BOOLEAN -coincident_only -outside A0 H_HOLE -outputlayer A;
    INTE A -le "VIA4_R_11_W" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL266356;
    SELECT -inside VIA4.R.11:_EPTMPL266356 A0 _EPTMPL266357;
    SELECT -interact VIA4.R.11:_EPTMPL266357 H_HOLE -eq 2 -outputlayer B0;
    INTE A -le "VIA4_R_11_L" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL266359;
    SELECT -inside VIA4.R.11:_EPTMPL266359 A0 _EPTMPL266360;
    AND VIA4.R.11:_EPTMPL266360 W _EPTMPL266361;
    SELECT -interact VIA4.R.11:_EPTMPL266361 H_HOLE -eq 2 -outputlayer B1;
    EXTE H_HOLE -le "VIA4_R_11_W" -abut -lt 90 -metric opposite -notch only -output region -outputlayer HOLE_NOTCH;
    NOT B1 HOLE_NOTCH _EPTMPL266364;
    OR VIA4.R.11:_EPTMPL266364 B0 -outputlayer B2;
    EXTE B2 -le "VIA4_R_11_W" -abut -eq 90 -intersecting ONLY -output region_extents _EPTMPL266366;
    SELECT -touch VIA4.R.11:_EPTMPL266366 B2 -eq 2 _EPTMPL266367;
    AND VIA4.R.11:_EPTMPL266367 W -outputlayer CORNER_M;
    OR B2 CORNER_M -outputlayer B;
    SELECT -enclose_rect -not B -width GRID -length VIA4_R_11_L+GRID -outputlayer CENTER_BAR1;
    SELECT -interact CENTER_BAR1 H_HOLE -eq 2 _EPTMPL266371;
    SELECT -interact VIA4.R.11:_EPTMPL266371 VIA4i -outputlayer CENTER_BAR2;
    EDGE_BOOLEAN -coincident_only -outside CENTER_BAR2 H_HOLE -outputlayer C;
    EXTE C A -le "VIA4_R_11_L2" -metric opposite -output positive1 -outputlayer D;
    EDGE_BOOLEAN -coincident_only -inside -not C D -outputlayer E;
    SELECT -with_edge -not CENTER_BAR2 E -outputlayer CENTER_BAR3;
    SELECT -outside -not VIA4i CENTER_BAR3 -outputlayer CHECK_VIA;
    SELECT -interact A0 CHECK_VIA _EPTMPL266378;
    SELECT -interact M4i CHECK_VIA _EPTMPL266379;
    AND VIA4.R.11:_EPTMPL266378 VIA4.R.11:_EPTMPL266379 _EPTMPL266380;
    SELECT -interact VIA4.R.11:_EPTMPL266380 VIA4i -eq 1 _EPTMPL266381;
    AND CHECK_VIA VIA4.R.11:_EPTMPL266381;
}
NOT M5Wide_first CB_NON_CUP -outputlayer M51;
NOT M5Wide_0.4 CB_NON_CUP -outputlayer M511;
NOT M5Wide_1.5 CB_NON_CUP -outputlayer M52;
NOT M5Wide_4.5 CB_NON_CUP -outputlayer M53;
AREA M5 -gt "M5_S_3_L*M5_W_1" -outputlayer M5AS3;
AREA M5AS3 -gt "M5_S_4_L*M5_W_1" -outputlayer M5AS4;
ANGLE M5 -eq 45 -outputlayer M5_EDGE_45;

RULE M5.W.1 {
    CAPTION "Width >= 0.1 um";
    INTE M5 -lt "M5_W_1" -abut -lt 90 -single_point -output region;
}

RULE M5.W.2 {
    CAPTION "Width of 45-degree bent Mx Please make sure the vertex of 45 degree pattern is on 5nm grid >= 0.19 um";
    INTE M5_EDGE_45 -lt "M5_W_2" -abut -lt 90 -output region;
}

RULE M5.W.3 {
    CAPTION "Maximum width <= 12 um";
    SIZE M5 -by "M5_W_3/2" -underover -truncate "M5_W_3/2";
}

RULE M5.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE M5 -lt "M5_S_1" -abut -lt 90 -single_point -output region;
}

RULE M5.S.2 {
    CAPTION "Space [at least one metal line width > 0.2 um  and the parallel metal run length > 0.38 um ] (union projection) >= 0.12";
    EXTE M51 M5 -lt "M5_S_2" -metric opposite -output region -measure all -outputlayer X;
    NOT X M5 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M5_S_2_L+GRID;
}

RULE M5.S.2.1 {
    CAPTION "Space [at least one metal line width > 0.4 um  and the parallel metal run length > 0.4 um ] (union projection) >= 0.16";
    EXTE M511 M5 -lt "M5_S_2_1" -metric opposite -output region -measure all -outputlayer X;
    NOT X M5 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M5_S_2_1_L+GRID;
}

RULE M5.S.3 {
    CAPTION "Space [at least one metal line width > 1.5 um  and the parallel metal run length > 1.5 um ] (union projection) >= 0.5";
    EXTE M52 M5AS3 -lt "M5_S_3" -metric opposite -output region -measure all -outputlayer X;
    NOT X M5 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M5_S_3_L+GRID;
}

RULE M5.S.4 {
    CAPTION "Space [at least one metal line width > 4.5 um  and the parallel metal run length > 4.5 um ] (union projection) >= 1.5";
    EXTE M53 M5AS4 -lt "M5_S_4" -metric opposite -output region -measure all -outputlayer X;
    NOT X M5 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M5_S_4_L+GRID;
}

RULE M5.S.5 {
    CAPTION "Space at Mx line-end (W<Q=0.120) in a dense-line-end configuration: If Mx has parallel run length with opposite Mx (measured with T=0.035 extension) along 2 adjacent edges of Mx [any one edge <Q distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.10 um (R)) >= 0.12 um.";
    CONVEX_EDGE M5 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt "M5_S_5_Q" -outputlayer A;
    EXTE A M5 -lt "M5_S_5" -abut -lt 90 -metric opposite_extended "M5_S_5_E" -output positive1 -outputlayer B;
    EDGE_SELECT -coincident_only -inside A B -outputlayer C;
    INTE C M5 -lt "M5_S_5_Q" -abut -eq 90 -intersecting ONLY -output positive2 -outputlayer D;
    EDGE_LENGTH D -ge "M5_W_1" -outputlayer I;
    EDGE_EXPAND I -inside_by 0.001 -extend_by "M5_S_5_E" -outputlayer J;
    EDGE_EXPAND I -inside_by 0.001 -outputlayer K;
    NOT J K -outputlayer L;
    SELECT -with_edge L A -outputlayer M;
    OR M K -outputlayer N;
    EDGE_SELECT -coincident_only N I -outputlayer O;
    EXTE O M5 -lt "M5_S_5" -abut -lt 90 -metric opposite -output region;
}

RULE M5.EN.1 {
    CAPTION " Enclosure of VIA4 >= 0 um";
    NOT VIA4 M5;
}

RULE M5.EN.2__M5.EN.3 {
    CAPTION "Enclosure of VIA4 [at least two opposite sides] >= 0.04 ,or [all sides] >= 0.03";
    RECT_ENC VIA4 M5 -abut -lt 90 -single_point -good 0 M5_EN_2 opposite 0 M5_EN_2 opposite -outputlayer X;
    ENC X M5 -lt "M5_EN_3" -abut -lt 90 -single_point -output region;
}

RULE M5.A.1 {
    CAPTION "Area >= 0.052 um2";
    AREA M5 -lt "M5_A_1";
}

RULE M5.A.2 {
    CAPTION "Enclosed area >= 0.2 um";
    HOLES M5 -inner -lt "M5_A_2pre" -outputlayer X;
    NOT X M5 _EPTMPL266423;
    AREA M5.A.2:_EPTMPL266423 -lt "M5_A_2";
}

RULE M5.S.6 {
    CAPTION "Space to 45 degree bent M5 >=  M5_S_6 um";
    EDGE_EXPAND M5_EDGE_45 -outside_by "M5_S_6" -outputlayer X;
    AND X M5;
}
COPY M5_EXC -outputlayer M5DN1H_EXC;
COPY M5_EXC_LOW -outputlayer M5DN1L_EXC;

RULE M5.DN.1 {
    CAPTION "M5 local density must be >= 0.1 range over 75 um x 75 um step 37.5 um";
    NOT M5x M5DN1L_EXC -outputlayer M5_CHECK;
    NOT CHIP M5DN1L_EXC -outputlayer CHIP_CHECK;
    DENSITY M5_CHECK CHIP_CHECK -lt M5_DN_1L -window "M5_DN_1L_W" -step "M5_DN_1L_S" -inside_of layer CHIPx -backup -expr "  AREA(M5_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M5DN1L_EXC _EPTMPL266432;
    WITH_WIDTH M5.DN.1:_EPTMPL266432 -ge "M5_DN_1L_E" -outputlayer F;
    DENSITY F M5_CHECK CHIP_CHECK -lt M5_DN_1L -window "M5_DN_1L_W" -step "M5_DN_1L_S" -inside_of layer CHIPx -backup -print "M5.DN.1.density" -expr "  ! AREA(F)+AREA(M5_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M5.DN.1.1 {
    CAPTION "M5 local density must be <= 0.8 range over 100 um x 100 um step 50 um";
    NOT M5x M5DN1H_EXC -outputlayer M5_CHECK;
    NOT CHIP M5DN1H_EXC -outputlayer CHIP_CHECK;
    DENSITY M5_CHECK CHIP_CHECK -gt M5_DN_1H -window "M5_DN_1H_W" -step "M5_DN_1H_S" -inside_of layer CHIPx -backup -expr "  AREA(M5_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M5DN1H_EXC _EPTMPL266438;
    WITH_WIDTH M5.DN.1.1:_EPTMPL266438 -ge "M5_DN_1H_E" -outputlayer F;
    DENSITY F M5_CHECK CHIP_CHECK -gt M5_DN_1H -window "M5_DN_1H_W" -step "M5_DN_1H_S" -inside_of layer CHIPx -backup -print "M5.DN.1.1.density" -expr "  !! AREA(F)*AREA(M5_CHECK)/AREA(CHIP_CHECK)  ";
}
COPY EMPTYi -outputlayer M5DN2_EXC;

RULE M5.DN.2 {
    CAPTION "M5 local density must be <= 0.9 range over 20 um x 20 um step 10 um";
    NOT M5x M5DN2_EXC -outputlayer M5_CHECK;
    DENSITY M5_CHECK CHIP -gt M5_DN_2 -window "M5_DN_2_W" -step "M5_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(M5_CHECK)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M5DN2_EXC _EPTMPL266444;
    WITH_WIDTH M5.DN.2:_EPTMPL266444 -ge "M5_DN_2_E" -outputlayer F;
    DENSITY F M5_CHECK CHIP -gt M5_DN_2 -window "M5_DN_2_W" -step "M5_DN_2_S" -inside_of layer CHIPx -backup -print "M5.DN.2.density" -expr "  !! AREA(F)*AREA(M5_CHECK)/AREA(CHIP)  ";
}

RULE M5.DN.4 {
    CAPTION "The metal density difference between any two 250 um x 250 um neighboring checking windows including DM5EXCL <= 0.4";
    DENSITY M5x CHIP -le 1 -window "M5_DN_4_W" -backup -gradient -gt M5_DN_4 -corner -print "M5.DN.4.density" -expr "  AREA(M5x)/AREA(CHIP)  ";
}
NOT M5x SRCSR -outputlayer M5_CORE;

RULE M3.DN.5 {
    CAPTION "It is not allowed to have local density > 0.8 of all 3 consecutive metal (M3,M4,M5) over any 50 um x 50 um window (stepping 25 um)";
    DENSITY M3_CORE M4_CORE M5_CORE -gt 0 -window "Mx_DN_5_W" -step "Mx_DN_5_S" -backup -expr "  ! ~(AREA(M3_CORE)/AREA()-Mx_DN_5)*!~(AREA(M4_CORE)/AREA()-Mx_DN_5)*!~(AREA(M5_CORE)/AREA()-Mx_DN_5)  " -rdb M3.DN.5.density;
}
SIZE CBM -by 25 _EPTMPL266450;
SIZE _EPTMPL266450 -by -25 -outputlayer M3DN6_CBM_MERGE;
AREA M3DN6_CBM_MERGE -ge "200 * 200" -outputlayer M3DN6_CHECK_CBM;
AND M3x M3DN6_CHECK_CBM -outputlayer M3DN6_M3_CHECK;
AND M4x M3DN6_CHECK_CBM -outputlayer M3DN6_M4_CHECK;
AND M5x M3DN6_CHECK_CBM -outputlayer M3DN6_M5_CHECK;
CONNECT M3DN6_CHECK_CBM M3DN6_M3_CHECK;
CONNECT M3DN6_CHECK_CBM M3DN6_M4_CHECK;
CONNECT M3DN6_CHECK_CBM M3DN6_M5_CHECK;

RULE M3.DN.6 {
    CAPTION "It is not allowed to have local density < 0.15 of all 3 consecutive metal (M3,M4,M5) under ((CBM SIZING 25) SIZING -25) whose size is >= 200um X 200um";
    ANTENNA M3DN6_CHECK_CBM M3DN6_M3_CHECK -lt "M3_DN_6" -expr "  AREA(M3DN6_M3_CHECK)/AREA(M3DN6_CHECK_CBM)  " -rdb M3.DN.6.M3.density -outputlayer A;
    ANTENNA M3DN6_CHECK_CBM M3DN6_M4_CHECK -lt "M3_DN_6" -expr "  AREA(M3DN6_M4_CHECK)/AREA(M3DN6_CHECK_CBM)  " -rdb M3.DN.6.M4.density -outputlayer B;
    ANTENNA M3DN6_CHECK_CBM M3DN6_M5_CHECK -lt "M3_DN_6" -expr "  AREA(M3DN6_M5_CHECK)/AREA(M3DN6_CHECK_CBM)  " -rdb M3.DN.6.M5.density -outputlayer C;
    AND A B _EPTMPL266462;
    AND M3.DN.6:_EPTMPL266462 C;
}
SIZE M6 -by "M6_S_2_W/2" -underover -truncate "M6_S_2_W/2" _EPTMPL266464;
AND _EPTMPL266464 M6 -outputlayer M6Wide_first;
SIZE M6Wide_first -by "M6_S_2_1_W/2" -underover -truncate "M6_S_2_1_W/2" _EPTMPL266466;
AND _EPTMPL266466 M6Wide_first -outputlayer M6Wide_0.4;
SIZE M6Wide_first -by "M6_S_3_W/2" -underover -truncate "M6_S_3_W/2" _EPTMPL266468;
AND _EPTMPL266468 M6Wide_first -outputlayer M6Wide_1.5;
SIZE M6Wide_1.5 -by "M6_S_4_W/2" -underover -truncate "M6_S_4_W/2" _EPTMPL266470;
AND _EPTMPL266470 M6Wide_1.5 -outputlayer M6Wide_4.5;
SIZE M5Wide_first -by "VIA5_R_2_W/2" -underover -truncate "VIA5_R_2_W/2" _EPTMPL266472;
AND _EPTMPL266472 M5Wide_first -outputlayer M5Wide_0.42_VIA5;
SIZE M5Wide_0.42_VIA5 -by "VIA5_R_4_W/2" -underover -truncate "VIA5_R_4_W/2" _EPTMPL266474;
AND _EPTMPL266474 M5Wide_0.42_VIA5 -outputlayer M5Wide_0.7_VIA5;
SIZE M5Wide_0.7_VIA5 -by "VIA5_R_3_W/2" -underover -truncate "VIA5_R_3_W/2" _EPTMPL266476;
AND _EPTMPL266476 M5Wide_0.7_VIA5 -outputlayer M5Wide_0.98_VIA5;
SIZE M5Wide_0.98_VIA5 -by "VIA5_R_5_W/2" -underover -truncate "VIA5_R_5_W/2" _EPTMPL266478;
AND _EPTMPL266478 M5Wide_0.98_VIA5 -outputlayer M5Wide_2_VIA5;
SIZE M5Wide_2_VIA5 -by "VIA5_R_6_W/2" -underover -truncate "VIA5_R_6_W/2" _EPTMPL266480;
AND _EPTMPL266480 M5Wide_2_VIA5 -outputlayer M5Wide_3_VIA5;
SIZE M6Wide_first -by "VIA5_R_2_W/2" -underover -truncate "VIA5_R_2_W/2" _EPTMPL266482;
AND _EPTMPL266482 M6Wide_first -outputlayer M6Wide_0.42_VIA5;
SIZE M6Wide_0.42_VIA5 -by "VIA5_R_4_W/2" -underover -truncate "VIA5_R_4_W/2" _EPTMPL266484;
AND _EPTMPL266484 M6Wide_0.42_VIA5 -outputlayer M6Wide_0.7_VIA5;
SIZE M6Wide_0.7_VIA5 -by "VIA5_R_3_W/2" -underover -truncate "VIA5_R_3_W/2" _EPTMPL266486;
AND _EPTMPL266486 M6Wide_0.7_VIA5 -outputlayer M6Wide_0.98_VIA5;
SIZE M6Wide_0.98_VIA5 -by "VIA5_R_5_W/2" -underover -truncate "VIA5_R_5_W/2" _EPTMPL266488;
AND _EPTMPL266488 M6Wide_0.98_VIA5 -outputlayer M6Wide_2_VIA5;
SIZE M6Wide_2_VIA5 -by "VIA5_R_6_W/2" -underover -truncate "VIA5_R_6_W/2" _EPTMPL266490;
AND _EPTMPL266490 M6Wide_2_VIA5 -outputlayer M6Wide_3_VIA5;

RULE VIA5.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.1 um";
    CAPTION "VIA5.R.1 45-degree rotated VIA is not allowed";
    RECT_CHK -not VIA5 -eq "VIA5_W_1" -by -eq "VIA5_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD;
}

RULE VIA5.W.2 {
    CAPTION "VIA5 bar width = 0.1 (VIA5 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE VIA5_BAR -lt "VIA5_W_2" -abut -lt 90 -metric opposite -output region;
    WITH_WIDTH VIA5_BAR -gt "VIA5_W_2" -outputlayer A;
    ANGLE VIA5_BAR -eq 45 -outputlayer B;
    INTE B -lt "VIA5_W_2 + 2*GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 1 -length 0.005;
}

RULE VIA5.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE VIA5 -lt "VIA5_S_1" -abut -lt 90 -single_point -output region;
}

RULE VIA5.S.2 {
    CAPTION "Space to 3-neighboring VIAx (< 0.14 um distance) >= 0.13 um";
    SELECT -with_neighbor VIA5 -gt 2 -space -lt VIA5_S_2_S -outputlayer X;
    EXTE X VIA5 -lt "VIA5_S_2" -abut -lt 90 -single_point -output region;
}

RULE VIA5.S.3 {
    CAPTION "Space to neighboring VIAx [different net and common parallel run length > 0] >= 0.13 um";
    STAMP VIA5 VIA5i -outputlayer VIA5_NODAL;
    EXTE VIA5_NODAL -lt "VIA5_S_3" -abut -lt 90 -not_connected -metric opposite -output region;
}

RULE VIA5.EN.1 {
    CAPTION "Enclosure by M5 >= 0 um";
    NOT VIA5 M5;
}

RULE VIA5.EN.2__VIA5.EN.3 {
    CAPTION "Enclosure by M5 [at least two opposite sides] >= 0.04 , or [all sides] >= 0.03";
    RECT_ENC VIA5 M5 -abut -lt 90 -single_point -good 0 VIA5_EN_2 opposite 0 VIA5_EN_2 opposite -outputlayer X;
    ENC X M5 -lt "VIA5_EN_3" -abut -lt 90 -single_point -output region;
}

RULE VIA5.R.2__VIA5.R.3 {
    CAPTION "When M5 or M6 width > 0.3 um, more than one VIA5 is required.";
    CAPTION "2 vias spacing should be <= 0.2 um or 4 vias spacing should be <= 0.25 um";
    CAPTION "When M5 or M6 width > 0.7 um, more than three VIA5 is required.";
    CAPTION "4 vias spacing should be <= 0.2 um or 9 vias spacing should be <= 0.35 um";
    AND M5Wide_0.42_VIA5 M6 _EPTMPL266508;
    AND M6Wide_0.42_VIA5 M5 _EPTMPL266509;
    OR VIA5.R.2__VIA5.R.3:_EPTMPL266508 VIA5.R.2__VIA5.R.3:_EPTMPL266509 -outputlayer M6OvpM5_W_;
    AND M5Wide_0.98_VIA5 M6 _EPTMPL266511;
    AND M6Wide_0.98_VIA5 M5 _EPTMPL266512;
    OR VIA5.R.2__VIA5.R.3:_EPTMPL266511 VIA5.R.2__VIA5.R.3:_EPTMPL266512 -outputlayer M6OvpM5_B;
    NOT M6OvpM5_W_ M6OvpM5_B -outputlayer M6OvpM5_W;
    SELECT -outside -not VIA5_EXD M6OvpM5_W -outputlayer Checked_VIA5_W_;
    SELECT -outside -not VIA5_EXD M6OvpM5_B -outputlayer Checked_VIA5_B;
    NOT Checked_VIA5_W_ Checked_VIA5_B -outputlayer Checked_VIA5_W;
    SELECT -interact M5i M6OvpM5_W_ -outputlayer M5_effect;
    SELECT -interact M6i M6OvpM5_W_ -outputlayer M6_effect;
    AND M5_effect M6_effect -outputlayer effect_M6OvpM5_;
    SELECT -interact effect_M6OvpM5_ M6OvpM5_W_ -outputlayer effect_M6OvpM5;
    SELECT -interact VIA5_EXD effect_M6OvpM5 -outputlayer effect_VIA;
    SIZE effect_VIA -by "VIA5_R_2_S1/2" -inside_of effect_M6OvpM5 -step "M5_S_1*0.7" -outputlayer V5Merged_A;
    SIZE V5Merged_A -by "VIA5_R_2_S2_S1" -inside_of effect_M6OvpM5 -step "M5_S_1*0.7" -outputlayer V5Merged_B;
    SIZE V5Merged_B -by "(VIA5_R_3_S2 - VIA5_R_2_S2)/2" -inside_of effect_M6OvpM5 -step "M5_S_1*0.7" -outputlayer V5Merged_C;
    SELECT -interact V5Merged_A effect_VIA -lt 2 -outputlayer V5Merged_A2R;
    SELECT -outside V5Merged_A V5Merged_A2R -outputlayer V5Merged_A2;
    SELECT -interact V5Merged_A2 effect_VIA -lt 4 -outputlayer V5Merged_A4R;
    SELECT -outside V5Merged_A2 V5Merged_A4R -outputlayer V5Merged_A4;
    SELECT -interact V5Merged_B effect_VIA -lt 4 -outputlayer V5Merged_B4R;
    SELECT -outside V5Merged_B V5Merged_B4R -outputlayer V5Merged_B4;
    SELECT -interact V5Merged_C effect_VIA -lt 9 -outputlayer V5Merged_C9R;
    SELECT -outside V5Merged_C V5Merged_C9R -outputlayer V5Merged_C9;
    OR V5Merged_A2 V5Merged_B4 -outputlayer GMergeW;
    OR V5Merged_A4 V5Merged_C9 -outputlayer GMergeB;
    SELECT -interact Checked_VIA5_W GMergeW -outputlayer GVIA_W;
    SELECT -interact Checked_VIA5_B GMergeB -outputlayer GVIA_B;
    SELECT -interact M6OvpM5_W GVIA_W -outputlayer GOOD_AREA_W;
    SELECT -interact M6OvpM5_B GVIA_B -outputlayer GOOD_AREA_B;
    SELECT -outside Checked_VIA5_W GOOD_AREA_W;
    SELECT -outside Checked_VIA5_B GOOD_AREA_B;
}

RULE VIA5.R.4:M5 {
    CAPTION " At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M5Wide_0.7_VIA5 -by "VIA5_R_4_D + GRID" _EPTMPL266542;
    NOT VIA5.R.4:M5:_EPTMPL266542 M5Wide_0.7_VIA5 _EPTMPL266543;
    AND VIA5.R.4:M5:_EPTMPL266543 M5 -outputlayer Branch1;
    SELECT -interact Branch1 M5Wide_0.7_VIA5 _EPTMPL266545;
    SELECT -interact VIA5.R.4:M5:_EPTMPL266545 VIA5 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M5Wide_0.7_VIA5 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA5_R_4_D" -inside_of Branch1HasVia -step "M5_S_1*0.5" -outputlayer Branch;
    AND Branch M6 _EPTMPL266550;
    SELECT -interact VIA5.R.4:M5:_EPTMPL266550 VIA5 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA5 Branch _EPTMPL266552;
    SELECT -outside VIA5.R.4:M5:_EPTMPL266552 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M6 BranchSingleVia _EPTMPL266554;
    AND VIA5.R.4:M5:_EPTMPL266554 M5 _EPTMPL266555;
    SELECT -interact VIA5.R.4:M5:_EPTMPL266555 BranchSingleVia _EPTMPL266556;
    SELECT -interact VIA5.R.4:M5:_EPTMPL266556 VIA5 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266558;
    NOT VIA5.R.4:M5:_EPTMPL266558 VIA_EXD;
}

RULE VIA5.R.4:M6 {
    CAPTION "At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M6Wide_0.7_VIA5 -by "VIA5_R_4_D + GRID" _EPTMPL266560;
    NOT VIA5.R.4:M6:_EPTMPL266560 M6Wide_0.7_VIA5 _EPTMPL266561;
    AND VIA5.R.4:M6:_EPTMPL266561 M6 -outputlayer Branch1;
    SELECT -interact Branch1 M6Wide_0.7_VIA5 _EPTMPL266563;
    SELECT -interact VIA5.R.4:M6:_EPTMPL266563 VIA5 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M6Wide_0.7_VIA5 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA5_R_4_D" -inside_of Branch1HasVia -step "M6_S_1*0.5" -outputlayer Branch;
    AND Branch M5 _EPTMPL266568;
    SELECT -interact VIA5.R.4:M6:_EPTMPL266568 VIA5 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA5 Branch _EPTMPL266570;
    SELECT -outside VIA5.R.4:M6:_EPTMPL266570 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M5 BranchSingleVia _EPTMPL266572;
    AND VIA5.R.4:M6:_EPTMPL266572 M6 _EPTMPL266573;
    SELECT -interact VIA5.R.4:M6:_EPTMPL266573 BranchSingleVia _EPTMPL266574;
    SELECT -interact VIA5.R.4:M6:_EPTMPL266574 VIA5 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266576;
    NOT VIA5.R.4:M6:_EPTMPL266576 VIA_EXD;
}

RULE VIA5.R.5:M5 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M5Wide_2_VIA5 -by "VIA5_R_5_D + GRID" _EPTMPL266578;
    NOT VIA5.R.5:M5:_EPTMPL266578 M5Wide_2_VIA5 _EPTMPL266579;
    AND VIA5.R.5:M5:_EPTMPL266579 M5 -outputlayer Branch1;
    SELECT -interact Branch1 M5Wide_2_VIA5 _EPTMPL266581;
    SELECT -interact VIA5.R.5:M5:_EPTMPL266581 VIA5 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M5Wide_2_VIA5 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA5_R_5_D" -inside_of Branch1HasVia -step "M5_S_1*0.7" -outputlayer Branch;
    AND Branch M6 _EPTMPL266586;
    SELECT -interact VIA5.R.5:M5:_EPTMPL266586 VIA5 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA5 Branch _EPTMPL266588;
    SELECT -outside VIA5.R.5:M5:_EPTMPL266588 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M6 BranchSingleVia _EPTMPL266590;
    AND VIA5.R.5:M5:_EPTMPL266590 M5 _EPTMPL266591;
    SELECT -interact VIA5.R.5:M5:_EPTMPL266591 BranchSingleVia _EPTMPL266592;
    SELECT -interact VIA5.R.5:M5:_EPTMPL266592 VIA5 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266594;
    NOT VIA5.R.5:M5:_EPTMPL266594 VIA_EXD;
}

RULE VIA5.R.5:M6 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M6Wide_2_VIA5 -by "VIA5_R_5_D + GRID" _EPTMPL266596;
    NOT VIA5.R.5:M6:_EPTMPL266596 M6Wide_2_VIA5 _EPTMPL266597;
    AND VIA5.R.5:M6:_EPTMPL266597 M6 -outputlayer Branch1;
    SELECT -interact Branch1 M6Wide_2_VIA5 _EPTMPL266599;
    SELECT -interact VIA5.R.5:M6:_EPTMPL266599 VIA5 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M6Wide_2_VIA5 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA5_R_5_D" -inside_of Branch1HasVia -step "M6_S_1*0.7" -outputlayer Branch;
    AND Branch M5 _EPTMPL266604;
    SELECT -interact VIA5.R.5:M6:_EPTMPL266604 VIA5 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA5 Branch _EPTMPL266606;
    SELECT -outside VIA5.R.5:M6:_EPTMPL266606 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M5 BranchSingleVia _EPTMPL266608;
    AND VIA5.R.5:M6:_EPTMPL266608 M6 _EPTMPL266609;
    SELECT -interact VIA5.R.5:M6:_EPTMPL266609 BranchSingleVia _EPTMPL266610;
    SELECT -interact VIA5.R.5:M6:_EPTMPL266610 VIA5 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266612;
    NOT VIA5.R.5:M6:_EPTMPL266612 VIA_EXD;
}
SELECT -enclose_rect M5Wide_3_VIA5 -width VIA5_R_6_W -length VIA5_R_6_L+GRID -outputlayer M5Big_3_VIA5;

RULE VIA5.R.6:M5 {
    CAPTION " At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M5Big_3_VIA5 -by "VIA5_R_6_D + GRID" _EPTMPL266615;
    NOT VIA5.R.6:M5:_EPTMPL266615 M5Big_3_VIA5 _EPTMPL266616;
    AND VIA5.R.6:M5:_EPTMPL266616 M5 -outputlayer Branch1;
    SELECT -interact Branch1 M5Big_3_VIA5 _EPTMPL266618;
    SELECT -interact VIA5.R.6:M5:_EPTMPL266618 VIA5 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M5Big_3_VIA5 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA5_R_6_D" -inside_of Branch1HasVia -step "M5_S_1*0.7" -outputlayer Branch;
    AND Branch M6 _EPTMPL266623;
    SELECT -interact VIA5.R.6:M5:_EPTMPL266623 VIA5 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA5 Branch _EPTMPL266625;
    SELECT -outside VIA5.R.6:M5:_EPTMPL266625 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M6 BranchSingleVia _EPTMPL266627;
    AND VIA5.R.6:M5:_EPTMPL266627 M5 _EPTMPL266628;
    SELECT -interact VIA5.R.6:M5:_EPTMPL266628 BranchSingleVia _EPTMPL266629;
    SELECT -interact VIA5.R.6:M5:_EPTMPL266629 VIA5 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266631;
    NOT VIA5.R.6:M5:_EPTMPL266631 VIA_EXD;
}
SELECT -enclose_rect M6Wide_3_VIA5 -width VIA5_R_6_W -length VIA5_R_6_L+GRID -outputlayer M6Big_3_VIA5;

RULE VIA5.R.6:M6 {
    CAPTION "At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M6Big_3_VIA5 -by "VIA5_R_6_D + GRID" _EPTMPL266634;
    NOT VIA5.R.6:M6:_EPTMPL266634 M6Big_3_VIA5 _EPTMPL266635;
    AND VIA5.R.6:M6:_EPTMPL266635 M6 -outputlayer Branch1;
    SELECT -interact Branch1 M6Big_3_VIA5 _EPTMPL266637;
    SELECT -interact VIA5.R.6:M6:_EPTMPL266637 VIA5 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M6Big_3_VIA5 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA5_R_6_D" -inside_of Branch1HasVia -step "M6_S_1*0.7" -outputlayer Branch;
    AND Branch M5 _EPTMPL266642;
    SELECT -interact VIA5.R.6:M6:_EPTMPL266642 VIA5 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA5 Branch _EPTMPL266644;
    SELECT -outside VIA5.R.6:M6:_EPTMPL266644 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M5 BranchSingleVia _EPTMPL266646;
    AND VIA5.R.6:M6:_EPTMPL266646 M6 _EPTMPL266647;
    SELECT -interact VIA5.R.6:M6:_EPTMPL266647 BranchSingleVia _EPTMPL266648;
    SELECT -interact VIA5.R.6:M6:_EPTMPL266648 VIA5 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266650;
    NOT VIA5.R.6:M6:_EPTMPL266650 VIA_EXD;
}

RULE VIA5.R.11 {
    CAPTION "Single VIAx is not allowed for H-shape  Mx+1 when all of the following conditions come into existence:";
    CAPTION "1. The Mx+1 has H-shape interact with two metal holes : both two metal hole area <= 5 um2 and two metal hole length(L2) <= 5 um";
    CAPTION "2. The VIAx overlaps on the center metal bar of this H-shape Mx+1";
    CAPTION "3. The length (L) of the center metal bar <= 1 um and the width of metal bar is <= 0.3 um.";
    WITH_WIDTH M6i -le "VIA5_R_11_W" -outputlayer W;
    HOLES M6i -inner -le "VIA5_R_11_A" _EPTMPL266653;
    SELECT -interact VIA5.R.11:_EPTMPL266653 W -outputlayer H_HOLE;
    SELECT -interact M6i H_HOLE -outputlayer A0;
    EDGE_BOOLEAN -coincident_only -outside A0 H_HOLE -outputlayer A;
    INTE A -le "VIA5_R_11_W" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL266657;
    SELECT -inside VIA5.R.11:_EPTMPL266657 A0 _EPTMPL266658;
    SELECT -interact VIA5.R.11:_EPTMPL266658 H_HOLE -eq 2 -outputlayer B0;
    INTE A -le "VIA5_R_11_L" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL266660;
    SELECT -inside VIA5.R.11:_EPTMPL266660 A0 _EPTMPL266661;
    AND VIA5.R.11:_EPTMPL266661 W _EPTMPL266662;
    SELECT -interact VIA5.R.11:_EPTMPL266662 H_HOLE -eq 2 -outputlayer B1;
    EXTE H_HOLE -le "VIA5_R_11_W" -abut -lt 90 -metric opposite -notch only -output region -outputlayer HOLE_NOTCH;
    NOT B1 HOLE_NOTCH _EPTMPL266665;
    OR VIA5.R.11:_EPTMPL266665 B0 -outputlayer B2;
    EXTE B2 -le "VIA5_R_11_W" -abut -eq 90 -intersecting ONLY -output region_extents _EPTMPL266667;
    SELECT -touch VIA5.R.11:_EPTMPL266667 B2 -eq 2 _EPTMPL266668;
    AND VIA5.R.11:_EPTMPL266668 W -outputlayer CORNER_M;
    OR B2 CORNER_M -outputlayer B;
    SELECT -enclose_rect -not B -width GRID -length VIA5_R_11_L+GRID -outputlayer CENTER_BAR1;
    SELECT -interact CENTER_BAR1 H_HOLE -eq 2 _EPTMPL266672;
    SELECT -interact VIA5.R.11:_EPTMPL266672 VIA5i -outputlayer CENTER_BAR2;
    EDGE_BOOLEAN -coincident_only -outside CENTER_BAR2 H_HOLE -outputlayer C;
    EXTE C A -le "VIA5_R_11_L2" -metric opposite -output positive1 -outputlayer D;
    EDGE_BOOLEAN -coincident_only -inside -not C D -outputlayer E;
    SELECT -with_edge -not CENTER_BAR2 E -outputlayer CENTER_BAR3;
    SELECT -outside -not VIA5i CENTER_BAR3 -outputlayer CHECK_VIA;
    SELECT -interact A0 CHECK_VIA _EPTMPL266679;
    SELECT -interact M5i CHECK_VIA _EPTMPL266680;
    AND VIA5.R.11:_EPTMPL266679 VIA5.R.11:_EPTMPL266680 _EPTMPL266681;
    SELECT -interact VIA5.R.11:_EPTMPL266681 VIA5i -eq 1 _EPTMPL266682;
    AND CHECK_VIA VIA5.R.11:_EPTMPL266682;
}
NOT M6Wide_first CB_NON_CUP -outputlayer M61;
NOT M6Wide_0.4 CB_NON_CUP -outputlayer M611;
NOT M6Wide_1.5 CB_NON_CUP -outputlayer M62;
NOT M6Wide_4.5 CB_NON_CUP -outputlayer M63;
AREA M6 -gt "M6_S_3_L*M6_W_1" -outputlayer M6AS3;
AREA M6AS3 -gt "M6_S_4_L*M6_W_1" -outputlayer M6AS4;
ANGLE M6 -eq 45 -outputlayer M6_EDGE_45;

RULE M6.W.1 {
    CAPTION "Width >= 0.1 um";
    INTE M6 -lt "M6_W_1" -abut -lt 90 -single_point -output region;
}

RULE M6.W.2 {
    CAPTION "Width of 45-degree bent Mx Please make sure the vertex of 45 degree pattern is on 5nm grid >= 0.19 um";
    INTE M6_EDGE_45 -lt "M6_W_2" -abut -lt 90 -output region;
}

RULE M6.W.3 {
    CAPTION "Maximum width <= 12 um";
    SIZE M6 -by "M6_W_3/2" -underover -truncate "M6_W_3/2";
}

RULE M6.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE M6 -lt "M6_S_1" -abut -lt 90 -single_point -output region;
}

RULE M6.S.2 {
    CAPTION "Space [at least one metal line width > 0.2 um  and the parallel metal run length > 0.38 um ] (union projection) >= 0.12";
    EXTE M61 M6 -lt "M6_S_2" -metric opposite -output region -measure all -outputlayer X;
    NOT X M6 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M6_S_2_L+GRID;
}

RULE M6.S.2.1 {
    CAPTION "Space [at least one metal line width > 0.4 um  and the parallel metal run length > 0.4 um ] (union projection) >= 0.16";
    EXTE M611 M6 -lt "M6_S_2_1" -metric opposite -output region -measure all -outputlayer X;
    NOT X M6 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M6_S_2_1_L+GRID;
}

RULE M6.S.3 {
    CAPTION "Space [at least one metal line width > 1.5 um  and the parallel metal run length > 1.5 um ] (union projection) >= 0.5";
    EXTE M62 M6AS3 -lt "M6_S_3" -metric opposite -output region -measure all -outputlayer X;
    NOT X M6 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M6_S_3_L+GRID;
}

RULE M6.S.4 {
    CAPTION "Space [at least one metal line width > 4.5 um  and the parallel metal run length > 4.5 um ] (union projection) >= 1.5";
    EXTE M63 M6AS4 -lt "M6_S_4" -metric opposite -output region -measure all -outputlayer X;
    NOT X M6 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M6_S_4_L+GRID;
}

RULE M6.S.5 {
    CAPTION "Space at Mx line-end (W<Q=0.120) in a dense-line-end configuration: If Mx has parallel run length with opposite Mx (measured with T=0.035 extension) along 2 adjacent edges of Mx [any one edge <Q distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.10 um (R)) >= 0.12 um.";
    CONVEX_EDGE M6 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt "M6_S_5_Q" -outputlayer A;
    EXTE A M6 -lt "M6_S_5" -abut -lt 90 -metric opposite_extended "M6_S_5_E" -output positive1 -outputlayer B;
    EDGE_SELECT -coincident_only -inside A B -outputlayer C;
    INTE C M6 -lt "M6_S_5_Q" -abut -eq 90 -intersecting ONLY -output positive2 -outputlayer D;
    EDGE_LENGTH D -ge "M6_W_1" -outputlayer I;
    EDGE_EXPAND I -inside_by 0.001 -extend_by "M6_S_5_E" -outputlayer J;
    EDGE_EXPAND I -inside_by 0.001 -outputlayer K;
    NOT J K -outputlayer L;
    SELECT -with_edge L A -outputlayer M;
    OR M K -outputlayer N;
    EDGE_SELECT -coincident_only N I -outputlayer O;
    EXTE O M6 -lt "M6_S_5" -abut -lt 90 -metric opposite -output region;
}

RULE M6.EN.1 {
    CAPTION " Enclosure of VIA5 >= 0 um";
    NOT VIA5 M6;
}

RULE M6.EN.2__M6.EN.3 {
    CAPTION "Enclosure of VIA5 [at least two opposite sides] >= 0.04 ,or [all sides] >= 0.03";
    RECT_ENC VIA5 M6 -abut -lt 90 -single_point -good 0 M6_EN_2 opposite 0 M6_EN_2 opposite -outputlayer X;
    ENC X M6 -lt "M6_EN_3" -abut -lt 90 -single_point -output region;
}

RULE M6.A.1 {
    CAPTION "Area >= 0.052 um2";
    AREA M6 -lt "M6_A_1";
}

RULE M6.A.2 {
    CAPTION "Enclosed area >= 0.2 um";
    HOLES M6 -inner -lt "M6_A_2pre" -outputlayer X;
    NOT X M6 _EPTMPL266724;
    AREA M6.A.2:_EPTMPL266724 -lt "M6_A_2";
}

RULE M6.S.6 {
    CAPTION "Space to 45 degree bent M6 >=  M6_S_6 um";
    EDGE_EXPAND M6_EDGE_45 -outside_by "M6_S_6" -outputlayer X;
    AND X M6;
}
COPY M6_EXC -outputlayer M6DN1H_EXC;
COPY M6_EXC_LOW -outputlayer M6DN1L_EXC;

RULE M6.DN.1 {
    CAPTION "M6 local density must be >= 0.1 range over 75 um x 75 um step 37.5 um";
    NOT M6x M6DN1L_EXC -outputlayer M6_CHECK;
    NOT CHIP M6DN1L_EXC -outputlayer CHIP_CHECK;
    DENSITY M6_CHECK CHIP_CHECK -lt M6_DN_1L -window "M6_DN_1L_W" -step "M6_DN_1L_S" -inside_of layer CHIPx -backup -expr "  AREA(M6_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M6DN1L_EXC _EPTMPL266733;
    WITH_WIDTH M6.DN.1:_EPTMPL266733 -ge "M6_DN_1L_E" -outputlayer F;
    DENSITY F M6_CHECK CHIP_CHECK -lt M6_DN_1L -window "M6_DN_1L_W" -step "M6_DN_1L_S" -inside_of layer CHIPx -backup -print "M6.DN.1.density" -expr "  ! AREA(F)+AREA(M6_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M6.DN.1.1 {
    CAPTION "M6 local density must be <= 0.8 range over 100 um x 100 um step 50 um";
    NOT M6x M6DN1H_EXC -outputlayer M6_CHECK;
    NOT CHIP M6DN1H_EXC -outputlayer CHIP_CHECK;
    DENSITY M6_CHECK CHIP_CHECK -gt M6_DN_1H -window "M6_DN_1H_W" -step "M6_DN_1H_S" -inside_of layer CHIPx -backup -expr "  AREA(M6_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M6DN1H_EXC _EPTMPL266739;
    WITH_WIDTH M6.DN.1.1:_EPTMPL266739 -ge "M6_DN_1H_E" -outputlayer F;
    DENSITY F M6_CHECK CHIP_CHECK -gt M6_DN_1H -window "M6_DN_1H_W" -step "M6_DN_1H_S" -inside_of layer CHIPx -backup -print "M6.DN.1.1.density" -expr "  !! AREA(F)*AREA(M6_CHECK)/AREA(CHIP_CHECK)  ";
}
COPY EMPTYi -outputlayer M6DN2_EXC;

RULE M6.DN.2 {
    CAPTION "M6 local density must be <= 0.9 range over 20 um x 20 um step 10 um";
    NOT M6x M6DN2_EXC -outputlayer M6_CHECK;
    DENSITY M6_CHECK CHIP -gt M6_DN_2 -window "M6_DN_2_W" -step "M6_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(M6_CHECK)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M6DN2_EXC _EPTMPL266745;
    WITH_WIDTH M6.DN.2:_EPTMPL266745 -ge "M6_DN_2_E" -outputlayer F;
    DENSITY F M6_CHECK CHIP -gt M6_DN_2 -window "M6_DN_2_W" -step "M6_DN_2_S" -inside_of layer CHIPx -backup -print "M6.DN.2.density" -expr "  !! AREA(F)*AREA(M6_CHECK)/AREA(CHIP)  ";
}

RULE M6.DN.4 {
    CAPTION "The metal density difference between any two 250 um x 250 um neighboring checking windows including DM6EXCL <= 0.4";
    DENSITY M6x CHIP -le 1 -window "M6_DN_4_W" -backup -gradient -gt M6_DN_4 -corner -print "M6.DN.4.density" -expr "  AREA(M6x)/AREA(CHIP)  ";
}
NOT M6x SRCSR -outputlayer M6_CORE;

RULE M4.DN.5 {
    CAPTION "It is not allowed to have local density > 0.8 of all 3 consecutive metal (M4,M5,M6) over any 50 um x 50 um window (stepping 25 um)";
    DENSITY M4_CORE M5_CORE M6_CORE -gt 0 -window "Mx_DN_5_W" -step "Mx_DN_5_S" -backup -expr "  ! ~(AREA(M4_CORE)/AREA()-Mx_DN_5)*!~(AREA(M5_CORE)/AREA()-Mx_DN_5)*!~(AREA(M6_CORE)/AREA()-Mx_DN_5)  " -rdb M4.DN.5.density;
}
SIZE CBM -by 25 _EPTMPL266751;
SIZE _EPTMPL266751 -by -25 -outputlayer M4DN6_CBM_MERGE;
AREA M4DN6_CBM_MERGE -ge "200 * 200" -outputlayer M4DN6_CHECK_CBM;
AND M4x M4DN6_CHECK_CBM -outputlayer M4DN6_M4_CHECK;
AND M5x M4DN6_CHECK_CBM -outputlayer M4DN6_M5_CHECK;
AND M6x M4DN6_CHECK_CBM -outputlayer M4DN6_M6_CHECK;
CONNECT M4DN6_CHECK_CBM M4DN6_M4_CHECK;
CONNECT M4DN6_CHECK_CBM M4DN6_M5_CHECK;
CONNECT M4DN6_CHECK_CBM M4DN6_M6_CHECK;

RULE M4.DN.6 {
    CAPTION "It is not allowed to have local density < 0.15 of all 3 consecutive metal (M4,M5,M6) under ((CBM SIZING 25) SIZING -25) whose size is >= 200um X 200um";
    ANTENNA M4DN6_CHECK_CBM M4DN6_M4_CHECK -lt "M4_DN_6" -expr "  AREA(M4DN6_M4_CHECK)/AREA(M4DN6_CHECK_CBM)  " -rdb M4.DN.6.M4.density -outputlayer A;
    ANTENNA M4DN6_CHECK_CBM M4DN6_M5_CHECK -lt "M4_DN_6" -expr "  AREA(M4DN6_M5_CHECK)/AREA(M4DN6_CHECK_CBM)  " -rdb M4.DN.6.M5.density -outputlayer B;
    ANTENNA M4DN6_CHECK_CBM M4DN6_M6_CHECK -lt "M4_DN_6" -expr "  AREA(M4DN6_M6_CHECK)/AREA(M4DN6_CHECK_CBM)  " -rdb M4.DN.6.M6.density -outputlayer C;
    AND A B _EPTMPL266763;
    AND M4.DN.6:_EPTMPL266763 C;
}
SIZE M7 -by "M7_S_2_W/2" -underover -truncate "M7_S_2_W/2" _EPTMPL266765;
AND _EPTMPL266765 M7 -outputlayer M7Wide_first;
SIZE M7Wide_first -by "M7_S_2_1_W/2" -underover -truncate "M7_S_2_1_W/2" _EPTMPL266767;
AND _EPTMPL266767 M7Wide_first -outputlayer M7Wide_0.4;
SIZE M7Wide_first -by "M7_S_3_W/2" -underover -truncate "M7_S_3_W/2" _EPTMPL266769;
AND _EPTMPL266769 M7Wide_first -outputlayer M7Wide_1.5;
SIZE M7Wide_1.5 -by "M7_S_4_W/2" -underover -truncate "M7_S_4_W/2" _EPTMPL266771;
AND _EPTMPL266771 M7Wide_1.5 -outputlayer M7Wide_4.5;
SIZE M6Wide_first -by "VIA6_R_2_W/2" -underover -truncate "VIA6_R_2_W/2" _EPTMPL266773;
AND _EPTMPL266773 M6Wide_first -outputlayer M6Wide_0.42_VIA6;
SIZE M6Wide_0.42_VIA6 -by "VIA6_R_4_W/2" -underover -truncate "VIA6_R_4_W/2" _EPTMPL266775;
AND _EPTMPL266775 M6Wide_0.42_VIA6 -outputlayer M6Wide_0.7_VIA6;
SIZE M6Wide_0.7_VIA6 -by "VIA6_R_3_W/2" -underover -truncate "VIA6_R_3_W/2" _EPTMPL266777;
AND _EPTMPL266777 M6Wide_0.7_VIA6 -outputlayer M6Wide_0.98_VIA6;
SIZE M6Wide_0.98_VIA6 -by "VIA6_R_5_W/2" -underover -truncate "VIA6_R_5_W/2" _EPTMPL266779;
AND _EPTMPL266779 M6Wide_0.98_VIA6 -outputlayer M6Wide_2_VIA6;
SIZE M6Wide_2_VIA6 -by "VIA6_R_6_W/2" -underover -truncate "VIA6_R_6_W/2" _EPTMPL266781;
AND _EPTMPL266781 M6Wide_2_VIA6 -outputlayer M6Wide_3_VIA6;
SIZE M7Wide_first -by "VIA6_R_2_W/2" -underover -truncate "VIA6_R_2_W/2" _EPTMPL266783;
AND _EPTMPL266783 M7Wide_first -outputlayer M7Wide_0.42_VIA6;
SIZE M7Wide_0.42_VIA6 -by "VIA6_R_4_W/2" -underover -truncate "VIA6_R_4_W/2" _EPTMPL266785;
AND _EPTMPL266785 M7Wide_0.42_VIA6 -outputlayer M7Wide_0.7_VIA6;
SIZE M7Wide_0.7_VIA6 -by "VIA6_R_3_W/2" -underover -truncate "VIA6_R_3_W/2" _EPTMPL266787;
AND _EPTMPL266787 M7Wide_0.7_VIA6 -outputlayer M7Wide_0.98_VIA6;
SIZE M7Wide_0.98_VIA6 -by "VIA6_R_5_W/2" -underover -truncate "VIA6_R_5_W/2" _EPTMPL266789;
AND _EPTMPL266789 M7Wide_0.98_VIA6 -outputlayer M7Wide_2_VIA6;
SIZE M7Wide_2_VIA6 -by "VIA6_R_6_W/2" -underover -truncate "VIA6_R_6_W/2" _EPTMPL266791;
AND _EPTMPL266791 M7Wide_2_VIA6 -outputlayer M7Wide_3_VIA6;

RULE VIA6.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.1 um";
    CAPTION "VIA6.R.1 45-degree rotated VIA is not allowed";
    RECT_CHK -not VIA6 -eq "VIA6_W_1" -by -eq "VIA6_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD;
}

RULE VIA6.W.2 {
    CAPTION "VIA6 bar width = 0.1 (VIA6 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE VIA6_BAR -lt "VIA6_W_2" -abut -lt 90 -metric opposite -output region;
    WITH_WIDTH VIA6_BAR -gt "VIA6_W_2" -outputlayer A;
    ANGLE VIA6_BAR -eq 45 -outputlayer B;
    INTE B -lt "VIA6_W_2 + 2*GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 1 -length 0.005;
}

RULE VIA6.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE VIA6 -lt "VIA6_S_1" -abut -lt 90 -single_point -output region;
}

RULE VIA6.S.2 {
    CAPTION "Space to 3-neighboring VIAx (< 0.14 um distance) >= 0.13 um";
    SELECT -with_neighbor VIA6 -gt 2 -space -lt VIA6_S_2_S -outputlayer X;
    EXTE X VIA6 -lt "VIA6_S_2" -abut -lt 90 -single_point -output region;
}

RULE VIA6.S.3 {
    CAPTION "Space to neighboring VIAx [different net and common parallel run length > 0] >= 0.13 um";
    STAMP VIA6 VIA6i -outputlayer VIA6_NODAL;
    EXTE VIA6_NODAL -lt "VIA6_S_3" -abut -lt 90 -not_connected -metric opposite -output region;
}

RULE VIA6.EN.1 {
    CAPTION "Enclosure by M6 >= 0 um";
    NOT VIA6 M6;
}

RULE VIA6.EN.2__VIA6.EN.3 {
    CAPTION "Enclosure by M6 [at least two opposite sides] >= 0.04 , or [all sides] >= 0.03";
    RECT_ENC VIA6 M6 -abut -lt 90 -single_point -good 0 VIA6_EN_2 opposite 0 VIA6_EN_2 opposite -outputlayer X;
    ENC X M6 -lt "VIA6_EN_3" -abut -lt 90 -single_point -output region;
}

RULE VIA6.R.2__VIA6.R.3 {
    CAPTION "When M6 or M7 width > 0.3 um, more than one VIA6 is required.";
    CAPTION "2 vias spacing should be <= 0.2 um or 4 vias spacing should be <= 0.25 um";
    CAPTION "When M6 or M7 width > 0.7 um, more than three VIA6 is required.";
    CAPTION "4 vias spacing should be <= 0.2 um or 9 vias spacing should be <= 0.35 um";
    AND M6Wide_0.42_VIA6 M7 _EPTMPL266809;
    AND M7Wide_0.42_VIA6 M6 _EPTMPL266810;
    OR VIA6.R.2__VIA6.R.3:_EPTMPL266809 VIA6.R.2__VIA6.R.3:_EPTMPL266810 -outputlayer M7OvpM6_W_;
    AND M6Wide_0.98_VIA6 M7 _EPTMPL266812;
    AND M7Wide_0.98_VIA6 M6 _EPTMPL266813;
    OR VIA6.R.2__VIA6.R.3:_EPTMPL266812 VIA6.R.2__VIA6.R.3:_EPTMPL266813 -outputlayer M7OvpM6_B;
    NOT M7OvpM6_W_ M7OvpM6_B -outputlayer M7OvpM6_W;
    SELECT -outside -not VIA6_EXD M7OvpM6_W -outputlayer Checked_VIA6_W_;
    SELECT -outside -not VIA6_EXD M7OvpM6_B -outputlayer Checked_VIA6_B;
    NOT Checked_VIA6_W_ Checked_VIA6_B -outputlayer Checked_VIA6_W;
    SELECT -interact M6i M7OvpM6_W_ -outputlayer M6_effect;
    SELECT -interact M7i M7OvpM6_W_ -outputlayer M7_effect;
    AND M6_effect M7_effect -outputlayer effect_M7OvpM6_;
    SELECT -interact effect_M7OvpM6_ M7OvpM6_W_ -outputlayer effect_M7OvpM6;
    SELECT -interact VIA6_EXD effect_M7OvpM6 -outputlayer effect_VIA;
    SIZE effect_VIA -by "VIA6_R_2_S1/2" -inside_of effect_M7OvpM6 -step "M6_S_1*0.7" -outputlayer V6Merged_A;
    SIZE V6Merged_A -by "VIA6_R_2_S2_S1" -inside_of effect_M7OvpM6 -step "M6_S_1*0.7" -outputlayer V6Merged_B;
    SIZE V6Merged_B -by "(VIA6_R_3_S2 - VIA6_R_2_S2)/2" -inside_of effect_M7OvpM6 -step "M6_S_1*0.7" -outputlayer V6Merged_C;
    SELECT -interact V6Merged_A effect_VIA -lt 2 -outputlayer V6Merged_A2R;
    SELECT -outside V6Merged_A V6Merged_A2R -outputlayer V6Merged_A2;
    SELECT -interact V6Merged_A2 effect_VIA -lt 4 -outputlayer V6Merged_A4R;
    SELECT -outside V6Merged_A2 V6Merged_A4R -outputlayer V6Merged_A4;
    SELECT -interact V6Merged_B effect_VIA -lt 4 -outputlayer V6Merged_B4R;
    SELECT -outside V6Merged_B V6Merged_B4R -outputlayer V6Merged_B4;
    SELECT -interact V6Merged_C effect_VIA -lt 9 -outputlayer V6Merged_C9R;
    SELECT -outside V6Merged_C V6Merged_C9R -outputlayer V6Merged_C9;
    OR V6Merged_A2 V6Merged_B4 -outputlayer GMergeW;
    OR V6Merged_A4 V6Merged_C9 -outputlayer GMergeB;
    SELECT -interact Checked_VIA6_W GMergeW -outputlayer GVIA_W;
    SELECT -interact Checked_VIA6_B GMergeB -outputlayer GVIA_B;
    SELECT -interact M7OvpM6_W GVIA_W -outputlayer GOOD_AREA_W;
    SELECT -interact M7OvpM6_B GVIA_B -outputlayer GOOD_AREA_B;
    SELECT -outside Checked_VIA6_W GOOD_AREA_W;
    SELECT -outside Checked_VIA6_B GOOD_AREA_B;
}

RULE VIA6.R.4:M6 {
    CAPTION " At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M6Wide_0.7_VIA6 -by "VIA6_R_4_D + GRID" _EPTMPL266843;
    NOT VIA6.R.4:M6:_EPTMPL266843 M6Wide_0.7_VIA6 _EPTMPL266844;
    AND VIA6.R.4:M6:_EPTMPL266844 M6 -outputlayer Branch1;
    SELECT -interact Branch1 M6Wide_0.7_VIA6 _EPTMPL266846;
    SELECT -interact VIA6.R.4:M6:_EPTMPL266846 VIA6 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M6Wide_0.7_VIA6 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA6_R_4_D" -inside_of Branch1HasVia -step "M6_S_1*0.5" -outputlayer Branch;
    AND Branch M7 _EPTMPL266851;
    SELECT -interact VIA6.R.4:M6:_EPTMPL266851 VIA6 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA6 Branch _EPTMPL266853;
    SELECT -outside VIA6.R.4:M6:_EPTMPL266853 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M7 BranchSingleVia _EPTMPL266855;
    AND VIA6.R.4:M6:_EPTMPL266855 M6 _EPTMPL266856;
    SELECT -interact VIA6.R.4:M6:_EPTMPL266856 BranchSingleVia _EPTMPL266857;
    SELECT -interact VIA6.R.4:M6:_EPTMPL266857 VIA6 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266859;
    NOT VIA6.R.4:M6:_EPTMPL266859 VIA_EXD;
}

RULE VIA6.R.4:M7 {
    CAPTION "At least two VIAx must be used for a connection that is <= 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W). (It is allowed to use one VIAx for a connection that is > 0.8 um (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 um (L) and width > 0.3 um (W).)";
    SIZE M7Wide_0.7_VIA6 -by "VIA6_R_4_D + GRID" _EPTMPL266861;
    NOT VIA6.R.4:M7:_EPTMPL266861 M7Wide_0.7_VIA6 _EPTMPL266862;
    AND VIA6.R.4:M7:_EPTMPL266862 M7 -outputlayer Branch1;
    SELECT -interact Branch1 M7Wide_0.7_VIA6 _EPTMPL266864;
    SELECT -interact VIA6.R.4:M7:_EPTMPL266864 VIA6 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M7Wide_0.7_VIA6 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA6_R_4_D" -inside_of Branch1HasVia -step "M7_S_1*0.5" -outputlayer Branch;
    AND Branch M6 _EPTMPL266869;
    SELECT -interact VIA6.R.4:M7:_EPTMPL266869 VIA6 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA6 Branch _EPTMPL266871;
    SELECT -outside VIA6.R.4:M7:_EPTMPL266871 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M6 BranchSingleVia _EPTMPL266873;
    AND VIA6.R.4:M7:_EPTMPL266873 M7 _EPTMPL266874;
    SELECT -interact VIA6.R.4:M7:_EPTMPL266874 BranchSingleVia _EPTMPL266875;
    SELECT -interact VIA6.R.4:M7:_EPTMPL266875 VIA6 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266877;
    NOT VIA6.R.4:M7:_EPTMPL266877 VIA_EXD;
}

RULE VIA6.R.5:M6 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M6Wide_2_VIA6 -by "VIA6_R_5_D + GRID" _EPTMPL266879;
    NOT VIA6.R.5:M6:_EPTMPL266879 M6Wide_2_VIA6 _EPTMPL266880;
    AND VIA6.R.5:M6:_EPTMPL266880 M6 -outputlayer Branch1;
    SELECT -interact Branch1 M6Wide_2_VIA6 _EPTMPL266882;
    SELECT -interact VIA6.R.5:M6:_EPTMPL266882 VIA6 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M6Wide_2_VIA6 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA6_R_5_D" -inside_of Branch1HasVia -step "M6_S_1*0.7" -outputlayer Branch;
    AND Branch M7 _EPTMPL266887;
    SELECT -interact VIA6.R.5:M6:_EPTMPL266887 VIA6 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA6 Branch _EPTMPL266889;
    SELECT -outside VIA6.R.5:M6:_EPTMPL266889 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M7 BranchSingleVia _EPTMPL266891;
    AND VIA6.R.5:M6:_EPTMPL266891 M6 _EPTMPL266892;
    SELECT -interact VIA6.R.5:M6:_EPTMPL266892 BranchSingleVia _EPTMPL266893;
    SELECT -interact VIA6.R.5:M6:_EPTMPL266893 VIA6 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266895;
    NOT VIA6.R.5:M6:_EPTMPL266895 VIA_EXD;
}

RULE VIA6.R.5:M7 {
    CAPTION "At least two VIAx must be used for a connection that is <= 2 um (D) away from a metal plate (either Mx or Mx+1) with length > 2 um (L) and width > 2 um (W). It is allowed to use one VIAx for a connection that is > 2 um (D) away from a metal plate (either Mx or Mx+1) with length> 2 um (L) and width > 2 um (W).";
    SIZE M7Wide_2_VIA6 -by "VIA6_R_5_D + GRID" _EPTMPL266897;
    NOT VIA6.R.5:M7:_EPTMPL266897 M7Wide_2_VIA6 _EPTMPL266898;
    AND VIA6.R.5:M7:_EPTMPL266898 M7 -outputlayer Branch1;
    SELECT -interact Branch1 M7Wide_2_VIA6 _EPTMPL266900;
    SELECT -interact VIA6.R.5:M7:_EPTMPL266900 VIA6 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M7Wide_2_VIA6 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA6_R_5_D" -inside_of Branch1HasVia -step "M7_S_1*0.7" -outputlayer Branch;
    AND Branch M6 _EPTMPL266905;
    SELECT -interact VIA6.R.5:M7:_EPTMPL266905 VIA6 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA6 Branch _EPTMPL266907;
    SELECT -outside VIA6.R.5:M7:_EPTMPL266907 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M6 BranchSingleVia _EPTMPL266909;
    AND VIA6.R.5:M7:_EPTMPL266909 M7 _EPTMPL266910;
    SELECT -interact VIA6.R.5:M7:_EPTMPL266910 BranchSingleVia _EPTMPL266911;
    SELECT -interact VIA6.R.5:M7:_EPTMPL266911 VIA6 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266913;
    NOT VIA6.R.5:M7:_EPTMPL266913 VIA_EXD;
}
SELECT -enclose_rect M6Wide_3_VIA6 -width VIA6_R_6_W -length VIA6_R_6_L+GRID -outputlayer M6Big_3_VIA6;

RULE VIA6.R.6:M6 {
    CAPTION " At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M6Big_3_VIA6 -by "VIA6_R_6_D + GRID" _EPTMPL266916;
    NOT VIA6.R.6:M6:_EPTMPL266916 M6Big_3_VIA6 _EPTMPL266917;
    AND VIA6.R.6:M6:_EPTMPL266917 M6 -outputlayer Branch1;
    SELECT -interact Branch1 M6Big_3_VIA6 _EPTMPL266919;
    SELECT -interact VIA6.R.6:M6:_EPTMPL266919 VIA6 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M6Big_3_VIA6 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA6_R_6_D" -inside_of Branch1HasVia -step "M6_S_1*0.7" -outputlayer Branch;
    AND Branch M7 _EPTMPL266924;
    SELECT -interact VIA6.R.6:M6:_EPTMPL266924 VIA6 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA6 Branch _EPTMPL266926;
    SELECT -outside VIA6.R.6:M6:_EPTMPL266926 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M7 BranchSingleVia _EPTMPL266928;
    AND VIA6.R.6:M6:_EPTMPL266928 M6 _EPTMPL266929;
    SELECT -interact VIA6.R.6:M6:_EPTMPL266929 BranchSingleVia _EPTMPL266930;
    SELECT -interact VIA6.R.6:M6:_EPTMPL266930 VIA6 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266932;
    NOT VIA6.R.6:M6:_EPTMPL266932 VIA_EXD;
}
SELECT -enclose_rect M7Wide_3_VIA6 -width VIA6_R_6_W -length VIA6_R_6_L+GRID -outputlayer M7Big_3_VIA6;

RULE VIA6.R.6:M7 {
    CAPTION "At least two VIAx must be used for a connection that is <= 5 um (D) away from a metal plate (either Mx or Mx+1) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIAx for a connection that is > 5 um (D) away from a metal plate (either Mx or Mx+1) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M7Big_3_VIA6 -by "VIA6_R_6_D + GRID" _EPTMPL266935;
    NOT VIA6.R.6:M7:_EPTMPL266935 M7Big_3_VIA6 _EPTMPL266936;
    AND VIA6.R.6:M7:_EPTMPL266936 M7 -outputlayer Branch1;
    SELECT -interact Branch1 M7Big_3_VIA6 _EPTMPL266938;
    SELECT -interact VIA6.R.6:M7:_EPTMPL266938 VIA6 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M7Big_3_VIA6 Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA6_R_6_D" -inside_of Branch1HasVia -step "M7_S_1*0.7" -outputlayer Branch;
    AND Branch M6 _EPTMPL266943;
    SELECT -interact VIA6.R.6:M7:_EPTMPL266943 VIA6 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA6 Branch _EPTMPL266945;
    SELECT -outside VIA6.R.6:M7:_EPTMPL266945 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M6 BranchSingleVia _EPTMPL266947;
    AND VIA6.R.6:M7:_EPTMPL266947 M7 _EPTMPL266948;
    SELECT -interact VIA6.R.6:M7:_EPTMPL266948 BranchSingleVia _EPTMPL266949;
    SELECT -interact VIA6.R.6:M7:_EPTMPL266949 VIA6 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL266951;
    NOT VIA6.R.6:M7:_EPTMPL266951 VIA_EXD;
}

RULE VIA6.R.11 {
    CAPTION "Single VIAx is not allowed for H-shape  Mx+1 when all of the following conditions come into existence:";
    CAPTION "1. The Mx+1 has H-shape interact with two metal holes : both two metal hole area <= 5 um2 and two metal hole length(L2) <= 5 um";
    CAPTION "2. The VIAx overlaps on the center metal bar of this H-shape Mx+1";
    CAPTION "3. The length (L) of the center metal bar <= 1 um and the width of metal bar is <= 0.3 um.";
    WITH_WIDTH M7i -le "VIA6_R_11_W" -outputlayer W;
    HOLES M7i -inner -le "VIA6_R_11_A" _EPTMPL266954;
    SELECT -interact VIA6.R.11:_EPTMPL266954 W -outputlayer H_HOLE;
    SELECT -interact M7i H_HOLE -outputlayer A0;
    EDGE_BOOLEAN -coincident_only -outside A0 H_HOLE -outputlayer A;
    INTE A -le "VIA6_R_11_W" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL266958;
    SELECT -inside VIA6.R.11:_EPTMPL266958 A0 _EPTMPL266959;
    SELECT -interact VIA6.R.11:_EPTMPL266959 H_HOLE -eq 2 -outputlayer B0;
    INTE A -le "VIA6_R_11_L" -abut -lt 90 -metric opposite -output region -exclude_shielded 4 _EPTMPL266961;
    SELECT -inside VIA6.R.11:_EPTMPL266961 A0 _EPTMPL266962;
    AND VIA6.R.11:_EPTMPL266962 W _EPTMPL266963;
    SELECT -interact VIA6.R.11:_EPTMPL266963 H_HOLE -eq 2 -outputlayer B1;
    EXTE H_HOLE -le "VIA6_R_11_W" -abut -lt 90 -metric opposite -notch only -output region -outputlayer HOLE_NOTCH;
    NOT B1 HOLE_NOTCH _EPTMPL266966;
    OR VIA6.R.11:_EPTMPL266966 B0 -outputlayer B2;
    EXTE B2 -le "VIA6_R_11_W" -abut -eq 90 -intersecting ONLY -output region_extents _EPTMPL266968;
    SELECT -touch VIA6.R.11:_EPTMPL266968 B2 -eq 2 _EPTMPL266969;
    AND VIA6.R.11:_EPTMPL266969 W -outputlayer CORNER_M;
    OR B2 CORNER_M -outputlayer B;
    SELECT -enclose_rect -not B -width GRID -length VIA6_R_11_L+GRID -outputlayer CENTER_BAR1;
    SELECT -interact CENTER_BAR1 H_HOLE -eq 2 _EPTMPL266973;
    SELECT -interact VIA6.R.11:_EPTMPL266973 VIA6i -outputlayer CENTER_BAR2;
    EDGE_BOOLEAN -coincident_only -outside CENTER_BAR2 H_HOLE -outputlayer C;
    EXTE C A -le "VIA6_R_11_L2" -metric opposite -output positive1 -outputlayer D;
    EDGE_BOOLEAN -coincident_only -inside -not C D -outputlayer E;
    SELECT -with_edge -not CENTER_BAR2 E -outputlayer CENTER_BAR3;
    SELECT -outside -not VIA6i CENTER_BAR3 -outputlayer CHECK_VIA;
    SELECT -interact A0 CHECK_VIA _EPTMPL266980;
    SELECT -interact M6i CHECK_VIA _EPTMPL266981;
    AND VIA6.R.11:_EPTMPL266980 VIA6.R.11:_EPTMPL266981 _EPTMPL266982;
    SELECT -interact VIA6.R.11:_EPTMPL266982 VIA6i -eq 1 _EPTMPL266983;
    AND CHECK_VIA VIA6.R.11:_EPTMPL266983;
}
NOT M7Wide_first CB_NON_CUP -outputlayer M71;
NOT M7Wide_0.4 CB_NON_CUP -outputlayer M711;
NOT M7Wide_1.5 CB_NON_CUP -outputlayer M72;
NOT M7Wide_4.5 CB_NON_CUP -outputlayer M73;
AREA M7 -gt "M7_S_3_L*M7_W_1" -outputlayer M7AS3;
AREA M7AS3 -gt "M7_S_4_L*M7_W_1" -outputlayer M7AS4;
ANGLE M7 -eq 45 -outputlayer M7_EDGE_45;

RULE M7.W.1 {
    CAPTION "Width >= 0.1 um";
    INTE M7 -lt "M7_W_1" -abut -lt 90 -single_point -output region;
}

RULE M7.W.2 {
    CAPTION "Width of 45-degree bent Mx Please make sure the vertex of 45 degree pattern is on 5nm grid >= 0.19 um";
    INTE M7_EDGE_45 -lt "M7_W_2" -abut -lt 90 -output region;
}

RULE M7.W.3 {
    CAPTION "Maximum width <= 12 um";
    SIZE M7 -by "M7_W_3/2" -underover -truncate "M7_W_3/2";
}

RULE M7.S.1 {
    CAPTION "Spacing >= 0.1 um";
    EXTE M7 -lt "M7_S_1" -abut -lt 90 -single_point -output region;
}

RULE M7.S.2 {
    CAPTION "Space [at least one metal line width > 0.2 um  and the parallel metal run length > 0.38 um ] (union projection) >= 0.12";
    EXTE M71 M7 -lt "M7_S_2" -metric opposite -output region -measure all -outputlayer X;
    NOT X M7 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M7_S_2_L+GRID;
}

RULE M7.S.2.1 {
    CAPTION "Space [at least one metal line width > 0.4 um  and the parallel metal run length > 0.4 um ] (union projection) >= 0.16";
    EXTE M711 M7 -lt "M7_S_2_1" -metric opposite -output region -measure all -outputlayer X;
    NOT X M7 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M7_S_2_1_L+GRID;
}

RULE M7.S.3 {
    CAPTION "Space [at least one metal line width > 1.5 um  and the parallel metal run length > 1.5 um ] (union projection) >= 0.5";
    EXTE M72 M7AS3 -lt "M7_S_3" -metric opposite -output region -measure all -outputlayer X;
    NOT X M7 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M7_S_3_L+GRID;
}

RULE M7.S.4 {
    CAPTION "Space [at least one metal line width > 4.5 um  and the parallel metal run length > 4.5 um ] (union projection) >= 1.5";
    EXTE M73 M7AS4 -lt "M7_S_4" -metric opposite -output region -measure all -outputlayer X;
    NOT X M7 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M7_S_4_L+GRID;
}

RULE M7.S.5 {
    CAPTION "Space at Mx line-end (W<Q=0.120) in a dense-line-end configuration: If Mx has parallel run length with opposite Mx (measured with T=0.035 extension) along 2 adjacent edges of Mx [any one edge <Q distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.10 um (R)) >= 0.12 um.";
    CONVEX_EDGE M7 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt "M7_S_5_Q" -outputlayer A;
    EXTE A M7 -lt "M7_S_5" -abut -lt 90 -metric opposite_extended "M7_S_5_E" -output positive1 -outputlayer B;
    EDGE_SELECT -coincident_only -inside A B -outputlayer C;
    INTE C M7 -lt "M7_S_5_Q" -abut -eq 90 -intersecting ONLY -output positive2 -outputlayer D;
    EDGE_LENGTH D -ge "M7_W_1" -outputlayer I;
    EDGE_EXPAND I -inside_by 0.001 -extend_by "M7_S_5_E" -outputlayer J;
    EDGE_EXPAND I -inside_by 0.001 -outputlayer K;
    NOT J K -outputlayer L;
    SELECT -with_edge L A -outputlayer M;
    OR M K -outputlayer N;
    EDGE_SELECT -coincident_only N I -outputlayer O;
    EXTE O M7 -lt "M7_S_5" -abut -lt 90 -metric opposite -output region;
}

RULE M7.EN.1 {
    CAPTION " Enclosure of VIA6 >= 0 um";
    NOT VIA6 M7;
}

RULE M7.EN.2__M7.EN.3 {
    CAPTION "Enclosure of VIA6 [at least two opposite sides] >= 0.04 ,or [all sides] >= 0.03";
    RECT_ENC VIA6 M7 -abut -lt 90 -single_point -good 0 M7_EN_2 opposite 0 M7_EN_2 opposite -outputlayer X;
    ENC X M7 -lt "M7_EN_3" -abut -lt 90 -single_point -output region;
}

RULE M7.A.1 {
    CAPTION "Area >= 0.052 um2";
    AREA M7 -lt "M7_A_1";
}

RULE M7.A.2 {
    CAPTION "Enclosed area >= 0.2 um";
    HOLES M7 -inner -lt "M7_A_2pre" -outputlayer X;
    NOT X M7 _EPTMPL267025;
    AREA M7.A.2:_EPTMPL267025 -lt "M7_A_2";
}

RULE M7.S.6 {
    CAPTION "Space to 45 degree bent M7 >=  M7_S_6 um";
    EDGE_EXPAND M7_EDGE_45 -outside_by "M7_S_6" -outputlayer X;
    AND X M7;
}
COPY M7_EXC -outputlayer M7DN1H_EXC;
COPY M7_EXC_LOW -outputlayer M7DN1L_EXC;

RULE M7.DN.1 {
    CAPTION "M7 local density must be >= 0.1 range over 75 um x 75 um step 37.5 um";
    NOT M7x M7DN1L_EXC -outputlayer M7_CHECK;
    NOT CHIP M7DN1L_EXC -outputlayer CHIP_CHECK;
    DENSITY M7_CHECK CHIP_CHECK -lt M7_DN_1L -window "M7_DN_1L_W" -step "M7_DN_1L_S" -inside_of layer CHIPx -backup -expr "  AREA(M7_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M7DN1L_EXC _EPTMPL267034;
    WITH_WIDTH M7.DN.1:_EPTMPL267034 -ge "M7_DN_1L_E" -outputlayer F;
    DENSITY F M7_CHECK CHIP_CHECK -lt M7_DN_1L -window "M7_DN_1L_W" -step "M7_DN_1L_S" -inside_of layer CHIPx -backup -print "M7.DN.1.density" -expr "  ! AREA(F)+AREA(M7_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M7.DN.1.1 {
    CAPTION "M7 local density must be <= 0.8 range over 100 um x 100 um step 50 um";
    NOT M7x M7DN1H_EXC -outputlayer M7_CHECK;
    NOT CHIP M7DN1H_EXC -outputlayer CHIP_CHECK;
    DENSITY M7_CHECK CHIP_CHECK -gt M7_DN_1H -window "M7_DN_1H_W" -step "M7_DN_1H_S" -inside_of layer CHIPx -backup -expr "  AREA(M7_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M7DN1H_EXC _EPTMPL267040;
    WITH_WIDTH M7.DN.1.1:_EPTMPL267040 -ge "M7_DN_1H_E" -outputlayer F;
    DENSITY F M7_CHECK CHIP_CHECK -gt M7_DN_1H -window "M7_DN_1H_W" -step "M7_DN_1H_S" -inside_of layer CHIPx -backup -print "M7.DN.1.1.density" -expr "  !! AREA(F)*AREA(M7_CHECK)/AREA(CHIP_CHECK)  ";
}
COPY EMPTYi -outputlayer M7DN2_EXC;

RULE M7.DN.2 {
    CAPTION "M7 local density must be <= 0.9 range over 20 um x 20 um step 10 um";
    NOT M7x M7DN2_EXC -outputlayer M7_CHECK;
    DENSITY M7_CHECK CHIP -gt M7_DN_2 -window "M7_DN_2_W" -step "M7_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(M7_CHECK)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M7DN2_EXC _EPTMPL267046;
    WITH_WIDTH M7.DN.2:_EPTMPL267046 -ge "M7_DN_2_E" -outputlayer F;
    DENSITY F M7_CHECK CHIP -gt M7_DN_2 -window "M7_DN_2_W" -step "M7_DN_2_S" -inside_of layer CHIPx -backup -print "M7.DN.2.density" -expr "  !! AREA(F)*AREA(M7_CHECK)/AREA(CHIP)  ";
}

RULE M7.DN.4 {
    CAPTION "The metal density difference between any two 250 um x 250 um neighboring checking windows including DM7EXCL <= 0.4";
    DENSITY M7x CHIP -le 1 -window "M7_DN_4_W" -backup -gradient -gt M7_DN_4 -corner -print "M7.DN.4.density" -expr "  AREA(M7x)/AREA(CHIP)  ";
}
NOT M7x SRCSR -outputlayer M7_CORE;

RULE M5.DN.5 {
    CAPTION "It is not allowed to have local density > 0.8 of all 3 consecutive metal (M5,M6,M7) over any 50 um x 50 um window (stepping 25 um)";
    DENSITY M5_CORE M6_CORE M7_CORE -gt 0 -window "Mx_DN_5_W" -step "Mx_DN_5_S" -backup -expr "  ! ~(AREA(M5_CORE)/AREA()-Mx_DN_5)*!~(AREA(M6_CORE)/AREA()-Mx_DN_5)*!~(AREA(M7_CORE)/AREA()-Mx_DN_5)  " -rdb M5.DN.5.density;
}
SIZE CBM -by 25 _EPTMPL267052;
SIZE _EPTMPL267052 -by -25 -outputlayer M5DN6_CBM_MERGE;
AREA M5DN6_CBM_MERGE -ge "200 * 200" -outputlayer M5DN6_CHECK_CBM;
AND M5x M5DN6_CHECK_CBM -outputlayer M5DN6_M5_CHECK;
AND M6x M5DN6_CHECK_CBM -outputlayer M5DN6_M6_CHECK;
AND M7x M5DN6_CHECK_CBM -outputlayer M5DN6_M7_CHECK;
CONNECT M5DN6_CHECK_CBM M5DN6_M5_CHECK;
CONNECT M5DN6_CHECK_CBM M5DN6_M6_CHECK;
CONNECT M5DN6_CHECK_CBM M5DN6_M7_CHECK;

RULE M5.DN.6 {
    CAPTION "It is not allowed to have local density < 0.15 of all 3 consecutive metal (M5,M6,M7) under ((CBM SIZING 25) SIZING -25) whose size is >= 200um X 200um";
    ANTENNA M5DN6_CHECK_CBM M5DN6_M5_CHECK -lt "M5_DN_6" -expr "  AREA(M5DN6_M5_CHECK)/AREA(M5DN6_CHECK_CBM)  " -rdb M5.DN.6.M5.density -outputlayer A;
    ANTENNA M5DN6_CHECK_CBM M5DN6_M6_CHECK -lt "M5_DN_6" -expr "  AREA(M5DN6_M6_CHECK)/AREA(M5DN6_CHECK_CBM)  " -rdb M5.DN.6.M6.density -outputlayer B;
    ANTENNA M5DN6_CHECK_CBM M5DN6_M7_CHECK -lt "M5_DN_6" -expr "  AREA(M5DN6_M7_CHECK)/AREA(M5DN6_CHECK_CBM)  " -rdb M5.DN.6.M7.density -outputlayer C;
    AND A B _EPTMPL267064;
    AND M5.DN.6:_EPTMPL267064 C;
}

RULE VIA7.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.36";
    CAPTION "VIA7.R.1 45-degree rotated VIA is not allowed";
    RECT_CHK -not VIA7 -eq "VIA7_W_1" -by -eq "VIA7_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD;
}

RULE VIA7.W.2 {
    CAPTION "VIA7 bar width = 0.36 (VIA7 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE VIA7_BAR -lt "VIA7_W_2" -abut -lt 90 -metric opposite -output region;
    WITH_WIDTH VIA7_BAR -gt "VIA7_W_2" -outputlayer A;
    ANGLE VIA7_BAR -eq 45 -outputlayer B;
    INTE B -lt "VIA7_W_2 + GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 2 -length 0.005;
}

RULE VIA7.S.1 {
    CAPTION " Space >= 0.34 um";
    EXTE VIA7 -lt "VIA7_S_1" -abut -lt 90 -single_point -output region;
}

RULE VIA7.S.2 {
    CAPTION "Space to 3-neighboring VIAz (<0.56 um distance) >= 0.54 um";
    SELECT -with_neighbor VIA7 -gt 2 -space -lt VIA7_S_2_S -outputlayer X;
    EXTE X VIA7 -lt "VIA7_S_2" -abut -lt 90 -single_point -output region;
}

RULE VIA7.EN.1 {
    CAPTION "Enclosure by M7 >= 0.02 um";
    ENC VIA7 M7 -lt "VIA7_EN_1" -abut -lt 90 -single_point -output region;
    NOT VIA7 M7 _EPTMPL267078;
    NOT VIA7.EN.1:_EPTMPL267078 CBM;
}

RULE VIA7.EN.2 {
    CAPTION "Enclosure by M7 [at least two opposite sides] >= 0.08 um";
    RECT_ENC VIA7 M7 -abut -lt 90 -single_point -good VIA7_EN_1 VIA7_EN_2 opposite VIA7_EN_1 VIA7_EN_2 opposite -outputlayer X;
    ENC X M7 -lt "VIA7_EN_2" -abut -lt 90 -metric opposite -output positive1 -outputlayer Y;
    EDGE_SELECT -coincident_only X Y -outputlayer Z;
    INTE Z -lt "VIA7_W_1" -abut -eq 90 -intersecting ONLY -output region;
}
SIZE M8 -by "VIA7_R_2_W/2" -underover -truncate "VIA7_R_2_W/2" _EPTMPL267084;
AND _EPTMPL267084 M8 -outputlayer M8Wide_1.8_VIA7T;
SIZE M7 -by "VIA7_R_2_W/2" -underover -truncate "VIA7_R_2_W/2" _EPTMPL267086;
AND _EPTMPL267086 M7 -outputlayer M7Wide_1.8_VIA7T;
SIZE M8Wide_1.8_VIA7T -by "VIA7_R_3_W/2" -underover -truncate "VIA7_R_3_W/2" _EPTMPL267088;
AND _EPTMPL267088 M8Wide_1.8_VIA7T -outputlayer M8Wide_3_VIA7T;
SIZE M7Wide_1.8_VIA7T -by "VIA7_R_3_W/2" -underover -truncate "VIA7_R_3_W/2" _EPTMPL267090;
AND _EPTMPL267090 M7Wide_1.8_VIA7T -outputlayer M7Wide_3_VIA7T;

RULE VIA7.R.2 {
    CAPTION "At least two VIA7 with spacing <= 1.7 um are required to connect M7 and M8 when one of these metals has a width and length > 1.8 um.";
    AND M8 M7Wide_1.8_VIA7T _EPTMPL267092;
    AND M7 M8Wide_1.8_VIA7T _EPTMPL267093;
    OR VIA7.R.2:_EPTMPL267092 VIA7.R.2:_EPTMPL267093 -outputlayer M8OvpM7W;
    SELECT -outside -not VIA7_EXD M8OvpM7W -outputlayer Checked_VIA7;
    SELECT -interact M7i M8OvpM7W -outputlayer M7_effect;
    SELECT -interact M8i M8OvpM7W -outputlayer M8_effect;
    AND M7_effect M8_effect -outputlayer effect_M8OvpM7_;
    SELECT -interact effect_M8OvpM7_ M8OvpM7W -outputlayer effect_M8OvpM7;
    SELECT -interact VIA7_EXD effect_M8OvpM7 -outputlayer Effect_VIA7;
    SIZE Effect_VIA7 -by "VIA7_R_2_S/2" -inside_of effect_M8OvpM7 -step "M7_S_1*0.7" -outputlayer VIA7Merged;
    SELECT -enclose VIA7Merged Effect_VIA7 -ge 2 -outputlayer VIA7Merged2;
    SELECT -interact Checked_VIA7 VIA7Merged2 -outputlayer GVIA;
    SELECT -interact M8OvpM7W GVIA -outputlayer GM8OvpM7W;
    SELECT -outside Checked_VIA7 GM8OvpM7W;
}
SELECT -enclose_rect M7Wide_3_VIA7T -width VIA7_R_3_W -length VIA7_R_3_L+GRID -outputlayer M7Big_3_VIA7T;

RULE VIA7.R.3:M7 {
    CAPTION "At least two VIA7 must be used for a connection that is <= 5 um (D) away from a metal plate (either M7 or M8) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIA7 for a connection that is > 5 um (D) away from a metal plate (either M7 or M8) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M7Big_3_VIA7T -by "VIA7_R_3_D + GRID" _EPTMPL267107;
    NOT VIA7.R.3:M7:_EPTMPL267107 M7Big_3_VIA7T _EPTMPL267108;
    AND VIA7.R.3:M7:_EPTMPL267108 M7 -outputlayer Branch1;
    SELECT -interact Branch1 M7Big_3_VIA7T _EPTMPL267110;
    SELECT -interact VIA7.R.3:M7:_EPTMPL267110 VIA7 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M7Big_3_VIA7T Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA7_R_3_D" -inside_of Branch1HasVia -step "M7_S_1*0.7" -outputlayer Branch;
    AND Branch M8 _EPTMPL267115;
    SELECT -interact VIA7.R.3:M7:_EPTMPL267115 VIA7 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA7 Branch _EPTMPL267117;
    SELECT -outside VIA7.R.3:M7:_EPTMPL267117 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M8 BranchSingleVia _EPTMPL267119;
    AND VIA7.R.3:M7:_EPTMPL267119 M7 _EPTMPL267120;
    SELECT -interact VIA7.R.3:M7:_EPTMPL267120 BranchSingleVia _EPTMPL267121;
    SELECT -interact VIA7.R.3:M7:_EPTMPL267121 VIA7 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL267123;
    NOT VIA7.R.3:M7:_EPTMPL267123 VIA_EXD;
}
SELECT -enclose_rect M8Wide_3_VIA7T -width VIA7_R_3_W -length VIA7_R_3_L+GRID -outputlayer M8Big_3_VIA7T;

RULE VIA7.R.3:M8 {
    CAPTION "At least two VIA7 must be used for a connection that is <= 5 um (D) away from a metal plate (either M7 or M8) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIA7 for a connection that is > 5 um (D) away from a metal plate (either M7 or M8) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M8Big_3_VIA7T -by "VIA7_R_3_D + GRID" _EPTMPL267126;
    NOT VIA7.R.3:M8:_EPTMPL267126 M8Big_3_VIA7T _EPTMPL267127;
    AND VIA7.R.3:M8:_EPTMPL267127 M8 -outputlayer Branch1;
    SELECT -interact Branch1 M8Big_3_VIA7T _EPTMPL267129;
    SELECT -interact VIA7.R.3:M8:_EPTMPL267129 VIA7 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M8Big_3_VIA7T Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA7_R_3_D" -inside_of Branch1HasVia -step "M8_S_1*0.7" -outputlayer Branch;
    AND Branch M7 _EPTMPL267134;
    SELECT -interact VIA7.R.3:M8:_EPTMPL267134 VIA7 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA7 Branch _EPTMPL267136;
    SELECT -outside VIA7.R.3:M8:_EPTMPL267136 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M7 BranchSingleVia _EPTMPL267138;
    AND VIA7.R.3:M8:_EPTMPL267138 M8 _EPTMPL267139;
    SELECT -interact VIA7.R.3:M8:_EPTMPL267139 BranchSingleVia _EPTMPL267140;
    SELECT -interact VIA7.R.3:M8:_EPTMPL267140 VIA7 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL267142;
    NOT VIA7.R.3:M8:_EPTMPL267142 VIA_EXD;
}
COPY VIA7 -outputlayer VCAP;
COPY M8 -outputlayer MCAP;
COPY M8x -outputlayer MCAPx;
COPY M7 -outputlayer MBOT;
COPY M7x -outputlayer MBOTx;
AND VCAP CTMDMY -outputlayer VCAP_CTMDMY;
SELECT -inside VCAP CTMDMY -outputlayer VCAP_ICTMDMY;
AND MCAP CTMDMY -outputlayer MCAP_CTMDMY;
AND MCAPx CTMDMY -outputlayer MCAPx_CTMDMY;
SELECT -outside -not MBOT CTMDMY -outputlayer MBOT_ICTMDMY;
SELECT -outside -not MBOTx CTMDMY -outputlayer MBOTx_ICTMDMY;
SELECT -outside -not MCAP CTMDMY -outputlayer MCAP_ICTMDMY;
SELECT -outside -not MCAPx CTMDMY -outputlayer MCAPx_ICTMDMY;
AND VCAP CTM -outputlayer VCAP_CTM;
AND VCAP CBM _EPTMPL267158;
NOT _EPTMPL267158 CTM -outputlayer VCAP_CBM;

RULE VIA7.EN.3 {
    CAPTION "Enclosure by CTM (cut is not allowed) >= 0.24";
    ENC VCAP_CTM CTM -lt "VIA7_EN_3" -abut -lt 90 -single_point -output region;
    SELECT -cut VCAP CTM;
}

RULE VIA7.EN.4 {
    CAPTION "Enclosure by CBM (cut is not allowed) >= 0.2";
    ENC VCAP_CBM CBM -lt "VIA7_EN_4" -abut -lt 90 -single_point -output region;
    SELECT -cut VCAP CBM;
}

RULE VIA7.S.3 {
    CAPTION "[VIA7 inside CBM but outside CTM] space to CTM >= 0.3";
    EXTE CTM VCAP_CBM -lt "VIA7_S_3" -abut -lt 90 -single_point -output region;
}

RULE VIA7.S.4 {
    CAPTION "Space of VIA7 inside CTM  >= 0.54";
    EXTE VCAP_CTM -lt "VIA7_S_4" -abut -lt 90 -single_point -output region;
}

RULE VIA7.S.5 {
    CAPTION "Space of VIA7 inside CBM >= 0.54";
    EXTE VCAP_CBM -lt "VIA7_S_5" -abut -lt 90 -single_point -output region;
}

RULE VIA7.R.7 {
    CAPTION "Single VIA7 for in a CTM or [CBM NOT CTM] or connect to [M7 (top Mx) layer inside a CTMDMY] is not allowed.";
    SELECT -enclose CTM VCAP -eq 1;
    SELECT -enclose CBM VCAP_CBM -eq 1;
    AND MCAP CTM _EPTMPL267169;
    SELECT -enclose VIA7.R.7:_EPTMPL267169 VCAP -eq 1;
    AND MCAP CBM _EPTMPL267171;
    SELECT -enclose VIA7.R.7:_EPTMPL267171 VCAP_CBM -eq 1;
    AND MCAP_ICTMDMY MBOT_ICTMDMY _EPTMPL267173;
    SELECT -enclose VIA7.R.7:_EPTMPL267173 VCAP -eq 1 -outputlayer A;
    SELECT -interact VCAP_ICTMDMY A;
}
SIZE M8 -by "M8_S_2_W/2" -underover -truncate "M8_S_2_W/2" _EPTMPL267176;
AND _EPTMPL267176 M8 -outputlayer M8Wide_1.5;
SIZE M8Wide_1.5 -by "M8_S_3_W/2" -underover -truncate "M8_S_3_W/2" _EPTMPL267178;
AND _EPTMPL267178 M8Wide_1.5 -outputlayer M8Wide_4.5;
NOT M8Wide_1.5 CB -outputlayer M81;
NOT M8Wide_4.5 CB -outputlayer M82;
AREA M8 -gt "M8_S_2_L*M8_W_1" -outputlayer M8nAS2;
AREA M8nAS2 -gt "M8_S_3_L*M8_W_1" -outputlayer M8nAS3;

RULE M8.W.1 {
    CAPTION "Width >= 0.4 um";
    INTE M8 -lt "M8_W_1" -abut -lt 90 -single_point -output region;
}

RULE M8.W.2 {
    CAPTION "Maximum width [except bond pad] <= 12 um";
    SIZE M8_MAX_WIDTH_M -by "M8_W_2/2" -underover -truncate "M8_W_2/2";
}

RULE M8.S.1 {
    CAPTION "Space >= 0.4 um";
    EXTE M8 -lt "M8_S_1" -abut -lt 90 -single_point -output region;
}

RULE M8.S.2 {
    CAPTION " Space [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 0.5";
    EXTE M81 M8nAS2 -lt "M8_S_2" -metric opposite -output region -measure all -outputlayer X;
    NOT X M8 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M8_S_2_L+GRID;
}

RULE M8.S.3 {
    CAPTION "Space [at least one metal line width > 4.5 um (W1) and the parallel metal run length > 4.5 um (L1)] >= 1.5";
    EXTE M82 M8nAS3 -lt "M8_S_3" -metric opposite -output region -measure all -outputlayer X;
    NOT X M8 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length M8_S_3_L+GRID;
}

RULE M8.EN.1 {
    CAPTION "Enclosure of VIA7 >= 0.02";
    ENC VIA7 M8 -lt "M8_EN_1" -abut -lt 90 -single_point -output region;
    NOT VIA7 M8;
}

RULE M8.EN.2 {
    CAPTION "Enclosure of VIA7 [at least two opposite sides] >= 0.08";
    RECT_ENC VIA7 M8 -abut -lt 90 -single_point -good M8_EN_1 M8_EN_2 opposite M8_EN_1 M8_EN_2 opposite -outputlayer X;
    ENC X M8 -lt "M8_EN_2" -abut -lt 90 -metric opposite -output positive1 -outputlayer Y;
    EDGE_SELECT -coincident_only X Y -outputlayer Z;
    INTE Z -lt "VIA7_W_1" -abut -eq 90 -intersecting ONLY -output region;
}

RULE M8.A.1 {
    CAPTION "Area >= 0.565 um2";
    AREA M8 -lt "M8_A_1";
}

RULE M8.A.2 {
    CAPTION "Enclosed area >= 0.565 um2";
    HOLES M8 -inner -lt "M8_A_2pre" -outputlayer X;
    NOT X M8 _EPTMPL267201;
    AREA M8.A.2:_EPTMPL267201 -lt "M8_A_2";
}
OR M8_EXC WBDMY _EPTMPL267203;
OR _EPTMPL267203 CBMT2 -outputlayer M8DN1H_EXC;
COPY M8_EXC_LOW -outputlayer M8DN1L_EXC;

RULE M8.DN.1 {
    CAPTION "M8 local density must be >= 0.2 range over 75 um x 75 um step 37.5 um";
    NOT M8x M8DN1L_EXC -outputlayer M8_CHECK;
    NOT CHIP M8DN1L_EXC -outputlayer CHIP_CHECK;
    DENSITY M8_CHECK CHIP_CHECK -lt M8_DN_1L -window "M8_DN_1L_W" -step "M8_DN_1L_S" -inside_of layer CHIPx -backup -expr "  AREA(M8_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M8DN1L_EXC _EPTMPL267209;
    WITH_WIDTH M8.DN.1:_EPTMPL267209 -ge "M8_DN_1L_E" -outputlayer F;
    DENSITY F M8_CHECK CHIP_CHECK -lt M8_DN_1L -window "M8_DN_1L_W" -step "M8_DN_1L_S" -inside_of layer CHIPx -backup -print "M8.DN.1.density" -expr "  ! AREA(F)+AREA(M8_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M8.DN.1.1 {
    CAPTION "M8 local density must be <= 0.8 range over 100 um x 100 um step 50 um";
    NOT M8x M8DN1H_EXC -outputlayer M8_CHECK;
    NOT CHIP M8DN1H_EXC -outputlayer CHIP_CHECK;
    DENSITY M8_CHECK CHIP_CHECK -gt M8_DN_1H -window "M8_DN_1H_W" -step "M8_DN_1H_S" -inside_of layer CHIPx -backup -expr "  AREA(M8_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M8DN1H_EXC _EPTMPL267215;
    WITH_WIDTH M8.DN.1.1:_EPTMPL267215 -ge "M8_DN_1H_E" -outputlayer F;
    DENSITY F M8_CHECK CHIP_CHECK -gt M8_DN_1H -window "M8_DN_1H_W" -step "M8_DN_1H_S" -inside_of layer CHIPx -backup -print "M8.DN.1.1.density" -expr "  !! AREA(F)*AREA(M8_CHECK)/AREA(CHIP_CHECK)  ";
}
OR WBDMY IND_EXD _EPTMPL267218;
OR _EPTMPL267218 CBMT2 -outputlayer M8DN2_EXC;

RULE M8.DN.2 {
    CAPTION "M8 local density must be <= 0.9 range over 20 um x 20 um step 10 um";
    NOT M8x M8DN2_EXC -outputlayer M8_CHECK;
    DENSITY M8_CHECK CHIP -gt M8_DN_2 -window "M8_DN_2_W" -step "M8_DN_2_S" -inside_of layer CHIPx -backup -expr "  AREA(M8_CHECK)/AREA(CHIP)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M8DN2_EXC _EPTMPL267222;
    WITH_WIDTH M8.DN.2:_EPTMPL267222 -ge "M8_DN_2_E" -outputlayer F;
    DENSITY F M8_CHECK CHIP -gt M8_DN_2 -window "M8_DN_2_W" -step "M8_DN_2_S" -inside_of layer CHIPx -backup -print "M8.DN.2.density" -expr "  !! AREA(F)*AREA(M8_CHECK)/AREA(CHIP)  ";
}

RULE M8.DN.4 {
    CAPTION "The metal density difference between any two 250 um x 250 um neighboring checking windows including DM8EXCL <= 0.4";
    DENSITY M8x CHIP -le 1 -window "M8_DN_4_W" -backup -gradient -gt M8_DN_4 -corner -print "M8.DN.4.density" -expr "  AREA(M8x)/AREA(CHIP)  ";
}

RULE M8.EN.3 {
    CAPTION "M8 enclosure of [VIA7 inside CTMDMY] >= 0.1";
    ENC VCAP_ICTMDMY MCAP_ICTMDMY -lt "M8_EN_3" -abut -lt 90 -outside_also -single_point -output region;
}

RULE M8.DN.5:L {
    CAPTION "M8 density inside CTMDMY over any 200 um x 200 um area (checked by stepping in 100 um increments) [the overlapped area of checking window and CTMDMY >= 2500 um2] >= 0.5";
    DENSITY MCAPx_CTMDMY CTMDMY -lt M8_DN_5L -window "M8_DN_5L_W" -step "M8_DN_5L_S" -inside_of layer CHIPx -backup -print "M8.DN.5L.density" -expr "  ~(AREA(CTMDMY)-M8_DN_5L_E)*!!(AREA(CTMDMY)-M8_DN_5L_E)+AREA(MCAPx_CTMDMY)/AREA(CTMDMY)  ";
}

RULE M8.DN.5:H {
    CAPTION "M8 density inside CTMDMY over any 100 um x 100 um area (checked by stepping in 50 um increments) [the overlapped area of checking window and CTMDMY >= 2500 um2] <= 0.8";
    DENSITY MCAPx_CTMDMY CTMDMY -gt M8_DN_5H -window "M8_DN_5H_W" -step "M8_DN_5H_S" -inside_of layer CHIPx -backup -print "M8.DN.5H.density" -expr "  ! (~(AREA(CTMDMY)-M8_DN_5H_E)*!!(AREA(CTMDMY)-M8_DN_5H_E))*AREA(MCAPx_CTMDMY)/AREA(CTMDMY)  ";
}

RULE M8.W.4 {
    CAPTION "Width of {M8 inside CTMDMY} >= 0.84";
    INTE MCAPx_ICTMDMY -lt "M8_W_4" -abut -lt 90 -single_point -output region -outputlayer A;
    SELECT -outside -not A CTMDMY;
}

RULE M8.S.4 {
    CAPTION "Space of {M8 inside CTMDMY} >= 0.84";
    EXTE MCAPx_ICTMDMY -lt "M8_S_4" -abut -lt 90 -single_point -output region -outputlayer A;
    SELECT -outside -not A CTMDMY;
}

RULE VIA8.W.1 {
    CAPTION "Width (maximum = minimum except for seal-ring and fuse protection ring) = 0.36";
    CAPTION "VIA8.R.1 45-degree rotated VIA is not allowed";
    RECT_CHK -not VIA8 -eq "VIA8_W_1" -by -eq "VIA8_W_1" -orthogonal_only -outputlayer A;
    NOT A VIA_EXD;
}

RULE VIA8.W.2 {
    CAPTION "VIA8 bar width = 0.36 (VIA8 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)";
    INTE VIA8_BAR -lt "VIA8_W_2" -abut -lt 90 -metric opposite -output region;
    WITH_WIDTH VIA8_BAR -gt "VIA8_W_2" -outputlayer A;
    ANGLE VIA8_BAR -eq 45 -outputlayer B;
    INTE B -lt "VIA8_W_2 + GRID" -output region -outputlayer C;
    NOT A C -outputlayer D;
    SELECT -enclose_rect D -width 2 -length 0.005;
}

RULE VIA8.S.1 {
    CAPTION " Space >= 0.34 um";
    EXTE VIA8 -lt "VIA8_S_1" -abut -lt 90 -single_point -output region;
}

RULE VIA8.S.2 {
    CAPTION "Space to 3-neighboring VIAz (<0.56 um distance) >= 0.54 um";
    SELECT -with_neighbor VIA8 -gt 2 -space -lt VIA8_S_2_S -outputlayer X;
    EXTE X VIA8 -lt "VIA8_S_2" -abut -lt 90 -single_point -output region;
}

RULE VIA8.EN.5 {
    CAPTION "VIA8(VIAu) enclosure by M8 >= 0.08 um";
    ENC VIA8 M8 -lt "VIA8_EN_5" -abut -lt 90 -single_point -output region;
    NOT VIA8 M8;
}
SIZE M9 -by "VIA8_R_2_W/2" -underover -truncate "VIA8_R_2_W/2" _EPTMPL267246;
AND _EPTMPL267246 M9 -outputlayer M9Wide_1.8_VIA8T;
SIZE M8 -by "VIA8_R_2_W/2" -underover -truncate "VIA8_R_2_W/2" _EPTMPL267248;
AND _EPTMPL267248 M8 -outputlayer M8Wide_1.8_VIA8T;
SIZE M9Wide_1.8_VIA8T -by "VIA8_R_3_W/2" -underover -truncate "VIA8_R_3_W/2" _EPTMPL267250;
AND _EPTMPL267250 M9Wide_1.8_VIA8T -outputlayer M9Wide_3_VIA8T;
SIZE M8Wide_1.8_VIA8T -by "VIA8_R_3_W/2" -underover -truncate "VIA8_R_3_W/2" _EPTMPL267252;
AND _EPTMPL267252 M8Wide_1.8_VIA8T -outputlayer M8Wide_3_VIA8T;

RULE VIA8.R.8 {
    CAPTION "At least two VIA8(VIAu) with space <= 1.7 um is required to connect M9(Mu) and M8(Mz or Mx).";
    AND M9 M8 -outputlayer M9OvpM8;
    SELECT -interact VIA8_EXD M9OvpM8 -outputlayer Check_VIA8;
    SIZE Check_VIA8 -by "VIA8_R_8_S/2" -inside_of M9OvpM8 -step "M8_S_1*0.7" -outputlayer VIA8Merge;
    SELECT -enclose VIA8Merge Check_VIA8 -ge 2 -outputlayer VIA8Merge2;
    AND Check_VIA8 VIA8Merge2 -outputlayer Good_VIA8;
    SELECT -interact M9OvpM8 Good_VIA8 -outputlayer GM9OvpM8;
    SELECT -outside Check_VIA8 GM9OvpM8;
}
SELECT -enclose_rect M8Wide_3_VIA8T -width VIA8_R_3_W -length VIA8_R_3_L+GRID -outputlayer M8Big_3_VIA8T;

RULE VIA8.R.3:M8 {
    CAPTION "At least two VIA8 must be used for a connection that is <= 5 um (D) away from a metal plate (either M8 or M9) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIA8 for a connection that is > 5 um (D) away from a metal plate (either M8 or M9) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M8Big_3_VIA8T -by "VIA8_R_3_D + GRID" _EPTMPL267262;
    NOT VIA8.R.3:M8:_EPTMPL267262 M8Big_3_VIA8T _EPTMPL267263;
    AND VIA8.R.3:M8:_EPTMPL267263 M8 -outputlayer Branch1;
    SELECT -interact Branch1 M8Big_3_VIA8T _EPTMPL267265;
    SELECT -interact VIA8.R.3:M8:_EPTMPL267265 VIA8 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M8Big_3_VIA8T Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA8_R_3_D" -inside_of Branch1HasVia -step "M8_S_1*0.7" -outputlayer Branch;
    AND Branch M9 _EPTMPL267270;
    SELECT -interact VIA8.R.3:M8:_EPTMPL267270 VIA8 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA8 Branch _EPTMPL267272;
    SELECT -outside VIA8.R.3:M8:_EPTMPL267272 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M9 BranchSingleVia _EPTMPL267274;
    AND VIA8.R.3:M8:_EPTMPL267274 M8 _EPTMPL267275;
    SELECT -interact VIA8.R.3:M8:_EPTMPL267275 BranchSingleVia _EPTMPL267276;
    SELECT -interact VIA8.R.3:M8:_EPTMPL267276 VIA8 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL267278;
    NOT VIA8.R.3:M8:_EPTMPL267278 VIA_EXD;
}
SELECT -enclose_rect M9Wide_3_VIA8T -width VIA8_R_3_W -length VIA8_R_3_L+GRID -outputlayer M9Big_3_VIA8T;

RULE VIA8.R.3:M9 {
    CAPTION "At least two VIA8 must be used for a connection that is <= 5 um (D) away from a metal plate (either M8 or M9) with length > 10 um (L) and width > 3 um (W). (It is allowed to use one VIA8 for a connection that is > 5 um (D) away from a metal plate (either M8 or M9) with length> 10 um (L) and width > 3 um (W)).";
    SIZE M9Big_3_VIA8T -by "VIA8_R_3_D + GRID" _EPTMPL267281;
    NOT VIA8.R.3:M9:_EPTMPL267281 M9Big_3_VIA8T _EPTMPL267282;
    AND VIA8.R.3:M9:_EPTMPL267282 M9 -outputlayer Branch1;
    SELECT -interact Branch1 M9Big_3_VIA8T _EPTMPL267284;
    SELECT -interact VIA8.R.3:M9:_EPTMPL267284 VIA8 -outputlayer Branch1HasVia;
    EDGE_BOOLEAN -coincident_only -outside M9Big_3_VIA8T Branch1HasVia -outputlayer Branch1Edge;
    EDGE_EXPAND Branch1Edge -outside_by "GRID" -outputlayer Branch1Rec;
    SIZE Branch1Rec -by "VIA8_R_3_D" -inside_of Branch1HasVia -step "M9_S_1*0.7" -outputlayer Branch;
    AND Branch M8 _EPTMPL267289;
    SELECT -interact VIA8.R.3:M9:_EPTMPL267289 VIA8 -gt 1 -outputlayer GoodBranch;
    SELECT -outside -not VIA8 Branch _EPTMPL267291;
    SELECT -outside VIA8.R.3:M9:_EPTMPL267291 GoodBranch -outputlayer BranchSingleVia;
    SELECT -interact M8 BranchSingleVia _EPTMPL267293;
    AND VIA8.R.3:M9:_EPTMPL267293 M9 _EPTMPL267294;
    SELECT -interact VIA8.R.3:M9:_EPTMPL267294 BranchSingleVia _EPTMPL267295;
    SELECT -interact VIA8.R.3:M9:_EPTMPL267295 VIA8 -eq 1 -outputlayer Bad_Region;
    SELECT -interact BranchSingleVia Bad_Region _EPTMPL267297;
    NOT VIA8.R.3:M9:_EPTMPL267297 VIA_EXD;
}

RULE M9.W.1 {
    CAPTION "Width >= 2 um.";
    INTE M9 -lt "M9_W_1" -abut -lt 90 -single_point -output region;
}

RULE M9.W.2 {
    CAPTION "Maximun width [except bond pad and inductor] <= 12 um.";
    SIZE M9_MAX_WIDTH_M -by "M9_W_2/2" -underover -truncate "M9_W_2/2";
}

RULE M9.S.1 {
    CAPTION "Space >= 2 um";
    EXTE M9 -lt "M9_S_1" -abut -lt 90 -single_point -output region -outputlayer A;
    AND M9 CSRDMY -outputlayer B;
    CONVEX_EDGE B -angle1 -eq 270 -angle2 -eq 225 -with_length -lt "M9_S_1" -outputlayer C;
    EXTE B -lt "M9_S_1" -abut -lt 90 -single_point -output region -notch only -outputlayer D;
    SELECT -with_edge D C -outputlayer E;
    NOT A E;
}

RULE M9.EN.1 {
    CAPTION "Enclosure of VIA8 >= 0.3 um.";
    ENC VIA8 M9 -lt "M9_EN_1" -abut -lt 90 -single_point -output region;
    NOT VIA8 M9;
}

RULE M9.A.1 {
    CAPTION "Area >= 9 um2.";
    AREA M9 -lt "M9_A_1";
}

RULE M9.A.2 {
    CAPTION "Enclosed area >= 9 um2";
    HOLES M9 -inner -outputlayer UTMHO;
    NOT UTMHO M9 -outputlayer UTMHOC;
    AREA UTMHOC -lt "M9_A_2";
}
OR M9_EXC MTOP_EXC -outputlayer M9DN2H_EXC;
OR M9_EXC_LOW INDDMY_MD -outputlayer M9DN2L_EXC;

RULE M9.DN.2 {
    CAPTION "Min M9 density must be >= 0.2 range over any 75 um x 75 um area by step 37.5 um";
    NOT M9x M9DN2L_EXC -outputlayer M9_CHECK;
    NOT CHIP M9DN2L_EXC -outputlayer CHIP_CHECK;
    DENSITY M9_CHECK CHIP_CHECK -lt M9_DN_2L -window "M9_DN_2L_W" -step "M9_DN_2L_S" -inside_of layer CHIPx -backup -expr "  AREA(M9_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M9DN2L_EXC _EPTMPL267318;
    WITH_WIDTH M9.DN.2:_EPTMPL267318 -ge "M9_DN_2L_E" -outputlayer F;
    DENSITY F M9_CHECK CHIP_CHECK -lt M9_DN_2L -window "M9_DN_2L_W" -step "M9_DN_2L_S" -inside_of layer CHIPx -backup -print "M9.DN.2L.density" -expr "  ! AREA(F)+AREA(M9_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE M9.DN.2.1 {
    CAPTION "Max M9 density must be <= 0.8 range over any 100 um x 100 um  area by step 50 um";
    NOT M9x M9DN2H_EXC -outputlayer M9_CHECK;
    NOT CHIP M9DN2H_EXC -outputlayer CHIP_CHECK;
    DENSITY M9_CHECK CHIP_CHECK -gt M9_DN_2H -window "M9_DN_2H_W" -step "M9_DN_2H_S" -inside_of layer CHIPx -backup -expr "  AREA(M9_CHECK)/AREA(CHIP_CHECK)  " -outputlayer ERR_WIN;
    NOT ERR_WIN M9DN2H_EXC _EPTMPL267324;
    WITH_WIDTH M9.DN.2.1:_EPTMPL267324 -ge "M9_DN_2H_E" -outputlayer F;
    DENSITY F M9_CHECK CHIP_CHECK -gt M9_DN_2H -window "M9_DN_2H_W" -step "M9_DN_2H_S" -inside_of layer CHIPx -backup -print "M9.DN.2H.density" -expr "  !! AREA(F)*AREA(M9_CHECK)/AREA(CHIP_CHECK)  ";
}

RULE CTM.W.1 {
    CAPTION "Width >= 2 um";
    INTE CTM -lt "CTM_W_1" -abut -lt 90 -single_point -output region;
}

RULE CTM.W.2 {
    CAPTION "Maximum length and width <= 100 um";
    SELECT -enclose_rect CTM -width CTM_W_1 -length CTM_W_2+GRID -orthogonal_only;
}

RULE CTM.S.1 {
    CAPTION "Space >= 0.8 um";
    EXTE CTM -lt "CTM_S_1" -abut -lt 90 -single_point -output region;
}

RULE CTM.EN.1 {
    CAPTION "Enclosure by CBM  >= 0.4 um (CTM must be fully inside CBM)";
    ENC CTM CBM -lt "CTM_EN_1" -abut -lt 90 -single_point -output region;
    NOT CTM CBM;
}

RULE CTM.R.1 {
    CAPTION "The different unit capacitance can not co-exist on same product";
    SELECT -interact CHIPx CTMDMY_10 -outputlayer X;
    SELECT -interact X CTMDMY_15;
    SELECT -interact X CTMDMY_20;
    SELECT -interact CHIPx CTMDMY_15 -outputlayer Y;
    SELECT -interact Y CTMDMY_20;
}

RULE CBM.W.1 {
    CAPTION "Width >= 2.8 um";
    INTE CBM -lt "CBM_W_1" -abut -lt 90 -single_point -output region;
}

RULE CBM.W.2 {
    CAPTION "Maximum length and width <= 210 um";
    SELECT -enclose_rect CBM -width CBM_W_1 -length CBM_W_2+GRID -orthogonal_only;
}

RULE CBM.S.1 {
    CAPTION "Space (For CTMDMY area <= 40000 um2) >= 2 um";
    AREA CTMDMY -le "CBM_S_1_A" -outputlayer CTMDMY_S;
    AND CBM CTMDMY_S -outputlayer CBM_S;
    EXTE CBM_S -lt "CBM_S_1" -abut -lt 90 -single_point -output region;
}

RULE CBM.S.2 {
    CAPTION "Space (For CTMDMY area > 40000 um2)  >= 2.6 um";
    AREA CTMDMY -gt "CBM_S_2_A" -outputlayer CTMDMY_W;
    AND CBM CTMDMY_W -outputlayer CBM_W;
    EXTE CBM_W -lt "CBM_S_2" -abut -lt 90 -single_point -output region;
}

RULE CBM.S.3 {
    CAPTION "Space to the top Mx (M7) >= 0.5 um.";
    EXTE MBOT CBM -lt "CBM_S_3" -abut -lt 90 -single_point -output region;
}

RULE CBM.EN.2 {
    CAPTION "CTMDMY is equal to CBM layer sizing up 10 um for each side.";
    CAPTION "DRC checking layer(CTMDMY,GDS layer 148) is needed to specify MiM capacitor region.";
    SIZE CBM -by "CBM_EN_2" -outputlayer A;
    XOR A CTMDMY;
    SELECT -interact CTMDMY CTMDMY_10 _EPTMPL267348;
    XOR CBM.EN.2:_EPTMPL267348 CTMDMY_10;
    SELECT -interact CTMDMY CTMDMY_15 _EPTMPL267350;
    XOR CBM.EN.2:_EPTMPL267350 CTMDMY_15;
    SELECT -interact CTMDMY CTMDMY_20 _EPTMPL267352;
    XOR CBM.EN.2:_EPTMPL267352 CTMDMY_20;
}

RULE CBM.R.1 {
    CAPTION "The top Mx (M7) layer (including the top dummy Mx) interacting with CBM is not allowed.";
    AND MBOTx CBM;
}
COPY CHIPx -outputlayer CHIP_MOM;
AND MOMDMY_1 M1 -outputlayer MOM_M1;
EDGE_BOOLEAN -coincident_only -inside M1 MOM_M1 -outputlayer MOM_M1_EDGE;
CONVEX_EDGE MOM_M1_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M1_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M1_EDGE MOM_M1_LINE_END -outputlayer MOM_M1_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M1i MOM_M1_SIDE_EDGE -outputlayer MOM_M1_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_1 M1 _EPTMPL267361;
EDGE_EXPAND _EPTMPL267361 -outside_by "GRID" -corner_fill -outputlayer MOM_M1_SPACE_pre;
OR MOMDMY_1 MOM_M1_SPACE_pre _EPTMPL267363;
NOT _EPTMPL267363 M1 -outputlayer MOM_M1_SPACE;
CONVEX_EDGE MOM_M1_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M1_SPACE_90_90;
CONVEX_EDGE MOM_M1_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M1_SPACE_90_90_1;
CONVEX_EDGE MOM_M1_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M1_SPACE_90_90_2;
ENC MOM_M1_SIDE_EDGE_FULL MOM_M1_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267368;
EDGE_SELECT -coincident_only -inside MOM_M1_SIDE_EDGE_FULL _EPTMPL267368 _EPTMPL267369;
EDGE_BOOLEAN -coincident_only -inside MOM_M1_SIDE_EDGE _EPTMPL267369 -outputlayer LAST_M1_METAL_EDGE_pre;
OR_EDGE MOM_M1_SPACE_90_90_1 MOM_M1_SPACE_90_90_2 _EPTMPL267371;
EDGE_EXPAND _EPTMPL267371 -inside_by "GRID" _EPTMPL267372;
BBOX _EPTMPL267372 _EPTMPL267373;
EDGE_BOOLEAN -inside LAST_M1_METAL_EDGE_pre _EPTMPL267373 -outputlayer LAST_M1_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M1_SPACE_90_90 MOM_M1_SPACE_90_90_1 -outputlayer MOM_M1_SPACE_90_90_3;
CONVEX_EDGE MOM_M1_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M1_SPACE_90_270;
OR_EDGE MOM_M1_SPACE_90_90_3 MOM_M1_SPACE_90_270 _EPTMPL267377;
EDGE_EXPAND _EPTMPL267377 -inside_by "GRID" _EPTMPL267378;
BBOX _EPTMPL267378 _EPTMPL267379;
EDGE_BOOLEAN -inside MOM_M1_SIDE_EDGE _EPTMPL267379 -outputlayer MOM_M1_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M1_METAL LAST_M1_METAL_EDGE -outputlayer MOM_M1_CAP_EDGE;
AND MOMDMY_2 M2 -outputlayer MOM_M2;
EDGE_BOOLEAN -coincident_only -inside M2 MOM_M2 -outputlayer MOM_M2_EDGE;
CONVEX_EDGE MOM_M2_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M2_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M2_EDGE MOM_M2_LINE_END -outputlayer MOM_M2_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M2i MOM_M2_SIDE_EDGE -outputlayer MOM_M2_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_2 M2 _EPTMPL267387;
EDGE_EXPAND _EPTMPL267387 -outside_by "GRID" -corner_fill -outputlayer MOM_M2_SPACE_pre;
OR MOMDMY_2 MOM_M2_SPACE_pre _EPTMPL267389;
NOT _EPTMPL267389 M2 -outputlayer MOM_M2_SPACE;
CONVEX_EDGE MOM_M2_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M2_SPACE_90_90;
CONVEX_EDGE MOM_M2_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M2_SPACE_90_90_1;
CONVEX_EDGE MOM_M2_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M2_SPACE_90_90_2;
ENC MOM_M2_SIDE_EDGE_FULL MOM_M2_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267394;
EDGE_SELECT -coincident_only -inside MOM_M2_SIDE_EDGE_FULL _EPTMPL267394 _EPTMPL267395;
EDGE_BOOLEAN -coincident_only -inside MOM_M2_SIDE_EDGE _EPTMPL267395 -outputlayer LAST_M2_METAL_EDGE_pre;
OR_EDGE MOM_M2_SPACE_90_90_1 MOM_M2_SPACE_90_90_2 _EPTMPL267397;
EDGE_EXPAND _EPTMPL267397 -inside_by "GRID" _EPTMPL267398;
BBOX _EPTMPL267398 _EPTMPL267399;
EDGE_BOOLEAN -inside LAST_M2_METAL_EDGE_pre _EPTMPL267399 -outputlayer LAST_M2_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M2_SPACE_90_90 MOM_M2_SPACE_90_90_1 -outputlayer MOM_M2_SPACE_90_90_3;
CONVEX_EDGE MOM_M2_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M2_SPACE_90_270;
OR_EDGE MOM_M2_SPACE_90_90_3 MOM_M2_SPACE_90_270 _EPTMPL267403;
EDGE_EXPAND _EPTMPL267403 -inside_by "GRID" _EPTMPL267404;
BBOX _EPTMPL267404 _EPTMPL267405;
EDGE_BOOLEAN -inside MOM_M2_SIDE_EDGE _EPTMPL267405 -outputlayer MOM_M2_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M2_METAL LAST_M2_METAL_EDGE -outputlayer MOM_M2_CAP_EDGE;
AND MOMDMY_3 M3 -outputlayer MOM_M3;
EDGE_BOOLEAN -coincident_only -inside M3 MOM_M3 -outputlayer MOM_M3_EDGE;
CONVEX_EDGE MOM_M3_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M3_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M3_EDGE MOM_M3_LINE_END -outputlayer MOM_M3_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M3i MOM_M3_SIDE_EDGE -outputlayer MOM_M3_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_3 M3 _EPTMPL267413;
EDGE_EXPAND _EPTMPL267413 -outside_by "GRID" -corner_fill -outputlayer MOM_M3_SPACE_pre;
OR MOMDMY_3 MOM_M3_SPACE_pre _EPTMPL267415;
NOT _EPTMPL267415 M3 -outputlayer MOM_M3_SPACE;
CONVEX_EDGE MOM_M3_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M3_SPACE_90_90;
CONVEX_EDGE MOM_M3_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M3_SPACE_90_90_1;
CONVEX_EDGE MOM_M3_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M3_SPACE_90_90_2;
ENC MOM_M3_SIDE_EDGE_FULL MOM_M3_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267420;
EDGE_SELECT -coincident_only -inside MOM_M3_SIDE_EDGE_FULL _EPTMPL267420 _EPTMPL267421;
EDGE_BOOLEAN -coincident_only -inside MOM_M3_SIDE_EDGE _EPTMPL267421 -outputlayer LAST_M3_METAL_EDGE_pre;
OR_EDGE MOM_M3_SPACE_90_90_1 MOM_M3_SPACE_90_90_2 _EPTMPL267423;
EDGE_EXPAND _EPTMPL267423 -inside_by "GRID" _EPTMPL267424;
BBOX _EPTMPL267424 _EPTMPL267425;
EDGE_BOOLEAN -inside LAST_M3_METAL_EDGE_pre _EPTMPL267425 -outputlayer LAST_M3_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M3_SPACE_90_90 MOM_M3_SPACE_90_90_1 -outputlayer MOM_M3_SPACE_90_90_3;
CONVEX_EDGE MOM_M3_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M3_SPACE_90_270;
OR_EDGE MOM_M3_SPACE_90_90_3 MOM_M3_SPACE_90_270 _EPTMPL267429;
EDGE_EXPAND _EPTMPL267429 -inside_by "GRID" _EPTMPL267430;
BBOX _EPTMPL267430 _EPTMPL267431;
EDGE_BOOLEAN -inside MOM_M3_SIDE_EDGE _EPTMPL267431 -outputlayer MOM_M3_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M3_METAL LAST_M3_METAL_EDGE -outputlayer MOM_M3_CAP_EDGE;
AND MOMDMY_4 M4 -outputlayer MOM_M4;
EDGE_BOOLEAN -coincident_only -inside M4 MOM_M4 -outputlayer MOM_M4_EDGE;
CONVEX_EDGE MOM_M4_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M4_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M4_EDGE MOM_M4_LINE_END -outputlayer MOM_M4_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M4i MOM_M4_SIDE_EDGE -outputlayer MOM_M4_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_4 M4 _EPTMPL267439;
EDGE_EXPAND _EPTMPL267439 -outside_by "GRID" -corner_fill -outputlayer MOM_M4_SPACE_pre;
OR MOMDMY_4 MOM_M4_SPACE_pre _EPTMPL267441;
NOT _EPTMPL267441 M4 -outputlayer MOM_M4_SPACE;
CONVEX_EDGE MOM_M4_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M4_SPACE_90_90;
CONVEX_EDGE MOM_M4_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M4_SPACE_90_90_1;
CONVEX_EDGE MOM_M4_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M4_SPACE_90_90_2;
ENC MOM_M4_SIDE_EDGE_FULL MOM_M4_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267446;
EDGE_SELECT -coincident_only -inside MOM_M4_SIDE_EDGE_FULL _EPTMPL267446 _EPTMPL267447;
EDGE_BOOLEAN -coincident_only -inside MOM_M4_SIDE_EDGE _EPTMPL267447 -outputlayer LAST_M4_METAL_EDGE_pre;
OR_EDGE MOM_M4_SPACE_90_90_1 MOM_M4_SPACE_90_90_2 _EPTMPL267449;
EDGE_EXPAND _EPTMPL267449 -inside_by "GRID" _EPTMPL267450;
BBOX _EPTMPL267450 _EPTMPL267451;
EDGE_BOOLEAN -inside LAST_M4_METAL_EDGE_pre _EPTMPL267451 -outputlayer LAST_M4_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M4_SPACE_90_90 MOM_M4_SPACE_90_90_1 -outputlayer MOM_M4_SPACE_90_90_3;
CONVEX_EDGE MOM_M4_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M4_SPACE_90_270;
OR_EDGE MOM_M4_SPACE_90_90_3 MOM_M4_SPACE_90_270 _EPTMPL267455;
EDGE_EXPAND _EPTMPL267455 -inside_by "GRID" _EPTMPL267456;
BBOX _EPTMPL267456 _EPTMPL267457;
EDGE_BOOLEAN -inside MOM_M4_SIDE_EDGE _EPTMPL267457 -outputlayer MOM_M4_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M4_METAL LAST_M4_METAL_EDGE -outputlayer MOM_M4_CAP_EDGE;
AND MOMDMY_5 M5 -outputlayer MOM_M5;
EDGE_BOOLEAN -coincident_only -inside M5 MOM_M5 -outputlayer MOM_M5_EDGE;
CONVEX_EDGE MOM_M5_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M5_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M5_EDGE MOM_M5_LINE_END -outputlayer MOM_M5_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M5i MOM_M5_SIDE_EDGE -outputlayer MOM_M5_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_5 M5 _EPTMPL267465;
EDGE_EXPAND _EPTMPL267465 -outside_by "GRID" -corner_fill -outputlayer MOM_M5_SPACE_pre;
OR MOMDMY_5 MOM_M5_SPACE_pre _EPTMPL267467;
NOT _EPTMPL267467 M5 -outputlayer MOM_M5_SPACE;
CONVEX_EDGE MOM_M5_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M5_SPACE_90_90;
CONVEX_EDGE MOM_M5_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M5_SPACE_90_90_1;
CONVEX_EDGE MOM_M5_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M5_SPACE_90_90_2;
ENC MOM_M5_SIDE_EDGE_FULL MOM_M5_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267472;
EDGE_SELECT -coincident_only -inside MOM_M5_SIDE_EDGE_FULL _EPTMPL267472 _EPTMPL267473;
EDGE_BOOLEAN -coincident_only -inside MOM_M5_SIDE_EDGE _EPTMPL267473 -outputlayer LAST_M5_METAL_EDGE_pre;
OR_EDGE MOM_M5_SPACE_90_90_1 MOM_M5_SPACE_90_90_2 _EPTMPL267475;
EDGE_EXPAND _EPTMPL267475 -inside_by "GRID" _EPTMPL267476;
BBOX _EPTMPL267476 _EPTMPL267477;
EDGE_BOOLEAN -inside LAST_M5_METAL_EDGE_pre _EPTMPL267477 -outputlayer LAST_M5_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M5_SPACE_90_90 MOM_M5_SPACE_90_90_1 -outputlayer MOM_M5_SPACE_90_90_3;
CONVEX_EDGE MOM_M5_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M5_SPACE_90_270;
OR_EDGE MOM_M5_SPACE_90_90_3 MOM_M5_SPACE_90_270 _EPTMPL267481;
EDGE_EXPAND _EPTMPL267481 -inside_by "GRID" _EPTMPL267482;
BBOX _EPTMPL267482 _EPTMPL267483;
EDGE_BOOLEAN -inside MOM_M5_SIDE_EDGE _EPTMPL267483 -outputlayer MOM_M5_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M5_METAL LAST_M5_METAL_EDGE -outputlayer MOM_M5_CAP_EDGE;
AND MOMDMY_6 M6 -outputlayer MOM_M6;
EDGE_BOOLEAN -coincident_only -inside M6 MOM_M6 -outputlayer MOM_M6_EDGE;
CONVEX_EDGE MOM_M6_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M6_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M6_EDGE MOM_M6_LINE_END -outputlayer MOM_M6_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M6i MOM_M6_SIDE_EDGE -outputlayer MOM_M6_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_6 M6 _EPTMPL267491;
EDGE_EXPAND _EPTMPL267491 -outside_by "GRID" -corner_fill -outputlayer MOM_M6_SPACE_pre;
OR MOMDMY_6 MOM_M6_SPACE_pre _EPTMPL267493;
NOT _EPTMPL267493 M6 -outputlayer MOM_M6_SPACE;
CONVEX_EDGE MOM_M6_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M6_SPACE_90_90;
CONVEX_EDGE MOM_M6_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M6_SPACE_90_90_1;
CONVEX_EDGE MOM_M6_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M6_SPACE_90_90_2;
ENC MOM_M6_SIDE_EDGE_FULL MOM_M6_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267498;
EDGE_SELECT -coincident_only -inside MOM_M6_SIDE_EDGE_FULL _EPTMPL267498 _EPTMPL267499;
EDGE_BOOLEAN -coincident_only -inside MOM_M6_SIDE_EDGE _EPTMPL267499 -outputlayer LAST_M6_METAL_EDGE_pre;
OR_EDGE MOM_M6_SPACE_90_90_1 MOM_M6_SPACE_90_90_2 _EPTMPL267501;
EDGE_EXPAND _EPTMPL267501 -inside_by "GRID" _EPTMPL267502;
BBOX _EPTMPL267502 _EPTMPL267503;
EDGE_BOOLEAN -inside LAST_M6_METAL_EDGE_pre _EPTMPL267503 -outputlayer LAST_M6_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M6_SPACE_90_90 MOM_M6_SPACE_90_90_1 -outputlayer MOM_M6_SPACE_90_90_3;
CONVEX_EDGE MOM_M6_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M6_SPACE_90_270;
OR_EDGE MOM_M6_SPACE_90_90_3 MOM_M6_SPACE_90_270 _EPTMPL267507;
EDGE_EXPAND _EPTMPL267507 -inside_by "GRID" _EPTMPL267508;
BBOX _EPTMPL267508 _EPTMPL267509;
EDGE_BOOLEAN -inside MOM_M6_SIDE_EDGE _EPTMPL267509 -outputlayer MOM_M6_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M6_METAL LAST_M6_METAL_EDGE -outputlayer MOM_M6_CAP_EDGE;
AND MOMDMY_7 M7 -outputlayer MOM_M7;
EDGE_BOOLEAN -coincident_only -inside M7 MOM_M7 -outputlayer MOM_M7_EDGE;
CONVEX_EDGE MOM_M7_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M7_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M7_EDGE MOM_M7_LINE_END -outputlayer MOM_M7_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M7i MOM_M7_SIDE_EDGE -outputlayer MOM_M7_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_7 M7 _EPTMPL267517;
EDGE_EXPAND _EPTMPL267517 -outside_by "GRID" -corner_fill -outputlayer MOM_M7_SPACE_pre;
OR MOMDMY_7 MOM_M7_SPACE_pre _EPTMPL267519;
NOT _EPTMPL267519 M7 -outputlayer MOM_M7_SPACE;
CONVEX_EDGE MOM_M7_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M7_SPACE_90_90;
CONVEX_EDGE MOM_M7_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M7_SPACE_90_90_1;
CONVEX_EDGE MOM_M7_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M7_SPACE_90_90_2;
ENC MOM_M7_SIDE_EDGE_FULL MOM_M7_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267524;
EDGE_SELECT -coincident_only -inside MOM_M7_SIDE_EDGE_FULL _EPTMPL267524 _EPTMPL267525;
EDGE_BOOLEAN -coincident_only -inside MOM_M7_SIDE_EDGE _EPTMPL267525 -outputlayer LAST_M7_METAL_EDGE_pre;
OR_EDGE MOM_M7_SPACE_90_90_1 MOM_M7_SPACE_90_90_2 _EPTMPL267527;
EDGE_EXPAND _EPTMPL267527 -inside_by "GRID" _EPTMPL267528;
BBOX _EPTMPL267528 _EPTMPL267529;
EDGE_BOOLEAN -inside LAST_M7_METAL_EDGE_pre _EPTMPL267529 -outputlayer LAST_M7_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M7_SPACE_90_90 MOM_M7_SPACE_90_90_1 -outputlayer MOM_M7_SPACE_90_90_3;
CONVEX_EDGE MOM_M7_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M7_SPACE_90_270;
OR_EDGE MOM_M7_SPACE_90_90_3 MOM_M7_SPACE_90_270 _EPTMPL267533;
EDGE_EXPAND _EPTMPL267533 -inside_by "GRID" _EPTMPL267534;
BBOX _EPTMPL267534 _EPTMPL267535;
EDGE_BOOLEAN -inside MOM_M7_SIDE_EDGE _EPTMPL267535 -outputlayer MOM_M7_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M7_METAL LAST_M7_METAL_EDGE -outputlayer MOM_M7_CAP_EDGE;
AND MOMDMY_8 M8 -outputlayer MOM_M8;
EDGE_BOOLEAN -coincident_only -inside M8 MOM_M8 -outputlayer MOM_M8_EDGE;
CONVEX_EDGE MOM_M8_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M8_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M8_EDGE MOM_M8_LINE_END -outputlayer MOM_M8_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M8i MOM_M8_SIDE_EDGE -outputlayer MOM_M8_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_8 M8 _EPTMPL267543;
EDGE_EXPAND _EPTMPL267543 -outside_by "GRID" -corner_fill -outputlayer MOM_M8_SPACE_pre;
OR MOMDMY_8 MOM_M8_SPACE_pre _EPTMPL267545;
NOT _EPTMPL267545 M8 -outputlayer MOM_M8_SPACE;
CONVEX_EDGE MOM_M8_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M8_SPACE_90_90;
CONVEX_EDGE MOM_M8_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M8_SPACE_90_90_1;
CONVEX_EDGE MOM_M8_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M8_SPACE_90_90_2;
ENC MOM_M8_SIDE_EDGE_FULL MOM_M8_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267550;
EDGE_SELECT -coincident_only -inside MOM_M8_SIDE_EDGE_FULL _EPTMPL267550 _EPTMPL267551;
EDGE_BOOLEAN -coincident_only -inside MOM_M8_SIDE_EDGE _EPTMPL267551 -outputlayer LAST_M8_METAL_EDGE_pre;
OR_EDGE MOM_M8_SPACE_90_90_1 MOM_M8_SPACE_90_90_2 _EPTMPL267553;
EDGE_EXPAND _EPTMPL267553 -inside_by "GRID" _EPTMPL267554;
BBOX _EPTMPL267554 _EPTMPL267555;
EDGE_BOOLEAN -inside LAST_M8_METAL_EDGE_pre _EPTMPL267555 -outputlayer LAST_M8_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M8_SPACE_90_90 MOM_M8_SPACE_90_90_1 -outputlayer MOM_M8_SPACE_90_90_3;
CONVEX_EDGE MOM_M8_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M8_SPACE_90_270;
OR_EDGE MOM_M8_SPACE_90_90_3 MOM_M8_SPACE_90_270 _EPTMPL267559;
EDGE_EXPAND _EPTMPL267559 -inside_by "GRID" _EPTMPL267560;
BBOX _EPTMPL267560 _EPTMPL267561;
EDGE_BOOLEAN -inside MOM_M8_SIDE_EDGE _EPTMPL267561 -outputlayer MOM_M8_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M8_METAL LAST_M8_METAL_EDGE -outputlayer MOM_M8_CAP_EDGE;
AND MOMDMY_9 M9 -outputlayer MOM_M9;
EDGE_BOOLEAN -coincident_only -inside M9 MOM_M9 -outputlayer MOM_M9_EDGE;
CONVEX_EDGE MOM_M9_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M9_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_M9_EDGE MOM_M9_LINE_END -outputlayer MOM_M9_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside M9i MOM_M9_SIDE_EDGE -outputlayer MOM_M9_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_9 M9 _EPTMPL267569;
EDGE_EXPAND _EPTMPL267569 -outside_by "GRID" -corner_fill -outputlayer MOM_M9_SPACE_pre;
OR MOMDMY_9 MOM_M9_SPACE_pre _EPTMPL267571;
NOT _EPTMPL267571 M9 -outputlayer MOM_M9_SPACE;
CONVEX_EDGE MOM_M9_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M9_SPACE_90_90;
CONVEX_EDGE MOM_M9_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_M9_SPACE_90_90_1;
CONVEX_EDGE MOM_M9_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_M9_SPACE_90_90_2;
ENC MOM_M9_SIDE_EDGE_FULL MOM_M9_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267576;
EDGE_SELECT -coincident_only -inside MOM_M9_SIDE_EDGE_FULL _EPTMPL267576 _EPTMPL267577;
EDGE_BOOLEAN -coincident_only -inside MOM_M9_SIDE_EDGE _EPTMPL267577 -outputlayer LAST_M9_METAL_EDGE_pre;
OR_EDGE MOM_M9_SPACE_90_90_1 MOM_M9_SPACE_90_90_2 _EPTMPL267579;
EDGE_EXPAND _EPTMPL267579 -inside_by "GRID" _EPTMPL267580;
BBOX _EPTMPL267580 _EPTMPL267581;
EDGE_BOOLEAN -inside LAST_M9_METAL_EDGE_pre _EPTMPL267581 -outputlayer LAST_M9_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_M9_SPACE_90_90 MOM_M9_SPACE_90_90_1 -outputlayer MOM_M9_SPACE_90_90_3;
CONVEX_EDGE MOM_M9_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_M9_SPACE_90_270;
OR_EDGE MOM_M9_SPACE_90_90_3 MOM_M9_SPACE_90_270 _EPTMPL267585;
EDGE_EXPAND _EPTMPL267585 -inside_by "GRID" _EPTMPL267586;
BBOX _EPTMPL267586 _EPTMPL267587;
EDGE_BOOLEAN -inside MOM_M9_SIDE_EDGE _EPTMPL267587 -outputlayer MOM_M9_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_M9_METAL LAST_M9_METAL_EDGE -outputlayer MOM_M9_CAP_EDGE;
AND MOMDMY_1 MOMDMY_2 _EPTMPL267590;
SELECT -enclose _EPTMPL267590 VIA1 -gt 4 _EPTMPL267591;
AND VIA1 _EPTMPL267591 -outputlayer MOM_VIA1;
COPY MOM_VIA1 -outputlayer MOM_VIA1_C;
AND MOMDMY_2 MOMDMY_3 _EPTMPL267594;
SELECT -enclose _EPTMPL267594 VIA2 -gt 4 _EPTMPL267595;
AND VIA2 _EPTMPL267595 -outputlayer MOM_VIA2;
COPY MOM_VIA2 -outputlayer MOM_VIA2_C;
AND MOMDMY_3 MOMDMY_4 _EPTMPL267598;
SELECT -enclose _EPTMPL267598 VIA3 -gt 4 _EPTMPL267599;
AND VIA3 _EPTMPL267599 -outputlayer MOM_VIA3;
COPY MOM_VIA3 -outputlayer MOM_VIA3_C;
AND MOMDMY_4 MOMDMY_5 _EPTMPL267602;
SELECT -enclose _EPTMPL267602 VIA4 -gt 4 _EPTMPL267603;
AND VIA4 _EPTMPL267603 -outputlayer MOM_VIA4;
COPY MOM_VIA4 -outputlayer MOM_VIA4_C;
AND MOMDMY_5 MOMDMY_6 _EPTMPL267606;
SELECT -enclose _EPTMPL267606 VIA5 -gt 4 _EPTMPL267607;
AND VIA5 _EPTMPL267607 -outputlayer MOM_VIA5;
COPY MOM_VIA5 -outputlayer MOM_VIA5_C;
AND MOMDMY_6 MOMDMY_7 _EPTMPL267610;
SELECT -enclose _EPTMPL267610 VIA6 -gt 4 _EPTMPL267611;
AND VIA6 _EPTMPL267611 -outputlayer MOM_VIA6;
COPY MOM_VIA6 -outputlayer MOM_VIA6_C;
AND MOMDMY_7 MOMDMY_8 _EPTMPL267614;
SELECT -enclose _EPTMPL267614 VIA7 -gt 4 _EPTMPL267615;
AND VIA7 _EPTMPL267615 -outputlayer MOM_VIA7;
COPY MOM_VIA7 -outputlayer MOM_VIA7_C;
AND MOMDMY_8 MOMDMY_9 _EPTMPL267618;
SELECT -enclose _EPTMPL267618 VIA8 -gt 4 _EPTMPL267619;
AND VIA8 _EPTMPL267619 -outputlayer MOM_VIA8;
COPY MOM_VIA8 -outputlayer MOM_VIA8_C;
AND MOMDMY_9 MOMDMY_AP _EPTMPL267622;
SELECT -enclose _EPTMPL267622 RV -gt 4 _EPTMPL267623;
AND RV _EPTMPL267623 -outputlayer MOM_RV;
COPY MOM_RV -outputlayer MOM_RV_C;
SELECT -enclose MOMDMY_1 MOM_VIA1 -outputlayer MOMDMY_1_WIVIA;
NOT MOMDMY_1 MOMDMY_1_WIVIA -outputlayer MOMDMY_1_WOVIA;
AND MOMDMY_1_WIVIA M1 -outputlayer MOM_M1_WIVIA;
AND MOMDMY_1_WOVIA M1 -outputlayer MOM_M1_WOVIA;
SELECT -enclose MOMDMY_2 MOM_VIA1 _EPTMPL267630;
SELECT -enclose MOMDMY_2 MOM_VIA2 _EPTMPL267631;
OR _EPTMPL267630 _EPTMPL267631 -outputlayer MOMDMY_2_WIVIA;
NOT MOMDMY_2 MOMDMY_2_WIVIA -outputlayer MOMDMY_2_WOVIA;
AND MOMDMY_2_WIVIA M2 -outputlayer MOM_M2_WIVIA;
AND MOMDMY_2_WOVIA M2 -outputlayer MOM_M2_WOVIA;
SELECT -enclose MOMDMY_3 MOM_VIA2 _EPTMPL267636;
SELECT -enclose MOMDMY_3 MOM_VIA3 _EPTMPL267637;
OR _EPTMPL267636 _EPTMPL267637 -outputlayer MOMDMY_3_WIVIA;
NOT MOMDMY_3 MOMDMY_3_WIVIA -outputlayer MOMDMY_3_WOVIA;
AND MOMDMY_3_WIVIA M3 -outputlayer MOM_M3_WIVIA;
AND MOMDMY_3_WOVIA M3 -outputlayer MOM_M3_WOVIA;
SELECT -enclose MOMDMY_4 MOM_VIA3 _EPTMPL267642;
SELECT -enclose MOMDMY_4 MOM_VIA4 _EPTMPL267643;
OR _EPTMPL267642 _EPTMPL267643 -outputlayer MOMDMY_4_WIVIA;
NOT MOMDMY_4 MOMDMY_4_WIVIA -outputlayer MOMDMY_4_WOVIA;
AND MOMDMY_4_WIVIA M4 -outputlayer MOM_M4_WIVIA;
AND MOMDMY_4_WOVIA M4 -outputlayer MOM_M4_WOVIA;
SELECT -enclose MOMDMY_5 MOM_VIA4 _EPTMPL267648;
SELECT -enclose MOMDMY_5 MOM_VIA5 _EPTMPL267649;
OR _EPTMPL267648 _EPTMPL267649 -outputlayer MOMDMY_5_WIVIA;
NOT MOMDMY_5 MOMDMY_5_WIVIA -outputlayer MOMDMY_5_WOVIA;
AND MOMDMY_5_WIVIA M5 -outputlayer MOM_M5_WIVIA;
AND MOMDMY_5_WOVIA M5 -outputlayer MOM_M5_WOVIA;
SELECT -enclose MOMDMY_6 MOM_VIA5 _EPTMPL267654;
SELECT -enclose MOMDMY_6 MOM_VIA6 _EPTMPL267655;
OR _EPTMPL267654 _EPTMPL267655 -outputlayer MOMDMY_6_WIVIA;
NOT MOMDMY_6 MOMDMY_6_WIVIA -outputlayer MOMDMY_6_WOVIA;
AND MOMDMY_6_WIVIA M6 -outputlayer MOM_M6_WIVIA;
AND MOMDMY_6_WOVIA M6 -outputlayer MOM_M6_WOVIA;
SELECT -enclose MOMDMY_7 MOM_VIA6 _EPTMPL267660;
SELECT -enclose MOMDMY_7 MOM_VIA7 _EPTMPL267661;
OR _EPTMPL267660 _EPTMPL267661 -outputlayer MOMDMY_7_WIVIA;
NOT MOMDMY_7 MOMDMY_7_WIVIA -outputlayer MOMDMY_7_WOVIA;
AND MOMDMY_7_WIVIA M7 -outputlayer MOM_M7_WIVIA;
AND MOMDMY_7_WOVIA M7 -outputlayer MOM_M7_WOVIA;
SELECT -enclose MOMDMY_8 MOM_VIA7 _EPTMPL267666;
SELECT -enclose MOMDMY_8 MOM_VIA8 _EPTMPL267667;
OR _EPTMPL267666 _EPTMPL267667 -outputlayer MOMDMY_8_WIVIA;
NOT MOMDMY_8 MOMDMY_8_WIVIA -outputlayer MOMDMY_8_WOVIA;
AND MOMDMY_8_WIVIA M8 -outputlayer MOM_M8_WIVIA;
AND MOMDMY_8_WOVIA M8 -outputlayer MOM_M8_WOVIA;
SELECT -enclose MOMDMY_9 MOM_VIA8 _EPTMPL267672;
SELECT -enclose MOMDMY_9 MOM_RV _EPTMPL267673;
OR _EPTMPL267672 _EPTMPL267673 -outputlayer MOMDMY_9_WIVIA;
NOT MOMDMY_9 MOMDMY_9_WIVIA -outputlayer MOMDMY_9_WOVIA;
AND MOMDMY_9_WIVIA M9 -outputlayer MOM_M9_WIVIA;
AND MOMDMY_9_WOVIA M9 -outputlayer MOM_M9_WOVIA;
AND MOMDMY_AP AP -outputlayer MOM_AP;
EDGE_BOOLEAN -coincident_only -inside AP MOM_AP -outputlayer MOM_AP_EDGE;
CONVEX_EDGE MOM_AP_EDGE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_AP_LINE_END;
EDGE_BOOLEAN -coincident_only -inside -not MOM_AP_EDGE MOM_AP_LINE_END -outputlayer MOM_AP_SIDE_EDGE;
EDGE_SELECT -coincident_only -inside APi MOM_AP_SIDE_EDGE -outputlayer MOM_AP_SIDE_EDGE_FULL;
EDGE_SELECT -coincident_only -outside -not MOMDMY_AP AP _EPTMPL267683;
EDGE_EXPAND _EPTMPL267683 -outside_by "GRID" -corner_fill -outputlayer MOM_AP_SPACE_pre;
OR MOMDMY_AP MOM_AP_SPACE_pre _EPTMPL267685;
NOT _EPTMPL267685 AP -outputlayer MOM_AP_SPACE;
CONVEX_EDGE MOM_AP_SPACE -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_AP_SPACE_90_90;
CONVEX_EDGE MOM_AP_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 90 -outputlayer MOM_AP_SPACE_90_90_1;
CONVEX_EDGE MOM_AP_SPACE_90_90 -angle1 -eq 90 -angle2 -eq 0 -outputlayer MOM_AP_SPACE_90_90_2;
ENC MOM_AP_SIDE_EDGE_FULL MOM_AP_SPACE_90_90_2 -lt "GRID" -abut -eq 90 -intersecting only -output positive1 _EPTMPL267690;
EDGE_SELECT -coincident_only -inside MOM_AP_SIDE_EDGE_FULL _EPTMPL267690 _EPTMPL267691;
EDGE_BOOLEAN -coincident_only -inside MOM_AP_SIDE_EDGE _EPTMPL267691 -outputlayer LAST_AP_METAL_EDGE_pre;
OR_EDGE MOM_AP_SPACE_90_90_1 MOM_AP_SPACE_90_90_2 _EPTMPL267693;
EDGE_EXPAND _EPTMPL267693 -inside_by "GRID" _EPTMPL267694;
BBOX _EPTMPL267694 _EPTMPL267695;
EDGE_BOOLEAN -inside LAST_AP_METAL_EDGE_pre _EPTMPL267695 -outputlayer LAST_AP_METAL_EDGE;
EDGE_BOOLEAN -coincident_only -not MOM_AP_SPACE_90_90 MOM_AP_SPACE_90_90_1 -outputlayer MOM_AP_SPACE_90_90_3;
CONVEX_EDGE MOM_AP_SPACE -angle1 -eq 90 -angle2 -eq 270 -outputlayer MOM_AP_SPACE_90_270;
OR_EDGE MOM_AP_SPACE_90_90_3 MOM_AP_SPACE_90_270 _EPTMPL267699;
EDGE_EXPAND _EPTMPL267699 -inside_by "GRID" _EPTMPL267700;
BBOX _EPTMPL267700 _EPTMPL267701;
EDGE_BOOLEAN -inside MOM_AP_SIDE_EDGE _EPTMPL267701 -outputlayer MOM_AP_METAL;
EDGE_BOOLEAN -coincident_only -not MOM_AP_METAL LAST_AP_METAL_EDGE -outputlayer MOM_AP_CAP_EDGE;
SELECT -enclose MOMDMY_AP MOM_RV -outputlayer MOMDMY_AP_WIVIA;
NOT MOMDMY_AP MOMDMY_AP_WIVIA -outputlayer MOMDMY_AP_WOVIA;
AND MOMDMY_AP_WIVIA AP -outputlayer MOM_AP_WIVIA;
AND MOMDMY_AP_WOVIA AP -outputlayer MOM_AP_WOVIA;
EDGE_SELECT -coincident_only MOM_M1_CAP_EDGE MOM_M1_WOVIA -outputlayer MOM_M1_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M1_CAP_EDGE MOM_M1_WIVIA -outputlayer MOM_M1_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_M2_CAP_EDGE MOM_M2_WOVIA -outputlayer MOM_M2_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M2_CAP_EDGE MOM_M2_WIVIA -outputlayer MOM_M2_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_M3_CAP_EDGE MOM_M3_WOVIA -outputlayer MOM_M3_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M3_CAP_EDGE MOM_M3_WIVIA -outputlayer MOM_M3_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_M4_CAP_EDGE MOM_M4_WOVIA -outputlayer MOM_M4_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M4_CAP_EDGE MOM_M4_WIVIA -outputlayer MOM_M4_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_M5_CAP_EDGE MOM_M5_WOVIA -outputlayer MOM_M5_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M5_CAP_EDGE MOM_M5_WIVIA -outputlayer MOM_M5_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_M6_CAP_EDGE MOM_M6_WOVIA -outputlayer MOM_M6_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M6_CAP_EDGE MOM_M6_WIVIA -outputlayer MOM_M6_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_M7_CAP_EDGE MOM_M7_WOVIA -outputlayer MOM_M7_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M7_CAP_EDGE MOM_M7_WIVIA -outputlayer MOM_M7_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_M8_CAP_EDGE MOM_M8_WOVIA -outputlayer MOM_M8_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M8_CAP_EDGE MOM_M8_WIVIA -outputlayer MOM_M8_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_M9_CAP_EDGE MOM_M9_WOVIA -outputlayer MOM_M9_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_M9_CAP_EDGE MOM_M9_WIVIA -outputlayer MOM_M9_CAP_EDGE_WIVIA;
EDGE_SELECT -coincident_only MOM_AP_CAP_EDGE MOM_AP_WOVIA -outputlayer MOM_AP_CAP_EDGE_WOVIA;
EDGE_SELECT -coincident_only MOM_AP_CAP_EDGE MOM_AP_WIVIA -outputlayer MOM_AP_CAP_EDGE_WIVIA;

RULE MOM.A.1 {
    CAPTION "Maximum sidewall area of total metals in MOM without Via <= 70100000";
    DFM_PROPERTY CHIP_MOM MOM_M1_CAP_EDGE_WOVIA MOM_M2_CAP_EDGE_WOVIA MOM_M3_CAP_EDGE_WOVIA MOM_M4_CAP_EDGE_WOVIA MOM_M5_CAP_EDGE_WOVIA MOM_M6_CAP_EDGE_WOVIA MOM_M7_CAP_EDGE_WOVIA MOM_M8_CAP_EDGE_WOVIA MOM_M9_CAP_EDGE_WOVIA MOM_AP_CAP_EDGE_WOVIA -overlap [ 
 Sidewall_Area = ( LENGTH ( MOM_M1_CAP_EDGE_WOVIA ) *m1_thickness+ LENGTH ( MOM_M2_CAP_EDGE_WOVIA ) *m2_thickness+ LENGTH ( MOM_M3_CAP_EDGE_WOVIA ) *m3_thickness+ LENGTH ( MOM_M4_CAP_EDGE_WOVIA ) *m4_thickness+ LENGTH ( MOM_M5_CAP_EDGE_WOVIA ) *m5_thickness+ LENGTH ( MOM_M6_CAP_EDGE_WOVIA ) *m6_thickness+ LENGTH ( MOM_M7_CAP_EDGE_WOVIA ) *m7_thickness+ LENGTH ( MOM_M8_CAP_EDGE_WOVIA ) *m8_thickness+ LENGTH ( MOM_M9_CAP_EDGE_WOVIA ) *m9_thickness+ LENGTH ( MOM_AP_CAP_EDGE_WOVIA ) *ap_thickness ) / 2 
 ] -gt "MOM_A_1" -nomulti -outputlayer MOM_SA;
    MERGE MOM_SA;
    DFM_RDB MOM_SA MOM.A.1.rep -noempty -nopseudo;
}

RULE MOM.A.2 {
    CAPTION "Maximum sidewall area of {total metals+ total Vias} in MOM with Via. <= 172000";
    DFM_PROPERTY CHIP_MOM MOM_M1_CAP_EDGE_WIVIA MOM_VIA1_C MOM_M2_CAP_EDGE_WIVIA MOM_VIA2_C MOM_M3_CAP_EDGE_WIVIA MOM_VIA3_C MOM_M4_CAP_EDGE_WIVIA MOM_VIA4_C MOM_M5_CAP_EDGE_WIVIA MOM_VIA5_C MOM_M6_CAP_EDGE_WIVIA MOM_VIA6_C MOM_M7_CAP_EDGE_WIVIA MOM_VIA7_C MOM_M8_CAP_EDGE_WIVIA MOM_VIA8_C MOM_M9_CAP_EDGE_WIVIA MOM_RV_C MOM_AP_CAP_EDGE_WIVIA -overlap [ 
 Sidewall_Area = ( LENGTH ( MOM_M1_CAP_EDGE_WIVIA ) *m1_thickness ) / 2+ ( LENGTH ( MOM_M2_CAP_EDGE_WIVIA ) *m2_thickness ) / 2+ ( LENGTH ( MOM_M3_CAP_EDGE_WIVIA ) *m3_thickness ) / 2+ ( LENGTH ( MOM_M4_CAP_EDGE_WIVIA ) *m4_thickness ) / 2+ ( LENGTH ( MOM_M5_CAP_EDGE_WIVIA ) *m5_thickness ) / 2+ ( LENGTH ( MOM_M6_CAP_EDGE_WIVIA ) *m6_thickness ) / 2+ ( LENGTH ( MOM_M7_CAP_EDGE_WIVIA ) *m7_thickness ) / 2+ ( LENGTH ( MOM_M8_CAP_EDGE_WIVIA ) *m8_thickness ) / 2+ ( LENGTH ( MOM_M9_CAP_EDGE_WIVIA ) *m9_thickness ) / 2+ ( PERIMETER ( MOM_VIA1_C ) *v1_thickness ) / 4+ ( PERIMETER ( MOM_VIA2_C ) *v2_thickness ) / 4+ ( PERIMETER ( MOM_VIA3_C ) *v3_thickness ) / 4+ ( PERIMETER ( MOM_VIA4_C ) *v4_thickness ) / 4+ ( PERIMETER ( MOM_VIA5_C ) *v5_thickness ) / 4+ ( PERIMETER ( MOM_VIA6_C ) *v6_thickness ) / 4+ ( PERIMETER ( MOM_VIA7_C ) *v7_thickness ) / 4+ ( PERIMETER ( MOM_VIA8_C ) *v8_thickness ) / 4+ ( PERIMETER ( MOM_RV_C ) *rv_thickness ) / 4+ ( LENGTH ( MOM_AP_CAP_EDGE_WIVIA ) *ap_thickness ) / 2 
 ] -gt "MOM_A_2" -nomulti -outputlayer MOM_SA;
    MERGE MOM_SA;
    DFM_RDB MOM_SA MOM.A.2.rep -noempty -nopseudo;
}

RULE MOM.S.1 {
    CAPTION "Space of M1 in MOMDMY_1 >= 0.1 um";
    EXTE MOM_M1 -lt "MOM_S_1" -abut -lt 90 -single_point -output region;
}

RULE MOM.S.2:M1 {
    CAPTION "Space of metal (M1/Mx) line end in MOMDMY_n >= 0.12";
    EXTE MOM_M1_LINE_END M1 -lt "MOM_S_2" -abut -lt 90 -output region;
}

RULE MOM.S.2:M2 {
    CAPTION "Space of metal (M1/Mx) line end in MOMDMY_n >= 0.12";
    EXTE MOM_M2_LINE_END M2 -lt "MOM_S_2" -abut -lt 90 -output region;
}

RULE MOM.S.2:M3 {
    CAPTION "Space of metal (M1/Mx) line end in MOMDMY_n >= 0.12";
    EXTE MOM_M3_LINE_END M3 -lt "MOM_S_2" -abut -lt 90 -output region;
}

RULE MOM.S.2:M4 {
    CAPTION "Space of metal (M1/Mx) line end in MOMDMY_n >= 0.12";
    EXTE MOM_M4_LINE_END M4 -lt "MOM_S_2" -abut -lt 90 -output region;
}

RULE MOM.S.2:M5 {
    CAPTION "Space of metal (M1/Mx) line end in MOMDMY_n >= 0.12";
    EXTE MOM_M5_LINE_END M5 -lt "MOM_S_2" -abut -lt 90 -output region;
}

RULE MOM.S.2:M6 {
    CAPTION "Space of metal (M1/Mx) line end in MOMDMY_n >= 0.12";
    EXTE MOM_M6_LINE_END M6 -lt "MOM_S_2" -abut -lt 90 -output region;
}

RULE MOM.S.2:M7 {
    CAPTION "Space of metal (M1/Mx) line end in MOMDMY_n >= 0.12";
    EXTE MOM_M7_LINE_END M7 -lt "MOM_S_2" -abut -lt 90 -output region;
}

RULE MOM.S.3:M1 {
    CAPTION "Space of Metal (M1/Mx) in MOM with Via >= 0.13 um";
    EXTE MOM_M1_WIVIA -lt "MOM_S_3" -abut -lt 90 -single_point -output region;
}

RULE MOM.S.3:M2 {
    CAPTION "Space of Metal (M1/Mx) in MOM with Via >= 0.13 um";
    EXTE MOM_M2_WIVIA -lt "MOM_S_3" -abut -lt 90 -single_point -output region;
}

RULE MOM.S.3:M3 {
    CAPTION "Space of Metal (M1/Mx) in MOM with Via >= 0.13 um";
    EXTE MOM_M3_WIVIA -lt "MOM_S_3" -abut -lt 90 -single_point -output region;
}

RULE MOM.S.3:M4 {
    CAPTION "Space of Metal (M1/Mx) in MOM with Via >= 0.13 um";
    EXTE MOM_M4_WIVIA -lt "MOM_S_3" -abut -lt 90 -single_point -output region;
}

RULE MOM.S.3:M5 {
    CAPTION "Space of Metal (M1/Mx) in MOM with Via >= 0.13 um";
    EXTE MOM_M5_WIVIA -lt "MOM_S_3" -abut -lt 90 -single_point -output region;
}

RULE MOM.S.3:M6 {
    CAPTION "Space of Metal (M1/Mx) in MOM with Via >= 0.13 um";
    EXTE MOM_M6_WIVIA -lt "MOM_S_3" -abut -lt 90 -single_point -output region;
}

RULE MOM.S.3:M7 {
    CAPTION "Space of Metal (M1/Mx) in MOM with Via >= 0.13 um";
    EXTE MOM_M7_WIVIA -lt "MOM_S_3" -abut -lt 90 -single_point -output region;
}

RULE MOM.S.4:VIA1 {
    CAPTION "Space of VIAx in MOM with Via in different net >= 0.13 um";
    STAMP MOM_VIA1 VIA1i -outputlayer A;
    EXTE A -lt "MOM_S_4" -abut -lt 90 -not_connected -single_point -output region;
}

RULE MOM.S.4:VIA2 {
    CAPTION "Space of VIAx in MOM with Via in different net >= 0.13 um";
    STAMP MOM_VIA2 VIA2i -outputlayer A;
    EXTE A -lt "MOM_S_4" -abut -lt 90 -not_connected -single_point -output region;
}

RULE MOM.S.4:VIA3 {
    CAPTION "Space of VIAx in MOM with Via in different net >= 0.13 um";
    STAMP MOM_VIA3 VIA3i -outputlayer A;
    EXTE A -lt "MOM_S_4" -abut -lt 90 -not_connected -single_point -output region;
}

RULE MOM.S.4:VIA4 {
    CAPTION "Space of VIAx in MOM with Via in different net >= 0.13 um";
    STAMP MOM_VIA4 VIA4i -outputlayer A;
    EXTE A -lt "MOM_S_4" -abut -lt 90 -not_connected -single_point -output region;
}

RULE MOM.S.4:VIA5 {
    CAPTION "Space of VIAx in MOM with Via in different net >= 0.13 um";
    STAMP MOM_VIA5 VIA5i -outputlayer A;
    EXTE A -lt "MOM_S_4" -abut -lt 90 -not_connected -single_point -output region;
}

RULE MOM.S.4:VIA6 {
    CAPTION "Space of VIAx in MOM with Via in different net >= 0.13 um";
    STAMP MOM_VIA6 VIA6i -outputlayer A;
    EXTE A -lt "MOM_S_4" -abut -lt 90 -not_connected -single_point -output region;
}

RULE MOM.R.1 {
    CAPTION "Poly shielding and underneath NW or PW must bias at same potential for reliability consideration. If poly shielding terminal could not be tied to the underneath NW or PW, customer should keep bias between poly terminal and underneath well within thin gate oxide (Without OD2) or thick gate oxide (With OD2) maximum applied voltage for reliability consideration.";
    CAPTION "DRC only check following conditions:";
    CAPTION "(1) {(MOM_PO INTERACT (MOM_OD NOT INSIDE OD2)) INTERACT ((MOMDMY(155,100) or MOMDMY(155,0)) NOT (MOMDMY(155,27))} [Poly shielding MOM with dummy OD underneath] and underneath NW or PW must bias at same potential through metal connection.";
    COPY ODi -outputlayer MOM_OD;
    SELECT -inside -not MOM_OD OD2 _EPTMPL267762;
    SELECT -interact ILP1i MOM.R.1:_EPTMPL267762 _EPTMPL267763;
    OR MOMDMY MOMDMY_100 _EPTMPL267764;
    NOT MOM.R.1:_EPTMPL267764 MOMDMY_2T _EPTMPL267765;
    SELECT -interact MOM.R.1:_EPTMPL267763 MOM.R.1:_EPTMPL267765 -outputlayer PO_MOMi;
    NOT NWi PO_MOMi -outputlayer NW_NOT_POi;
    NOT PWELi PO_MOMi -outputlayer PW_NOT_POi;
    EXTE PO_MOMi NW_NOT_POi -lt 0.001 -abut -eq 0 -not_connected -output region;
    EXTE PO_MOMi PW_NOT_POi -lt 0.001 -abut -eq 0 -not_connected -output region;
}

RULE RM.WARN.1 {
    CAPTION "CO overlap (NWDMY and NW) is not allowed";
    AND NWDMY NWEL _EPTMPL267771;
    AND RM.WARN.1:_EPTMPL267771 CO;
}

RULE RM.WARN.2 {
    CAPTION "CO overlap (RH and RPDMY) and (OD or PO) is not allowed.";
    OR OD POLY _EPTMPL267773;
    AND RH RPDMY _EPTMPL267774;
    AND RM.WARN.2:_EPTMPL267773 RM.WARN.2:_EPTMPL267774 _EPTMPL267775;
    AND RM.WARN.2:_EPTMPL267775 CO;
}

RULE RM.WARN.3 {
    CAPTION "CO overlap (RMDMY1 and M1) is not allowed";
    AND RMDMY1 M1 _EPTMPL267777;
    AND RM.WARN.3:_EPTMPL267777 CO;
}

RULE RM.WARN.4:M1 {
    CAPTION "VIA1 overlap (RMDMY1 and M1) is not allowed";
    AND RMDMY1 M1 _EPTMPL267779;
    AND RM.WARN.4:M1:_EPTMPL267779 VIA1;
}

RULE RM.WARN.4:M2 {
    CAPTION "(VIA2 or VIA1) overlap (RMDMY2 and M2) is not allowed";
    AND RMDMY2 M2 _EPTMPL267781;
    AND RM.WARN.4:M2:_EPTMPL267781 VIA2;
    AND RMDMY2 M2 _EPTMPL267783;
    AND RM.WARN.4:M2:_EPTMPL267783 VIA1;
}

RULE RM.WARN.4:M3 {
    CAPTION "(VIA3 or VIA2) overlap (RMDMY3 and M3) is not allowed";
    AND RMDMY3 M3 _EPTMPL267785;
    AND RM.WARN.4:M3:_EPTMPL267785 VIA3;
    AND RMDMY3 M3 _EPTMPL267787;
    AND RM.WARN.4:M3:_EPTMPL267787 VIA2;
}

RULE RM.WARN.4:M4 {
    CAPTION "(VIA4 or VIA3) overlap (RMDMY4 and M4) is not allowed";
    AND RMDMY4 M4 _EPTMPL267789;
    AND RM.WARN.4:M4:_EPTMPL267789 VIA4;
    AND RMDMY4 M4 _EPTMPL267791;
    AND RM.WARN.4:M4:_EPTMPL267791 VIA3;
}

RULE RM.WARN.4:M5 {
    CAPTION "(VIA5 or VIA4) overlap (RMDMY5 and M5) is not allowed";
    AND RMDMY5 M5 _EPTMPL267793;
    AND RM.WARN.4:M5:_EPTMPL267793 VIA5;
    AND RMDMY5 M5 _EPTMPL267795;
    AND RM.WARN.4:M5:_EPTMPL267795 VIA4;
}

RULE RM.WARN.4:M6 {
    CAPTION "(VIA6 or VIA5) overlap (RMDMY6 and M6) is not allowed";
    AND RMDMY6 M6 _EPTMPL267797;
    AND RM.WARN.4:M6:_EPTMPL267797 VIA6;
    AND RMDMY6 M6 _EPTMPL267799;
    AND RM.WARN.4:M6:_EPTMPL267799 VIA5;
}

RULE RM.WARN.4:M7 {
    CAPTION "(VIA7 or VIA6) overlap (RMDMY7 and M7) is not allowed";
    AND RMDMY7 M7 _EPTMPL267801;
    AND RM.WARN.4:M7:_EPTMPL267801 VIA7;
    AND RMDMY7 M7 _EPTMPL267803;
    AND RM.WARN.4:M7:_EPTMPL267803 VIA6;
}

RULE RM.WARN.4:M8 {
    CAPTION "(VIA8 or VIA7) overlap (RMDMY8 and M8) is not allowed";
    AND RMDMY8 M8 _EPTMPL267805;
    AND RM.WARN.4:M8:_EPTMPL267805 VIA8;
    AND RMDMY8 M8 _EPTMPL267807;
    AND RM.WARN.4:M8:_EPTMPL267807 VIA7;
}

RULE RM.WARN.4:M9 {
    CAPTION "VIA8 overlap (RMDMY9 and M9) is not allowed";
    AND RMDMY9 M9 _EPTMPL267809;
    AND RM.WARN.4:M9:_EPTMPL267809 VIA8;
}

RULE RM.WARN.5:M9 {
    CAPTION "RV overlap (RMDMY9 and M9) is not allowed";
    AND RMDMY9 M9 _EPTMPL267811;
    AND RM.WARN.5:M9:_EPTMPL267811 RV;
}

RULE RM.WARN.5:AP {
    CAPTION "RV overlap (RMDMYAP and AP) is not allowed";
    AND RMDMYAP AP _EPTMPL267813;
    AND RM.WARN.5:AP:_EPTMPL267813 RV;
}

RULE RM.WARN.6 {
    CAPTION "RPDMY intersecting (PO or OD) must form two or more (PO or OD)s (Except unsilicided OD/PO resistor)";
    SELECT -interact POLY RPDMY _EPTMPL267815;
    NOT RM.WARN.6:_EPTMPL267815 RPDMY -outputlayer A_END;
    SELECT -interact -not RPDMY RPO _EPTMPL267817;
    SELECT -interact POLY RM.WARN.6:_EPTMPL267817 -outputlayer A_BODY;
    SELECT -interact -not A_BODY A_END -ge 2;
    SELECT -interact OD RPDMY _EPTMPL267820;
    NOT RM.WARN.6:_EPTMPL267820 RPDMY -outputlayer B_END;
    SELECT -interact -not RPDMY RPO _EPTMPL267822;
    SELECT -interact OD RM.WARN.6:_EPTMPL267822 -outputlayer B_BODY;
    SELECT -interact -not B_BODY B_END -ge 2;
}

RULE RM.WARN.7 {
    CAPTION "NWDMY intersecting NW must form two or more NWs";
    SELECT -interact NWEL NWDMY _EPTMPL267825;
    NOT RM.WARN.7:_EPTMPL267825 NWDMY -outputlayer A_END;
    SELECT -interact NWEL NWDMY -outputlayer A_BODY;
    SELECT -interact -not A_BODY A_END -ge 2;
}
LAYER_DEF INDDMY_COIL 1446;
LAYER_MAP 144 -datatype 36 1446;
LAYER_DEF INDDMY_MD 1447;
LAYER_MAP 144 -datatype 37 1447;
LAYER_DEF INDDMY_HD 1448;
LAYER_MAP 144 -datatype 38 1448;
SIZE INDDMY -by 12 -outputlayer IND_REGION;
SIZE INDDMY_MD -by 12 -outputlayer IND_MD_REGION;
SIZE INDDMY_MD -by 18 -outputlayer IND_MD_EXD;
SIZE INDDMY_HD -by 18 -outputlayer IND_HD_EXD;
SIZE INDDMY_COIL -by 16 -outputlayer IND_COIL_REGION;
AND M1 IND_REGION -outputlayer IND_M1;
WITH_WIDTH IND_M1 -gt 1.5 -outputlayer IND_WideM11.5;
WITH_WIDTH IND_WideM11.5 -gt 4.5 -outputlayer IND_WideM14.5;
AND M2 IND_REGION -outputlayer IND_M2;
WITH_WIDTH IND_M2 -gt 1.5 -outputlayer IND_WideM21.5;
WITH_WIDTH IND_WideM21.5 -gt 4.5 -outputlayer IND_WideM24.5;
AND M3 IND_REGION -outputlayer IND_M3;
WITH_WIDTH IND_M3 -gt 1.5 -outputlayer IND_WideM31.5;
WITH_WIDTH IND_WideM31.5 -gt 4.5 -outputlayer IND_WideM34.5;
AND M4 IND_REGION -outputlayer IND_M4;
WITH_WIDTH IND_M4 -gt 1.5 -outputlayer IND_WideM41.5;
WITH_WIDTH IND_WideM41.5 -gt 4.5 -outputlayer IND_WideM44.5;
AND M5 IND_REGION -outputlayer IND_M5;
WITH_WIDTH IND_M5 -gt 1.5 -outputlayer IND_WideM51.5;
WITH_WIDTH IND_WideM51.5 -gt 4.5 -outputlayer IND_WideM54.5;
AND M6 IND_REGION -outputlayer IND_M6;
WITH_WIDTH IND_M6 -gt 1.5 -outputlayer IND_WideM61.5;
WITH_WIDTH IND_WideM61.5 -gt 4.5 -outputlayer IND_WideM64.5;
AND M7 IND_REGION -outputlayer IND_M7;
WITH_WIDTH IND_M7 -gt 1.5 -outputlayer IND_WideM71.5;
WITH_WIDTH IND_WideM71.5 -gt 4.5 -outputlayer IND_WideM74.5;
AND M8 IND_REGION -outputlayer IND_M8;
WITH_WIDTH IND_M8 -gt 1.5 -outputlayer IND_WideM81.5;
WITH_WIDTH IND_WideM81.5 -gt 4.5 -outputlayer IND_WideM84.5;
AND M9 IND_REGION -outputlayer IND_M9;
WITH_WIDTH IND_M9 -gt 1.5 -outputlayer IND_WideM91.5;
WITH_WIDTH IND_WideM91.5 -gt 4.5 -outputlayer IND_WideM94.5;

RULE IND.W.1 {
    CAPTION "M1 width in (INDDMY SIZING 12um) >= 0.4";
    SELECT -outside -not M1 IND_REGION -outputlayer A;
    INTE A -lt "IND_W_1-0.01" -abut -lt 90 -single_point -output region _EPTMPL267862;
    SELECT -outside -not IND.W.1:_EPTMPL267862 IND_REGION;
}

RULE IND.W.2:M2 {
    CAPTION "Mx width in (INDDMY SIZING 12um) >= 0.I6";
    SELECT -outside -not M2 IND_REGION -outputlayer A;
    INTE A -lt "IND_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267865;
    SELECT -outside -not IND.W.2:M2:_EPTMPL267865 IND_REGION;
}

RULE IND.W.2:M3 {
    CAPTION "Mx width in (INDDMY SIZING 12um) >= 0.I6";
    SELECT -outside -not M3 IND_REGION -outputlayer A;
    INTE A -lt "IND_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267868;
    SELECT -outside -not IND.W.2:M3:_EPTMPL267868 IND_REGION;
}

RULE IND.W.2:M4 {
    CAPTION "Mx width in (INDDMY SIZING 12um) >= 0.I6";
    SELECT -outside -not M4 IND_REGION -outputlayer A;
    INTE A -lt "IND_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267871;
    SELECT -outside -not IND.W.2:M4:_EPTMPL267871 IND_REGION;
}

RULE IND.W.2:M5 {
    CAPTION "Mx width in (INDDMY SIZING 12um) >= 0.I6";
    SELECT -outside -not M5 IND_REGION -outputlayer A;
    INTE A -lt "IND_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267874;
    SELECT -outside -not IND.W.2:M5:_EPTMPL267874 IND_REGION;
}

RULE IND.W.2:M6 {
    CAPTION "Mx width in (INDDMY SIZING 12um) >= 0.I6";
    SELECT -outside -not M6 IND_REGION -outputlayer A;
    INTE A -lt "IND_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267877;
    SELECT -outside -not IND.W.2:M6:_EPTMPL267877 IND_REGION;
}

RULE IND.W.2:M7 {
    CAPTION "Mx width in (INDDMY SIZING 12um) >= 0.I6";
    SELECT -outside -not M7 IND_REGION -outputlayer A;
    INTE A -lt "IND_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267880;
    SELECT -outside -not IND.W.2:M7:_EPTMPL267880 IND_REGION;
}

RULE IND.W.3:M8 {
    CAPTION "Mz width in (INDDMY SIZING 12um) >= 0.8";
    SELECT -outside -not M8 IND_REGION -outputlayer A;
    INTE A -lt "IND_W_3-0.01" -abut -lt 90 -single_point -output region _EPTMPL267883;
    SELECT -outside -not IND.W.3:M8:_EPTMPL267883 IND_REGION;
}

RULE IND.S.1 {
    CAPTION "M1 space in (INDDMY SIZING 12um) >= 0.4";
    SELECT -outside -not M1 IND_REGION -outputlayer A;
    EXTE A -lt "IND_S_1-0.01" -abut -lt 90 -single_point -output region _EPTMPL267886;
    SELECT -outside -not IND.S.1:_EPTMPL267886 IND_REGION;
}

RULE IND.S.2:M2 {
    CAPTION "Mx space in (INDDMY SIZING 12um) >= 0.6";
    SELECT -outside -not M2 IND_REGION -outputlayer A;
    EXTE A -lt "IND_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267889;
    SELECT -outside -not IND.S.2:M2:_EPTMPL267889 IND_REGION;
}

RULE IND.S.2:M3 {
    CAPTION "Mx space in (INDDMY SIZING 12um) >= 0.6";
    SELECT -outside -not M3 IND_REGION -outputlayer A;
    EXTE A -lt "IND_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267892;
    SELECT -outside -not IND.S.2:M3:_EPTMPL267892 IND_REGION;
}

RULE IND.S.2:M4 {
    CAPTION "Mx space in (INDDMY SIZING 12um) >= 0.6";
    SELECT -outside -not M4 IND_REGION -outputlayer A;
    EXTE A -lt "IND_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267895;
    SELECT -outside -not IND.S.2:M4:_EPTMPL267895 IND_REGION;
}

RULE IND.S.2:M5 {
    CAPTION "Mx space in (INDDMY SIZING 12um) >= 0.6";
    SELECT -outside -not M5 IND_REGION -outputlayer A;
    EXTE A -lt "IND_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267898;
    SELECT -outside -not IND.S.2:M5:_EPTMPL267898 IND_REGION;
}

RULE IND.S.2:M6 {
    CAPTION "Mx space in (INDDMY SIZING 12um) >= 0.6";
    SELECT -outside -not M6 IND_REGION -outputlayer A;
    EXTE A -lt "IND_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267901;
    SELECT -outside -not IND.S.2:M6:_EPTMPL267901 IND_REGION;
}

RULE IND.S.2:M7 {
    CAPTION "Mx space in (INDDMY SIZING 12um) >= 0.6";
    SELECT -outside -not M7 IND_REGION -outputlayer A;
    EXTE A -lt "IND_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL267904;
    SELECT -outside -not IND.S.2:M7:_EPTMPL267904 IND_REGION;
}

RULE IND.S.3:M8 {
    CAPTION "Mz space in (INDDMY SIZING 12um) >= 0.8";
    SELECT -outside -not M8 IND_REGION -outputlayer A;
    EXTE A -lt "IND_S_3-0.01" -abut -lt 90 -single_point -output region _EPTMPL267907;
    SELECT -outside -not IND.S.3:M8:_EPTMPL267907 IND_REGION;
}

RULE IND.S.4:M1 {
    CAPTION "M1 space in (INDDMY SIZING 12 um) [at least one metal width > 1.5 um and parallel length > 1.5 um] >= 1.0";
    EXTE IND_WideM11.5 M1 -lt "IND_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M1 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND.S.5:M1 {
    CAPTION "M1 space in (INDDMY SIZING 12 um) [at least one metal width > 4.5 um and parallel length > 4.5 um] >= 2.0";
    EXTE IND_WideM14.5 M1 -lt "IND_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M1 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND.S.4:M2 {
    CAPTION "M2 space in (INDDMY SIZING 12 um) [at least one metal width > 1.5 um and parallel length > 1.5 um] >= 1.0";
    EXTE IND_WideM21.5 M2 -lt "IND_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M2 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND.S.5:M2 {
    CAPTION "M2 space in (INDDMY SIZING 12 um) [at least one metal width > 4.5 um and parallel length > 4.5 um] >= 2.0";
    EXTE IND_WideM24.5 M2 -lt "IND_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M2 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND.S.4:M3 {
    CAPTION "M3 space in (INDDMY SIZING 12 um) [at least one metal width > 1.5 um and parallel length > 1.5 um] >= 1.0";
    EXTE IND_WideM31.5 M3 -lt "IND_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M3 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND.S.5:M3 {
    CAPTION "M3 space in (INDDMY SIZING 12 um) [at least one metal width > 4.5 um and parallel length > 4.5 um] >= 2.0";
    EXTE IND_WideM34.5 M3 -lt "IND_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M3 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND.S.4:M4 {
    CAPTION "M4 space in (INDDMY SIZING 12 um) [at least one metal width > 1.5 um and parallel length > 1.5 um] >= 1.0";
    EXTE IND_WideM41.5 M4 -lt "IND_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M4 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND.S.5:M4 {
    CAPTION "M4 space in (INDDMY SIZING 12 um) [at least one metal width > 4.5 um and parallel length > 4.5 um] >= 2.0";
    EXTE IND_WideM44.5 M4 -lt "IND_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M4 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND.S.4:M5 {
    CAPTION "M5 space in (INDDMY SIZING 12 um) [at least one metal width > 1.5 um and parallel length > 1.5 um] >= 1.0";
    EXTE IND_WideM51.5 M5 -lt "IND_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M5 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND.S.5:M5 {
    CAPTION "M5 space in (INDDMY SIZING 12 um) [at least one metal width > 4.5 um and parallel length > 4.5 um] >= 2.0";
    EXTE IND_WideM54.5 M5 -lt "IND_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M5 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND.S.4:M6 {
    CAPTION "M6 space in (INDDMY SIZING 12 um) [at least one metal width > 1.5 um and parallel length > 1.5 um] >= 1.0";
    EXTE IND_WideM61.5 M6 -lt "IND_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M6 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND.S.5:M6 {
    CAPTION "M6 space in (INDDMY SIZING 12 um) [at least one metal width > 4.5 um and parallel length > 4.5 um] >= 2.0";
    EXTE IND_WideM64.5 M6 -lt "IND_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M6 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND.S.4:M7 {
    CAPTION "M7 space in (INDDMY SIZING 12 um) [at least one metal width > 1.5 um and parallel length > 1.5 um] >= 1.0";
    EXTE IND_WideM71.5 M7 -lt "IND_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M7 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND.S.5:M7 {
    CAPTION "M7 space in (INDDMY SIZING 12 um) [at least one metal width > 4.5 um and parallel length > 4.5 um] >= 2.0";
    EXTE IND_WideM74.5 M7 -lt "IND_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M7 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND.S.4:M8 {
    CAPTION "M8 space in (INDDMY SIZING 12 um) [at least one metal width > 1.5 um and parallel length > 1.5 um] >= 1.0";
    EXTE IND_WideM81.5 M8 -lt "IND_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M8 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND.S.5:M8 {
    CAPTION "M8 space in (INDDMY SIZING 12 um) [at least one metal width > 4.5 um and parallel length > 4.5 um] >= 2.0";
    EXTE IND_WideM84.5 M8 -lt "IND_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M8 -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND.W.4:M1 {
    CAPTION "M1/Mx maximum width <= 12 um, except WBDMY if Mx is Mtop-1 layer";
    SELECT -outside -not M1 IND_REGION -outputlayer A;
    SIZE A -by "(IND_W_4+0.01)/2" -underover -truncate "(IND_W_4+0.01)/2";
}

RULE IND.W.4:M2 {
    CAPTION "M1/Mx maximum width <= 12 um, except WBDMY if Mx is Mtop-1 layer";
    SELECT -outside -not M2 IND_REGION -outputlayer A;
    SIZE A -by "(IND_W_4+0.01)/2" -underover -truncate "(IND_W_4+0.01)/2";
}

RULE IND.W.4:M3 {
    CAPTION "M1/Mx maximum width <= 12 um, except WBDMY if Mx is Mtop-1 layer";
    SELECT -outside -not M3 IND_REGION -outputlayer A;
    SIZE A -by "(IND_W_4+0.01)/2" -underover -truncate "(IND_W_4+0.01)/2";
}

RULE IND.W.4:M4 {
    CAPTION "M1/Mx maximum width <= 12 um, except WBDMY if Mx is Mtop-1 layer";
    SELECT -outside -not M4 IND_REGION -outputlayer A;
    SIZE A -by "(IND_W_4+0.01)/2" -underover -truncate "(IND_W_4+0.01)/2";
}

RULE IND.W.4:M5 {
    CAPTION "M1/Mx maximum width <= 12 um, except WBDMY if Mx is Mtop-1 layer";
    SELECT -outside -not M5 IND_REGION -outputlayer A;
    SIZE A -by "(IND_W_4+0.01)/2" -underover -truncate "(IND_W_4+0.01)/2";
}

RULE IND.W.4:M6 {
    CAPTION "M1/Mx maximum width <= 12 um, except WBDMY if Mx is Mtop-1 layer";
    SELECT -outside -not M6 IND_REGION -outputlayer A;
    SIZE A -by "(IND_W_4+0.01)/2" -underover -truncate "(IND_W_4+0.01)/2";
}

RULE IND.W.4:M7 {
    CAPTION "M1/Mx maximum width <= 12 um, except WBDMY if Mx is Mtop-1 layer";
    SELECT -outside -not M7 IND_REGION -outputlayer A;
    SIZE A -by "(IND_W_4+0.01)/2" -underover -truncate "(IND_W_4+0.01)/2";
}

RULE IND.W.6:M8 {
    CAPTION "Mz/Mu maximum width for inductor application only [inside (INDDMY SIZING 18 um)] <= 30.0";
    AND M8 IND_EXD -outputlayer A;
    WITH_WIDTH A -gt "IND_W_6+0.01";
}

RULE IND.W.6:M9 {
    CAPTION "Mz/Mu maximum width for inductor application only [inside (INDDMY SIZING 18 um)] <= 30.0";
    AND M9 IND_EXD -outputlayer A;
    WITH_WIDTH A -gt "IND_W_6+0.01";
}

RULE IND.W.7 {
    CAPTION "Max. dimension (either width or length) of an INDDMY region <= 600 um";
    SELECT -enclose_rect INDDMY -width 0.005 -length 600.005+0.01 -orthogonal_only;
}
SIZE INDDMY -by -4 -outputlayer REGION_A;
NOT INDDMY REGION_A -outputlayer REGION_B;
SIZE INDDMY -by 6 _EPTMPL267978;
NOT _EPTMPL267978 INDDMY -outputlayer REGION_C;
SIZE INDDMY -by 12 _EPTMPL267980;
SIZE INDDMY -by 6 _EPTMPL267981;
NOT _EPTMPL267980 _EPTMPL267981 -outputlayer REGION_D;
OR REGION_B REGION_C _EPTMPL267983;
OR _EPTMPL267983 REGION_D -outputlayer REGION_BCD;
CONVEX_EDGE INDDMY -angle1 -eq 90 -angle2 -eq 270 -outputlayer IND_JOG_EDGE;
EDGE_BOOLEAN -coincident_only -not INDDMY IND_JOG_EDGE -outputlayer IND_R_EDGE;
SELECT -outside -not POLY REGION_BCD -outputlayer PO_ISLAND_pre;
SELECT -interact -not PO_ISLAND_pre OD _EPTMPL267988;
SELECT -interact -not _EPTMPL267988 CO -outputlayer PO_ISLAND;
SELECT -outside -not M1 REGION_BCD -outputlayer M1_ISLAND_pre;
RECT_CHK M1_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL267991;
SELECT -interact -not _EPTMPL267991 VIA1 _EPTMPL267992;
SELECT -interact -not _EPTMPL267992 CO -outputlayer M1_ISLAND;
SELECT -outside -not M2 REGION_BCD -outputlayer M2_ISLAND_pre;
RECT_CHK M2_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL267995;
SELECT -interact -not _EPTMPL267995 VIA2 _EPTMPL267996;
SELECT -interact -not _EPTMPL267996 VIA1 -outputlayer M2_ISLAND;
SELECT -outside -not M3 REGION_BCD -outputlayer M3_ISLAND_pre;
RECT_CHK M3_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL267999;
SELECT -interact -not _EPTMPL267999 VIA3 _EPTMPL268000;
SELECT -interact -not _EPTMPL268000 VIA2 -outputlayer M3_ISLAND;
SELECT -outside -not M4 REGION_BCD -outputlayer M4_ISLAND_pre;
RECT_CHK M4_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL268003;
SELECT -interact -not _EPTMPL268003 VIA4 _EPTMPL268004;
SELECT -interact -not _EPTMPL268004 VIA3 -outputlayer M4_ISLAND;
SELECT -outside -not M5 REGION_BCD -outputlayer M5_ISLAND_pre;
RECT_CHK M5_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL268007;
SELECT -interact -not _EPTMPL268007 VIA5 _EPTMPL268008;
SELECT -interact -not _EPTMPL268008 VIA4 -outputlayer M5_ISLAND;
SELECT -outside -not M6 REGION_BCD -outputlayer M6_ISLAND_pre;
RECT_CHK M6_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL268011;
SELECT -interact -not _EPTMPL268011 VIA6 _EPTMPL268012;
SELECT -interact -not _EPTMPL268012 VIA5 -outputlayer M6_ISLAND;
SELECT -outside -not M7 REGION_BCD -outputlayer M7_ISLAND_pre;
RECT_CHK M7_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL268015;
SELECT -interact -not _EPTMPL268015 VIA7 _EPTMPL268016;
SELECT -interact -not _EPTMPL268016 VIA6 -outputlayer M7_ISLAND;
SELECT -outside -not M8 REGION_BCD -outputlayer M8_ISLAND_pre;
RECT_CHK M8_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL268019;
SELECT -interact -not _EPTMPL268019 VIA8 _EPTMPL268020;
SELECT -interact -not _EPTMPL268020 VIA7 -outputlayer M8_ISLAND;
SELECT -outside -not M9 REGION_BCD -outputlayer M9_ISLAND_pre;
RECT_CHK M9_ISLAND_pre -ltgt 2.99 3.01 -by -ltgt 2.99 3.01 _EPTMPL268023;
SELECT -interact -not _EPTMPL268023 VIA8 _EPTMPL268024;
SELECT -interact -not _EPTMPL268024 RV -outputlayer M9_ISLAND;
AND M9 IND_REGION _EPTMPL268026;
NOT _EPTMPL268026 M9_ISLAND -outputlayer IND_TM;
EXTE IND_TM INDDMY -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_TM_A;
EDGE_SELECT -coincident_only -outside M9 IND_TM_A -outputlayer IND_TM_B;
EDGE_EXPAND IND_TM_B -inside_by 0.005 -outputlayer IND_TM_B1;
EDGE_BOOLEAN -inside INDDMY IND_TM _EPTMPL268031;
EDGE_EXPAND _EPTMPL268031 -by 0.005 -outputlayer IND_TM_B2;
OR IND_TM_B1 IND_TM_B2 _EPTMPL268033;
BBOX _EPTMPL268033 -outputlayer IND_TM_C;
INTE IND_TM_B -lt 30.005 -metric opposite -output region _EPTMPL268035;
AND _EPTMPL268035 IND_TM_C -outputlayer IND_TM_leading;
NOT IND_TM IND_TM_leading _EPTMPL268037;
AND _EPTMPL268037 INDDMY -outputlayer IND_TM_spiral;
AND IND_TM_leading REGION_BCD -outputlayer LEADING;
SIZE LEADING -by 20 -outputlayer LEADING_EXD;
SELECT -outside -not M1 REGION_B _EPTMPL268041;
SELECT -inside COOD REGION_B _EPTMPL268042;
SELECT -interact _EPTMPL268041 _EPTMPL268042 -outputlayer M1_GUARD_RING;
AND M1_GUARD_RING REGION_BCD -outputlayer M1_GUARD_RING_P;
SIZE M1_GUARD_RING_P -by 20 -outputlayer M1_GUARD_RING_Px;
AND M1_GUARD_RING REGION_C -outputlayer M1_GUARD_RING_P1;
SIZE M1_GUARD_RING_P1 -by 20 -outputlayer M1_GUARD_RING_P1x;
AND IND_CTAP REGION_BCD -outputlayer CTAP_EXD;
SIZE CTAP_EXD -by 20 -outputlayer CTAP_EXDx;
EDGE_EXPAND IND_R_EDGE -inside_by 4 _EPTMPL268050;
NOT _EPTMPL268050 LEADING_EXD _EPTMPL268051;
NOT _EPTMPL268051 M1_GUARD_RING_P1x _EPTMPL268052;
NOT _EPTMPL268052 CTAP_EXDx -outputlayer REGION_Bx;
CONNECT REGION_B;

RULE IND.DN.1:M1 {
    CAPTION "M1 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M1x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M1.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M1.density;
}

RULE IND.DN.1:M2 {
    CAPTION "M2 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M2x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M2.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M2.density;
}

RULE IND.DN.1:M3 {
    CAPTION "M3 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M3x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M3.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M3.density;
}

RULE IND.DN.1:M4 {
    CAPTION "M4 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M4x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M4.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M4.density;
}

RULE IND.DN.1:M5 {
    CAPTION "M5 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M5x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M5.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M5.density;
}

RULE IND.DN.1:M6 {
    CAPTION "M6 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M6x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M6.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M6.density;
}

RULE IND.DN.1:M7 {
    CAPTION "M7 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M7x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M7.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M7.density;
}

RULE IND.DN.1:M8 {
    CAPTION "M8 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M8x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M8.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M8.density;
}

RULE IND.DN.1:M9 {
    CAPTION "M9 density within ring region b  >= 10%  <= 80%";
    NOT REGION_B LEADING_EXD -outputlayer REGION_B_NOT_EXD;
    AND M9x REGION_B_NOT_EXD -outputlayer X;
    STAMP X REGION_B_NOT_EXD -outputlayer Y;
    ANTENNA REGION_B_NOT_EXD Y -lt 0.1 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1L.M9.density;
    ANTENNA REGION_B_NOT_EXD Y -gt 0.8 -expr "  AREA(Y)/AREA(REGION_B_NOT_EXD)  " -rdb IND.DN.1H.M9.density;
}

RULE IND.R.8:M1 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M1x _EPTMPL268100;
    NOT IND.R.8:M1:_EPTMPL268100 M1_GUARD_RING_Px _EPTMPL268101;
    WITH_WIDTH IND.R.8:M1:_EPTMPL268101 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.8:M2 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M2x _EPTMPL268104;
    WITH_WIDTH IND.R.8:M2:_EPTMPL268104 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.8:M3 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M3x _EPTMPL268107;
    WITH_WIDTH IND.R.8:M3:_EPTMPL268107 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.8:M4 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M4x _EPTMPL268110;
    WITH_WIDTH IND.R.8:M4:_EPTMPL268110 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.8:M5 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M5x _EPTMPL268113;
    WITH_WIDTH IND.R.8:M5:_EPTMPL268113 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.8:M6 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M6x _EPTMPL268116;
    WITH_WIDTH IND.R.8:M6:_EPTMPL268116 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.8:M7 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M7x _EPTMPL268119;
    WITH_WIDTH IND.R.8:M7:_EPTMPL268119 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.8:M8 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M8x _EPTMPL268122;
    WITH_WIDTH IND.R.8:M8:_EPTMPL268122 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.8:M9 {
    CAPTION "Maximun empty area within ring region b <= 4 x 12";
    NOT REGION_Bx M9x _EPTMPL268125;
    WITH_WIDTH IND.R.8:M9:_EPTMPL268125 -ge "4 - GRID" -outputlayer A;
    SELECT -enclose_rect A -width 4 - GRID -length 12+GRID;
}

RULE IND.R.1 {
    CAPTION "In the region of (INDDMY SIZING 12um), inter-via (Vx) is not allowed.";
    AND VIA1 IND_REGION;
    AND VIA2 IND_REGION;
    AND VIA3 IND_REGION;
    AND VIA4 IND_REGION;
    AND VIA5 IND_REGION;
    AND VIA6 IND_REGION;
}

RULE IND.R.2__IND.R.3:VIA7 {
    CAPTION "More than 4 VIA7 with space <= 1.7 um is required to connect M8(Mz or Mu) and M7(Mz or Mx) for inductor application only.";
    AND M8 M7 _EPTMPL268134;
    AND IND.R.2__IND.R.3:VIA7:_EPTMPL268134 IND_REGION -outputlayer M8OvpM7;
    SELECT -interact VIA7_EXD M8OvpM7 -outputlayer Check_VIA7;
    SIZE Check_VIA7 -by "(1.7/2)" -inside_of M8OvpM7 -step "M7_S_1*0.7" -outputlayer VIA7Merge;
    SELECT -enclose VIA7Merge Check_VIA7 -ge 4 -outputlayer VIA7Merge2;
    AND Check_VIA7 VIA7Merge2 -outputlayer Good_VIA7;
    SELECT -interact M8OvpM7 Good_VIA7 -outputlayer GM8OvpM7;
    SELECT -outside Check_VIA7 GM8OvpM7;
}

RULE IND.R.2__IND.R.3:VIA8 {
    CAPTION "More than 4 VIA8 with space <= 1.7 um is required to connect M9(Mz or Mu) and M8(Mz or Mx) for inductor application only.";
    AND M9 M8 _EPTMPL268142;
    AND IND.R.2__IND.R.3:VIA8:_EPTMPL268142 IND_REGION -outputlayer M9OvpM8;
    SELECT -interact VIA8_EXD M9OvpM8 -outputlayer Check_VIA8;
    SIZE Check_VIA8 -by "(1.7/2)" -inside_of M9OvpM8 -step "M8_S_1*0.7" -outputlayer VIA8Merge;
    SELECT -enclose VIA8Merge Check_VIA8 -ge 4 -outputlayer VIA8Merge2;
    AND Check_VIA8 VIA8Merge2 -outputlayer Good_VIA8;
    SELECT -interact M9OvpM8 Good_VIA8 -outputlayer GM9OvpM8;
    SELECT -outside Check_VIA8 GM9OvpM8;
}

RULE IND.R.4 {
    CAPTION "In the region a of (INDDMY SIZING -4 um), except the Mx layer directly below [Mz or Mu], any other inter-metal layer (Mx) is not allowed.";
    AND M2 REGION_A;
    AND M3 REGION_A;
    AND M4 REGION_A;
    AND M5 REGION_A;
    AND M6 REGION_A;
}

RULE IND.R.13 {
    CAPTION "INDDMY enclosure of top metal(inductor) >= 4 um.";
    ANGLE INDDMY -eq 45 -outputlayer INDDMYx45;
    EDGE_BOOLEAN -coincident_only -not INDDMY INDDMYx45 -outputlayer INDDMYx090;
    EDGE_SELECT -coincident_only -inside -not IND_TM_spiral IND_TM_B -outputlayer IND_TM_core_check;
    ENC IND_TM_core_check INDDMYx45 -lt "4 - GRID" -abut -lt 90 -metric opposite -output region;
    ENC IND_TM_core_check INDDMYx090 -lt 4 -abut -lt 90 -metric opposite -output region;
}

RULE IND.R.6 {
    CAPTION "In region b, 3um x 3um metal islands with 3um space from M2~Mtop are required.";
    SELECT -interact -not REGION_B M2_ISLAND;
    SELECT -interact -not REGION_B M3_ISLAND;
    SELECT -interact -not REGION_B M4_ISLAND;
    SELECT -interact -not REGION_B M5_ISLAND;
    SELECT -interact -not REGION_B M6_ISLAND;
    SELECT -interact -not REGION_B M7_ISLAND;
    SELECT -interact -not REGION_B M8_ISLAND;
    SELECT -interact -not REGION_B M9_ISLAND;
}

RULE IND.DN.7:M1 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M1x -gt 0.9 -inside_of layer IND_REGION -window 50 -step 25 -backup -print "IND.DN.7.M1.density";
}

RULE IND.DN.7:M2 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M2x -gt 0.9 -inside_of layer IND_REGION -window 50 -step 25 -backup -print "IND.DN.7.M2.density";
}

RULE IND.DN.7:M3 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M3x -gt 0.9 -inside_of layer IND_REGION -window 50 -step 25 -backup -print "IND.DN.7.M3.density";
}

RULE IND.DN.7:M4 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M4x -gt 0.9 -inside_of layer IND_REGION -window 50 -step 25 -backup -print "IND.DN.7.M4.density";
}

RULE IND.DN.7:M5 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M5x -gt 0.9 -inside_of layer IND_REGION -window 50 -step 25 -backup -print "IND.DN.7.M5.density";
}

RULE IND.DN.7:M6 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M6x -gt 0.9 -inside_of layer IND_REGION -window 50 -step 25 -backup -print "IND.DN.7.M6.density";
}

RULE IND.DN.7:M7 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M7x -gt 0.9 -inside_of layer IND_REGION -window 50 -step 25 -backup -print "IND.DN.7.M7.density";
}

RULE IND.DN.7:M8 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M8x -gt 0.9 -inside_of layer IND_REGION -window 50 -step 25 -backup -print "IND.DN.7.M8.density";
}

RULE IND.DN.8:M1 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M1x -gt 0.8 -inside_of layer IND_REGION -window 100 -step 50 -backup -print "IND.DN.8.M1.density";
}

RULE IND.DN.8:M2 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M2x -gt 0.8 -inside_of layer IND_REGION -window 100 -step 50 -backup -print "IND.DN.8.M2.density";
}

RULE IND.DN.8:M3 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M3x -gt 0.8 -inside_of layer IND_REGION -window 100 -step 50 -backup -print "IND.DN.8.M3.density";
}

RULE IND.DN.8:M4 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M4x -gt 0.8 -inside_of layer IND_REGION -window 100 -step 50 -backup -print "IND.DN.8.M4.density";
}

RULE IND.DN.8:M5 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M5x -gt 0.8 -inside_of layer IND_REGION -window 100 -step 50 -backup -print "IND.DN.8.M5.density";
}

RULE IND.DN.8:M6 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M6x -gt 0.8 -inside_of layer IND_REGION -window 100 -step 50 -backup -print "IND.DN.8.M6.density";
}

RULE IND.DN.8:M7 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M7x -gt 0.8 -inside_of layer IND_REGION -window 100 -step 50 -backup -print "IND.DN.8.M7.density";
}

RULE IND.DN.8:M8 {
    CAPTION "Maximum density within (INDDMY SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M8x -gt 0.8 -inside_of layer IND_REGION -window 100 -step 50 -backup -print "IND.DN.8.M8.density";
}
AND M1x IND_COIL_REGION -outputlayer IND_MD_M1;
WITH_WIDTH IND_MD_M1 -gt 1.5 -outputlayer IND_MD_WideM11.5;
WITH_WIDTH IND_MD_WideM11.5 -gt 4.5 -outputlayer IND_MD_WideM14.5;
AND M2x IND_COIL_REGION -outputlayer IND_MD_M2;
WITH_WIDTH IND_MD_M2 -gt 1.5 -outputlayer IND_MD_WideM21.5;
WITH_WIDTH IND_MD_WideM21.5 -gt 4.5 -outputlayer IND_MD_WideM24.5;
AND M3x IND_COIL_REGION -outputlayer IND_MD_M3;
WITH_WIDTH IND_MD_M3 -gt 1.5 -outputlayer IND_MD_WideM31.5;
WITH_WIDTH IND_MD_WideM31.5 -gt 4.5 -outputlayer IND_MD_WideM34.5;
AND M4x IND_COIL_REGION -outputlayer IND_MD_M4;
WITH_WIDTH IND_MD_M4 -gt 1.5 -outputlayer IND_MD_WideM41.5;
WITH_WIDTH IND_MD_WideM41.5 -gt 4.5 -outputlayer IND_MD_WideM44.5;
AND M5x IND_COIL_REGION -outputlayer IND_MD_M5;
WITH_WIDTH IND_MD_M5 -gt 1.5 -outputlayer IND_MD_WideM51.5;
WITH_WIDTH IND_MD_WideM51.5 -gt 4.5 -outputlayer IND_MD_WideM54.5;
AND M6x IND_COIL_REGION -outputlayer IND_MD_M6;
WITH_WIDTH IND_MD_M6 -gt 1.5 -outputlayer IND_MD_WideM61.5;
WITH_WIDTH IND_MD_WideM61.5 -gt 4.5 -outputlayer IND_MD_WideM64.5;
AND M7x IND_COIL_REGION -outputlayer IND_MD_M7;
WITH_WIDTH IND_MD_M7 -gt 1.5 -outputlayer IND_MD_WideM71.5;
WITH_WIDTH IND_MD_WideM71.5 -gt 4.5 -outputlayer IND_MD_WideM74.5;
AND M8x IND_COIL_REGION -outputlayer IND_MD_M8;
WITH_WIDTH IND_MD_M8 -gt 1.5 -outputlayer IND_MD_WideM81.5;
WITH_WIDTH IND_MD_WideM81.5 -gt 4.5 -outputlayer IND_MD_WideM84.5;
AND M9x IND_COIL_REGION -outputlayer IND_MD_M9;
WITH_WIDTH IND_MD_M9 -gt 1.5 -outputlayer IND_MD_WideM91.5;
WITH_WIDTH IND_MD_WideM91.5 -gt 4.5 -outputlayer IND_MD_WideM94.5;

RULE IND_MD.DN.11:L_M1 {
    CAPTION "M1 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268211;
    NOT INDDMY_MD IND_MD.DN.11:L_M1:_EPTMPL268211 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M1x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268216;
    WITH_WIDTH IND_MD.DN.11:L_M1:_EPTMPL268216 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M1.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M1 {
    CAPTION "M1 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268219;
    NOT INDDMY_MD IND_MD.DN.11:H_M1:_EPTMPL268219 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M1x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268224;
    WITH_WIDTH IND_MD.DN.11:H_M1:_EPTMPL268224 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M1.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:L_M2 {
    CAPTION "M2 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268227;
    NOT INDDMY_MD IND_MD.DN.11:L_M2:_EPTMPL268227 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M2x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268232;
    WITH_WIDTH IND_MD.DN.11:L_M2:_EPTMPL268232 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M2.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M2 {
    CAPTION "M2 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268235;
    NOT INDDMY_MD IND_MD.DN.11:H_M2:_EPTMPL268235 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M2x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268240;
    WITH_WIDTH IND_MD.DN.11:H_M2:_EPTMPL268240 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M2.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:L_M3 {
    CAPTION "M3 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268243;
    NOT INDDMY_MD IND_MD.DN.11:L_M3:_EPTMPL268243 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M3x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268248;
    WITH_WIDTH IND_MD.DN.11:L_M3:_EPTMPL268248 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M3.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M3 {
    CAPTION "M3 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268251;
    NOT INDDMY_MD IND_MD.DN.11:H_M3:_EPTMPL268251 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M3x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268256;
    WITH_WIDTH IND_MD.DN.11:H_M3:_EPTMPL268256 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M3.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:L_M4 {
    CAPTION "M4 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268259;
    NOT INDDMY_MD IND_MD.DN.11:L_M4:_EPTMPL268259 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M4x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268264;
    WITH_WIDTH IND_MD.DN.11:L_M4:_EPTMPL268264 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M4.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M4 {
    CAPTION "M4 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268267;
    NOT INDDMY_MD IND_MD.DN.11:H_M4:_EPTMPL268267 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M4x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268272;
    WITH_WIDTH IND_MD.DN.11:H_M4:_EPTMPL268272 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M4.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:L_M5 {
    CAPTION "M5 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268275;
    NOT INDDMY_MD IND_MD.DN.11:L_M5:_EPTMPL268275 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M5x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268280;
    WITH_WIDTH IND_MD.DN.11:L_M5:_EPTMPL268280 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M5.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M5 {
    CAPTION "M5 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268283;
    NOT INDDMY_MD IND_MD.DN.11:H_M5:_EPTMPL268283 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M5x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268288;
    WITH_WIDTH IND_MD.DN.11:H_M5:_EPTMPL268288 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M5.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:L_M6 {
    CAPTION "M6 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268291;
    NOT INDDMY_MD IND_MD.DN.11:L_M6:_EPTMPL268291 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M6x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268296;
    WITH_WIDTH IND_MD.DN.11:L_M6:_EPTMPL268296 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M6.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M6 {
    CAPTION "M6 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268299;
    NOT INDDMY_MD IND_MD.DN.11:H_M6:_EPTMPL268299 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M6x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268304;
    WITH_WIDTH IND_MD.DN.11:H_M6:_EPTMPL268304 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M6.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:L_M7 {
    CAPTION "M7 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268307;
    NOT INDDMY_MD IND_MD.DN.11:L_M7:_EPTMPL268307 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M7x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268312;
    WITH_WIDTH IND_MD.DN.11:L_M7:_EPTMPL268312 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M7.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M7 {
    CAPTION "M7 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268315;
    NOT INDDMY_MD IND_MD.DN.11:H_M7:_EPTMPL268315 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M7x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268320;
    WITH_WIDTH IND_MD.DN.11:H_M7:_EPTMPL268320 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M7.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:L_M8 {
    CAPTION "M8 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268323;
    NOT INDDMY_MD IND_MD.DN.11:L_M8:_EPTMPL268323 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M8x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268328;
    WITH_WIDTH IND_MD.DN.11:L_M8:_EPTMPL268328 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M8.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M8 {
    CAPTION "M8 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268331;
    NOT INDDMY_MD IND_MD.DN.11:H_M8:_EPTMPL268331 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M8x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268336;
    WITH_WIDTH IND_MD.DN.11:H_M8:_EPTMPL268336 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M8.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:L_M9 {
    CAPTION "M9 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268339;
    NOT INDDMY_MD IND_MD.DN.11:L_M9:_EPTMPL268339 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M9x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268344;
    WITH_WIDTH IND_MD.DN.11:L_M9:_EPTMPL268344 -ge "75/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -lt 0.15 -window 75 -step 37.5 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11L.M9.density" -expr "  ! AREA(F)+AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}

RULE IND_MD.DN.11:H_M9 {
    CAPTION "M9 density in the region of (INDDMY_MD NOT (INDDMY_COIL and INDDMY_MD)) >= 15%, <= 80%";
    AND INDDMY_COIL INDDMY_MD _EPTMPL268347;
    NOT INDDMY_MD IND_MD.DN.11:H_M9:_EPTMPL268347 -outputlayer IND_MD_NOT_COIL;
    COPY IND_MD_NOT_COIL -outputlayer IND_MD_NOT_COILx;
    AND M9x IND_MD_NOT_COIL -outputlayer A;
    DENSITY A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -expr "  AREA(A)/AREA(IND_MD_NOT_COIL)  " -outputlayer ERR_WIN;
    AND ERR_WIN IND_MD_NOT_COIL _EPTMPL268352;
    WITH_WIDTH IND_MD.DN.11:H_M9:_EPTMPL268352 -ge "100/4" -outputlayer F;
    DENSITY F A IND_MD_NOT_COIL -gt 0.8 -window 100 -step 50 -inside_of layer IND_MD_NOT_COILx -backup -print "IND_MD.DN.11H.M9.density" -expr "  !! AREA(F)*AREA(A)/AREA(IND_MD_NOT_COIL)  ";
}
AND VIA1 IND_MD_REGION _EPTMPL268355;
SIZE _EPTMPL268355 -by "IND_MD_DN_10R" _EPTMPL268356;
AND _EPTMPL268356 IND_MD_REGION -outputlayer MD_INT_VIA1pre;
COPY MD_INT_VIA1pre -outputlayer MD_INT_VIA1;
AND VIA2 IND_MD_REGION _EPTMPL268359;
SIZE _EPTMPL268359 -by "IND_MD_DN_10R" _EPTMPL268360;
AND _EPTMPL268360 IND_MD_REGION -outputlayer MD_INT_VIA2pre;
OR MD_INT_VIA2pre MD_INT_VIA1 -outputlayer MD_INT_VIA2;
AND VIA3 IND_MD_REGION _EPTMPL268363;
SIZE _EPTMPL268363 -by "IND_MD_DN_10R" _EPTMPL268364;
AND _EPTMPL268364 IND_MD_REGION -outputlayer MD_INT_VIA3pre;
OR MD_INT_VIA3pre MD_INT_VIA2 -outputlayer MD_INT_VIA3;
AND VIA4 IND_MD_REGION _EPTMPL268367;
SIZE _EPTMPL268367 -by "IND_MD_DN_10R" _EPTMPL268368;
AND _EPTMPL268368 IND_MD_REGION -outputlayer MD_INT_VIA4pre;
OR MD_INT_VIA4pre MD_INT_VIA3 -outputlayer MD_INT_VIA4;
AND VIA5 IND_MD_REGION _EPTMPL268371;
SIZE _EPTMPL268371 -by "IND_MD_DN_10R" _EPTMPL268372;
AND _EPTMPL268372 IND_MD_REGION -outputlayer MD_INT_VIA5pre;
OR MD_INT_VIA5pre MD_INT_VIA4 -outputlayer MD_INT_VIA5;
AND VIA6 IND_MD_REGION _EPTMPL268375;
SIZE _EPTMPL268375 -by "IND_MD_DN_10R" _EPTMPL268376;
AND _EPTMPL268376 IND_MD_REGION -outputlayer MD_INT_VIA6pre;
OR MD_INT_VIA6pre MD_INT_VIA5 -outputlayer MD_INT_VIA6;
COPY MD_INT_VIA6 -outputlayer MD_INT_DEN_CHK;
COPY MD_INT_DEN_CHK -outputlayer MD_INT_DEN_CHKx;

RULE IND_MD.DN.10:M1 {
    CAPTION "For the region of (INDDMY_MD SIZING 12um) with VIAx adopted, mim metal density over any 15*15um2 area for all lower mental layer >= 15%";
    DENSITY M1x MD_INT_DEN_CHK -lt IND_MD_DN_10 -window "IND_MD_DN_10W" -step "IND_MD_DN_10W/2" -backup -inside_of layer MD_INT_DEN_CHKx -by_polygon -print "IND_MD.DN.10.density_M1.rep" -expr "  AREA(M1x)/AREA(MD_INT_DEN_CHK)  ";
}

RULE IND_MD.DN.10:M2 {
    CAPTION "For the region of (INDDMY_MD SIZING 12um) with VIAx adopted, mim metal density over any 15*15um2 area for all lower mental layer >= 15%";
    DENSITY M2x MD_INT_DEN_CHK -lt IND_MD_DN_10 -window "IND_MD_DN_10W" -step "IND_MD_DN_10W/2" -backup -inside_of layer MD_INT_DEN_CHKx -by_polygon -print "IND_MD.DN.10.density_M2.rep" -expr "  AREA(M2x)/AREA(MD_INT_DEN_CHK)  ";
}

RULE IND_MD.DN.10:M3 {
    CAPTION "For the region of (INDDMY_MD SIZING 12um) with VIAx adopted, mim metal density over any 15*15um2 area for all lower mental layer >= 15%";
    DENSITY M3x MD_INT_DEN_CHK -lt IND_MD_DN_10 -window "IND_MD_DN_10W" -step "IND_MD_DN_10W/2" -backup -inside_of layer MD_INT_DEN_CHKx -by_polygon -print "IND_MD.DN.10.density_M3.rep" -expr "  AREA(M3x)/AREA(MD_INT_DEN_CHK)  ";
}

RULE IND_MD.DN.10:M4 {
    CAPTION "For the region of (INDDMY_MD SIZING 12um) with VIAx adopted, mim metal density over any 15*15um2 area for all lower mental layer >= 15%";
    DENSITY M4x MD_INT_DEN_CHK -lt IND_MD_DN_10 -window "IND_MD_DN_10W" -step "IND_MD_DN_10W/2" -backup -inside_of layer MD_INT_DEN_CHKx -by_polygon -print "IND_MD.DN.10.density_M4.rep" -expr "  AREA(M4x)/AREA(MD_INT_DEN_CHK)  ";
}

RULE IND_MD.DN.10:M5 {
    CAPTION "For the region of (INDDMY_MD SIZING 12um) with VIAx adopted, mim metal density over any 15*15um2 area for all lower mental layer >= 15%";
    DENSITY M5x MD_INT_DEN_CHK -lt IND_MD_DN_10 -window "IND_MD_DN_10W" -step "IND_MD_DN_10W/2" -backup -inside_of layer MD_INT_DEN_CHKx -by_polygon -print "IND_MD.DN.10.density_M5.rep" -expr "  AREA(M5x)/AREA(MD_INT_DEN_CHK)  ";
}

RULE IND_MD.DN.10:M6 {
    CAPTION "For the region of (INDDMY_MD SIZING 12um) with VIAx adopted, mim metal density over any 15*15um2 area for all lower mental layer >= 15%";
    DENSITY M6x MD_INT_DEN_CHK -lt IND_MD_DN_10 -window "IND_MD_DN_10W" -step "IND_MD_DN_10W/2" -backup -inside_of layer MD_INT_DEN_CHKx -by_polygon -print "IND_MD.DN.10.density_M6.rep" -expr "  AREA(M6x)/AREA(MD_INT_DEN_CHK)  ";
}

RULE IND_MD.R.17:VIA1 {
    CAPTION "At least 100 VIA1 with space <= 0.2 um are required to connect M2(Mx) and M1(Mx or M1) in (INDDMY_MD SIZING 12 um)";
    AND M2 M1 _EPTMPL268387;
    AND IND_MD.R.17:VIA1:_EPTMPL268387 IND_MD_REGION -outputlayer MD_M2OvpM1;
    SELECT -interact VIA1_EXD MD_M2OvpM1 -outputlayer MD_Check_VIA1;
    SIZE MD_Check_VIA1 -by "(IND_MD_R_17/2)" -inside_of MD_M2OvpM1 -step "M1_S_1*0.7" -outputlayer MD_VIA1Merge;
    SELECT -enclose MD_VIA1Merge MD_Check_VIA1 -ge IND_MD_R_17_N -outputlayer MD_VIA1Merge2;
    AND MD_Check_VIA1 MD_VIA1Merge2 -outputlayer MD_Good_VIA1;
    SELECT -interact MD_M2OvpM1 MD_Good_VIA1 -outputlayer MD_GM2OvpM1;
    SELECT -outside MD_Check_VIA1 MD_GM2OvpM1;
}

RULE IND_MD.R.17:VIA2 {
    CAPTION "At least 100 VIA2 with space <= 0.2 um are required to connect M3(Mx) and M2(Mx or M1) in (INDDMY_MD SIZING 12 um)";
    AND M3 M2 _EPTMPL268395;
    AND IND_MD.R.17:VIA2:_EPTMPL268395 IND_MD_REGION -outputlayer MD_M3OvpM2;
    SELECT -interact VIA2_EXD MD_M3OvpM2 -outputlayer MD_Check_VIA2;
    SIZE MD_Check_VIA2 -by "(IND_MD_R_17/2)" -inside_of MD_M3OvpM2 -step "M2_S_1*0.7" -outputlayer MD_VIA2Merge;
    SELECT -enclose MD_VIA2Merge MD_Check_VIA2 -ge IND_MD_R_17_N -outputlayer MD_VIA2Merge2;
    AND MD_Check_VIA2 MD_VIA2Merge2 -outputlayer MD_Good_VIA2;
    SELECT -interact MD_M3OvpM2 MD_Good_VIA2 -outputlayer MD_GM3OvpM2;
    SELECT -outside MD_Check_VIA2 MD_GM3OvpM2;
}

RULE IND_MD.R.17:VIA3 {
    CAPTION "At least 100 VIA3 with space <= 0.2 um are required to connect M4(Mx) and M3(Mx or M1) in (INDDMY_MD SIZING 12 um)";
    AND M4 M3 _EPTMPL268403;
    AND IND_MD.R.17:VIA3:_EPTMPL268403 IND_MD_REGION -outputlayer MD_M4OvpM3;
    SELECT -interact VIA3_EXD MD_M4OvpM3 -outputlayer MD_Check_VIA3;
    SIZE MD_Check_VIA3 -by "(IND_MD_R_17/2)" -inside_of MD_M4OvpM3 -step "M3_S_1*0.7" -outputlayer MD_VIA3Merge;
    SELECT -enclose MD_VIA3Merge MD_Check_VIA3 -ge IND_MD_R_17_N -outputlayer MD_VIA3Merge2;
    AND MD_Check_VIA3 MD_VIA3Merge2 -outputlayer MD_Good_VIA3;
    SELECT -interact MD_M4OvpM3 MD_Good_VIA3 -outputlayer MD_GM4OvpM3;
    SELECT -outside MD_Check_VIA3 MD_GM4OvpM3;
}

RULE IND_MD.R.17:VIA4 {
    CAPTION "At least 100 VIA4 with space <= 0.2 um are required to connect M5(Mx) and M4(Mx or M1) in (INDDMY_MD SIZING 12 um)";
    AND M5 M4 _EPTMPL268411;
    AND IND_MD.R.17:VIA4:_EPTMPL268411 IND_MD_REGION -outputlayer MD_M5OvpM4;
    SELECT -interact VIA4_EXD MD_M5OvpM4 -outputlayer MD_Check_VIA4;
    SIZE MD_Check_VIA4 -by "(IND_MD_R_17/2)" -inside_of MD_M5OvpM4 -step "M4_S_1*0.7" -outputlayer MD_VIA4Merge;
    SELECT -enclose MD_VIA4Merge MD_Check_VIA4 -ge IND_MD_R_17_N -outputlayer MD_VIA4Merge2;
    AND MD_Check_VIA4 MD_VIA4Merge2 -outputlayer MD_Good_VIA4;
    SELECT -interact MD_M5OvpM4 MD_Good_VIA4 -outputlayer MD_GM5OvpM4;
    SELECT -outside MD_Check_VIA4 MD_GM5OvpM4;
}

RULE IND_MD.R.17:VIA5 {
    CAPTION "At least 100 VIA5 with space <= 0.2 um are required to connect M6(Mx) and M5(Mx or M1) in (INDDMY_MD SIZING 12 um)";
    AND M6 M5 _EPTMPL268419;
    AND IND_MD.R.17:VIA5:_EPTMPL268419 IND_MD_REGION -outputlayer MD_M6OvpM5;
    SELECT -interact VIA5_EXD MD_M6OvpM5 -outputlayer MD_Check_VIA5;
    SIZE MD_Check_VIA5 -by "(IND_MD_R_17/2)" -inside_of MD_M6OvpM5 -step "M5_S_1*0.7" -outputlayer MD_VIA5Merge;
    SELECT -enclose MD_VIA5Merge MD_Check_VIA5 -ge IND_MD_R_17_N -outputlayer MD_VIA5Merge2;
    AND MD_Check_VIA5 MD_VIA5Merge2 -outputlayer MD_Good_VIA5;
    SELECT -interact MD_M6OvpM5 MD_Good_VIA5 -outputlayer MD_GM6OvpM5;
    SELECT -outside MD_Check_VIA5 MD_GM6OvpM5;
}

RULE IND_MD.R.17:VIA6 {
    CAPTION "At least 100 VIA6 with space <= 0.2 um are required to connect M7(Mx) and M6(Mx or M1) in (INDDMY_MD SIZING 12 um)";
    AND M7 M6 _EPTMPL268427;
    AND IND_MD.R.17:VIA6:_EPTMPL268427 IND_MD_REGION -outputlayer MD_M7OvpM6;
    SELECT -interact VIA6_EXD MD_M7OvpM6 -outputlayer MD_Check_VIA6;
    SIZE MD_Check_VIA6 -by "(IND_MD_R_17/2)" -inside_of MD_M7OvpM6 -step "M6_S_1*0.7" -outputlayer MD_VIA6Merge;
    SELECT -enclose MD_VIA6Merge MD_Check_VIA6 -ge IND_MD_R_17_N -outputlayer MD_VIA6Merge2;
    AND MD_Check_VIA6 MD_VIA6Merge2 -outputlayer MD_Good_VIA6;
    SELECT -interact MD_M7OvpM6 MD_Good_VIA6 -outputlayer MD_GM7OvpM6;
    SELECT -outside MD_Check_VIA6 MD_GM7OvpM6;
}

RULE IND_MD.W.1 {
    CAPTION "M1, DM1, DM1_O width in (INDDMY_COIL SIZING 16 um) >= 0.4";
    SELECT -outside -not M1x IND_COIL_REGION -outputlayer A;
    INTE A -lt "IND_MD_W_1-0.01" -abut -lt 90 -single_point -output region _EPTMPL268436;
    SELECT -outside -not IND_MD.W.1:_EPTMPL268436 IND_COIL_REGION;
}

RULE IND_MD.W.2:M2 {
    CAPTION "Mx , DMx , DMx_O width in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M2x IND_COIL_REGION -outputlayer A;
    INTE A -lt "IND_MD_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268439;
    SELECT -outside -not IND_MD.W.2:M2:_EPTMPL268439 IND_COIL_REGION;
}

RULE IND_MD.W.2:M3 {
    CAPTION "Mx , DMx , DMx_O width in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M3x IND_COIL_REGION -outputlayer A;
    INTE A -lt "IND_MD_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268442;
    SELECT -outside -not IND_MD.W.2:M3:_EPTMPL268442 IND_COIL_REGION;
}

RULE IND_MD.W.2:M4 {
    CAPTION "Mx , DMx , DMx_O width in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M4x IND_COIL_REGION -outputlayer A;
    INTE A -lt "IND_MD_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268445;
    SELECT -outside -not IND_MD.W.2:M4:_EPTMPL268445 IND_COIL_REGION;
}

RULE IND_MD.W.2:M5 {
    CAPTION "Mx , DMx , DMx_O width in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M5x IND_COIL_REGION -outputlayer A;
    INTE A -lt "IND_MD_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268448;
    SELECT -outside -not IND_MD.W.2:M5:_EPTMPL268448 IND_COIL_REGION;
}

RULE IND_MD.W.2:M6 {
    CAPTION "Mx , DMx , DMx_O width in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M6x IND_COIL_REGION -outputlayer A;
    INTE A -lt "IND_MD_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268451;
    SELECT -outside -not IND_MD.W.2:M6:_EPTMPL268451 IND_COIL_REGION;
}

RULE IND_MD.W.2:M7 {
    CAPTION "Mx , DMx , DMx_O width in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M7x IND_COIL_REGION -outputlayer A;
    INTE A -lt "IND_MD_W_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268454;
    SELECT -outside -not IND_MD.W.2:M7:_EPTMPL268454 IND_COIL_REGION;
}

RULE IND_MD.W.3:M8 {
    CAPTION "Mz , DMz width in (INDDMY_COIL SIZING 16 um)>= 0.8";
    SELECT -outside -not M8x IND_COIL_REGION -outputlayer A;
    INTE A -lt "IND_MD_W_3-0.01" -abut -lt 90 -single_point -output region _EPTMPL268457;
    SELECT -outside -not IND_MD.W.3:M8:_EPTMPL268457 IND_COIL_REGION;
}

RULE IND_MD.W.4:M1 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O maximum width <= 12";
    SELECT -outside -not M1x IND_COIL_REGION -outputlayer A;
    SIZE A -by "(IND_MD_W_4+0.01)/2" -underover -truncate "(IND_MD_W_4+0.01)/2";
}

RULE IND_MD.W.4:M2 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O maximum width <= 12";
    SELECT -outside -not M2x IND_COIL_REGION -outputlayer A;
    SIZE A -by "(IND_MD_W_4+0.01)/2" -underover -truncate "(IND_MD_W_4+0.01)/2";
}

RULE IND_MD.W.4:M3 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O maximum width <= 12";
    SELECT -outside -not M3x IND_COIL_REGION -outputlayer A;
    SIZE A -by "(IND_MD_W_4+0.01)/2" -underover -truncate "(IND_MD_W_4+0.01)/2";
}

RULE IND_MD.W.4:M4 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O maximum width <= 12";
    SELECT -outside -not M4x IND_COIL_REGION -outputlayer A;
    SIZE A -by "(IND_MD_W_4+0.01)/2" -underover -truncate "(IND_MD_W_4+0.01)/2";
}

RULE IND_MD.W.4:M5 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O maximum width <= 12";
    SELECT -outside -not M5x IND_COIL_REGION -outputlayer A;
    SIZE A -by "(IND_MD_W_4+0.01)/2" -underover -truncate "(IND_MD_W_4+0.01)/2";
}

RULE IND_MD.W.4:M6 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O maximum width <= 12";
    SELECT -outside -not M6x IND_COIL_REGION -outputlayer A;
    SIZE A -by "(IND_MD_W_4+0.01)/2" -underover -truncate "(IND_MD_W_4+0.01)/2";
}

RULE IND_MD.W.4:M7 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O maximum width <= 12";
    SELECT -outside -not M7x IND_COIL_REGION -outputlayer A;
    SIZE A -by "(IND_MD_W_4+0.01)/2" -underover -truncate "(IND_MD_W_4+0.01)/2";
}

RULE IND_MD.W.7 {
    CAPTION "Max. dimension (either width or length) of an INDDMY_MD region <= 600 um";
    SELECT -enclose_rect INDDMY_MD -width 0.005 -length 600.005+0.01 -orthogonal_only;
}

RULE IND_MD.S.1 {
    CAPTION "M1, DM1,DM1_O space in (INDDMY_COIL SIZING 16 um) >= 0.4";
    SELECT -outside -not M1x IND_COIL_REGION -outputlayer A;
    EXTE A -lt "IND_MD_S_1-0.01" -abut -lt 90 -single_point -output region _EPTMPL268475;
    SELECT -outside -not IND_MD.S.1:_EPTMPL268475 IND_COIL_REGION;
}

RULE IND_MD.S.2:M2 {
    CAPTION "Mx, DMx, DMx_O space in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M2x IND_COIL_REGION -outputlayer A;
    EXTE A -lt "IND_MD_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268478;
    SELECT -outside -not IND_MD.S.2:M2:_EPTMPL268478 IND_COIL_REGION;
}

RULE IND_MD.S.2:M3 {
    CAPTION "Mx, DMx, DMx_O space in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M3x IND_COIL_REGION -outputlayer A;
    EXTE A -lt "IND_MD_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268481;
    SELECT -outside -not IND_MD.S.2:M3:_EPTMPL268481 IND_COIL_REGION;
}

RULE IND_MD.S.2:M4 {
    CAPTION "Mx, DMx, DMx_O space in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M4x IND_COIL_REGION -outputlayer A;
    EXTE A -lt "IND_MD_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268484;
    SELECT -outside -not IND_MD.S.2:M4:_EPTMPL268484 IND_COIL_REGION;
}

RULE IND_MD.S.2:M5 {
    CAPTION "Mx, DMx, DMx_O space in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M5x IND_COIL_REGION -outputlayer A;
    EXTE A -lt "IND_MD_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268487;
    SELECT -outside -not IND_MD.S.2:M5:_EPTMPL268487 IND_COIL_REGION;
}

RULE IND_MD.S.2:M6 {
    CAPTION "Mx, DMx, DMx_O space in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M6x IND_COIL_REGION -outputlayer A;
    EXTE A -lt "IND_MD_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268490;
    SELECT -outside -not IND_MD.S.2:M6:_EPTMPL268490 IND_COIL_REGION;
}

RULE IND_MD.S.2:M7 {
    CAPTION "Mx, DMx, DMx_O space in (INDDMY_COIL SIZING 16 um) >= 0.6";
    SELECT -outside -not M7x IND_COIL_REGION -outputlayer A;
    EXTE A -lt "IND_MD_S_2-0.01" -abut -lt 90 -single_point -output region _EPTMPL268493;
    SELECT -outside -not IND_MD.S.2:M7:_EPTMPL268493 IND_COIL_REGION;
}

RULE IND_MD.S.3:M8 {
    CAPTION "Mz, DMz space in (INDDMY_COIL SIZING 16um) >= 0.8";
    SELECT -outside -not M8x IND_COIL_REGION -outputlayer A;
    EXTE A -lt "IND_MD_S_3-0.01" -abut -lt 90 -single_point -output region _EPTMPL268496;
    SELECT -outside -not IND_MD.S.3:M8:_EPTMPL268496 IND_COIL_REGION;
}

RULE IND_MD.S.4:M1 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 1.0";
    EXTE IND_MD_WideM11.5 M1x -lt "IND_MD_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M1x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND_MD.S.5:M1 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 4.5 um (W2) and the parallel metal run length > 4.5 um (L2)] >= 2.0";
    EXTE IND_MD_WideM14.5 M1x -lt "IND_MD_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M1x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND_MD.S.4:M2 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 1.0";
    EXTE IND_MD_WideM21.5 M2x -lt "IND_MD_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M2x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND_MD.S.5:M2 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 4.5 um (W2) and the parallel metal run length > 4.5 um (L2)] >= 2.0";
    EXTE IND_MD_WideM24.5 M2x -lt "IND_MD_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M2x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND_MD.S.4:M3 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 1.0";
    EXTE IND_MD_WideM31.5 M3x -lt "IND_MD_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M3x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND_MD.S.5:M3 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 4.5 um (W2) and the parallel metal run length > 4.5 um (L2)] >= 2.0";
    EXTE IND_MD_WideM34.5 M3x -lt "IND_MD_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M3x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND_MD.S.4:M4 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 1.0";
    EXTE IND_MD_WideM41.5 M4x -lt "IND_MD_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M4x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND_MD.S.5:M4 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 4.5 um (W2) and the parallel metal run length > 4.5 um (L2)] >= 2.0";
    EXTE IND_MD_WideM44.5 M4x -lt "IND_MD_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M4x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND_MD.S.4:M5 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 1.0";
    EXTE IND_MD_WideM51.5 M5x -lt "IND_MD_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M5x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND_MD.S.5:M5 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 4.5 um (W2) and the parallel metal run length > 4.5 um (L2)] >= 2.0";
    EXTE IND_MD_WideM54.5 M5x -lt "IND_MD_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M5x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND_MD.S.4:M6 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 1.0";
    EXTE IND_MD_WideM61.5 M6x -lt "IND_MD_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M6x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND_MD.S.5:M6 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 4.5 um (W2) and the parallel metal run length > 4.5 um (L2)] >= 2.0";
    EXTE IND_MD_WideM64.5 M6x -lt "IND_MD_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M6x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND_MD.S.4:M7 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 1.0";
    EXTE IND_MD_WideM71.5 M7x -lt "IND_MD_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M7x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND_MD.S.5:M7 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 4.5 um (W2) and the parallel metal run length > 4.5 um (L2)] >= 2.0";
    EXTE IND_MD_WideM74.5 M7x -lt "IND_MD_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M7x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND_MD.S.4:M8 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 1.5 um (W1) and the parallel metal run length > 1.5 um (L1)] >= 1.0";
    EXTE IND_MD_WideM81.5 M8x -lt "IND_MD_S_4-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M8x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 1.5+GRID;
}

RULE IND_MD.S.5:M8 {
    CAPTION "M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 um) [at least one metal line width > 4.5 um (W2) and the parallel metal run length > 4.5 um (L2)] >= 2.0";
    EXTE IND_MD_WideM84.5 M8x -lt "IND_MD_S_5-0.01" -metric opposite -output region -measure all -outputlayer X;
    NOT X M8x -outputlayer Y;
    SELECT -enclose_rect Y -width GRID -length 4.5+GRID;
}

RULE IND_MD.R.2__IND_MD.R.3:VIA7 {
    CAPTION "More than 4 VIA7 with space <= 1.7 um is required to connect M8(Mz or Mu) and M7(Mz or Mx) in (INDDMY_MD SIZING 12 um)";
    AND M8x M7x _EPTMPL268546;
    AND IND_MD.R.2__IND_MD.R.3:VIA7:_EPTMPL268546 IND_MD_REGION -outputlayer M8OvpM7;
    SELECT -interact VIA7_EXD M8OvpM7 -outputlayer Check_VIA7;
    SIZE Check_VIA7 -by "(1.7/2)" -inside_of M8OvpM7 -step "M7_S_1*0.7" -outputlayer VIA7Merge;
    SELECT -enclose VIA7Merge Check_VIA7 -ge 4 -outputlayer VIA7Merge2;
    AND Check_VIA7 VIA7Merge2 -outputlayer Good_VIA7;
    SELECT -interact M8OvpM7 Good_VIA7 -outputlayer GM8OvpM7;
    SELECT -outside Check_VIA7 GM8OvpM7;
}

RULE IND_MD.R.2__IND_MD.R.3:VIA8 {
    CAPTION "More than 4 VIA8 with space <= 1.7 um is required to connect M9(Mz or Mu) and M8(Mz or Mx) in (INDDMY_MD SIZING 12 um)";
    AND M9x M8x _EPTMPL268554;
    AND IND_MD.R.2__IND_MD.R.3:VIA8:_EPTMPL268554 IND_MD_REGION -outputlayer M9OvpM8;
    SELECT -interact VIA8_EXD M9OvpM8 -outputlayer Check_VIA8;
    SIZE Check_VIA8 -by "(1.7/2)" -inside_of M9OvpM8 -step "M8_S_1*0.7" -outputlayer VIA8Merge;
    SELECT -enclose VIA8Merge Check_VIA8 -ge 4 -outputlayer VIA8Merge2;
    AND Check_VIA8 VIA8Merge2 -outputlayer Good_VIA8;
    SELECT -interact M9OvpM8 Good_VIA8 -outputlayer GM9OvpM8;
    SELECT -outside Check_VIA8 GM9OvpM8;
}
EDGE_BOOLEAN -coincident_only INDDMY_COIL INDDMY_MD _EPTMPL268562;
EDGE_EXPAND _EPTMPL268562 -inside_by 0.005 -outputlayer IND_MD_COIL_AREA1;
EDGE_SELECT -coincident_only INDDMY_COIL IND_MD_COIL_AREA1 _EPTMPL268564;
EDGE_EXPAND _EPTMPL268564 -inside_by 0.005 -outputlayer IND_MD_COIL_AREA2;
OR IND_MD_COIL_AREA1 IND_MD_COIL_AREA2 _EPTMPL268566;
BBOX _EPTMPL268566 -outputlayer IND_MD_leading;
AND M1 INDDMY_COIL -outputlayer INDDMY_COIL_M1;
AND M1 IND_MD_REGION _EPTMPL268569;
EXTE _EPTMPL268569 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M1_A;
EDGE_SELECT -coincident_only -outside M1 IND_MD_M1_A -outputlayer IND_MD_M1_B;
AND M1 IND_MD_leading -outputlayer IND_MD_leading_M1;
NOT INDDMY_COIL_M1 IND_MD_leading_M1 _EPTMPL268573;
AND _EPTMPL268573 INDDMY_MD -outputlayer IND_MD_spiral_M1;

RULE IND_MD.R.13:M1 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M1 IND_MD_M1_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}
AND M2 INDDMY_COIL -outputlayer INDDMY_COIL_M2;
AND M2 IND_MD_REGION _EPTMPL268581;
EXTE _EPTMPL268581 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M2_A;
EDGE_SELECT -coincident_only -outside M2 IND_MD_M2_A -outputlayer IND_MD_M2_B;
AND M2 IND_MD_leading -outputlayer IND_MD_leading_M2;
NOT INDDMY_COIL_M2 IND_MD_leading_M2 _EPTMPL268585;
AND _EPTMPL268585 INDDMY_MD -outputlayer IND_MD_spiral_M2;

RULE IND_MD.R.13:M2 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M2 IND_MD_M2_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}
AND M3 INDDMY_COIL -outputlayer INDDMY_COIL_M3;
AND M3 IND_MD_REGION _EPTMPL268593;
EXTE _EPTMPL268593 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M3_A;
EDGE_SELECT -coincident_only -outside M3 IND_MD_M3_A -outputlayer IND_MD_M3_B;
AND M3 IND_MD_leading -outputlayer IND_MD_leading_M3;
NOT INDDMY_COIL_M3 IND_MD_leading_M3 _EPTMPL268597;
AND _EPTMPL268597 INDDMY_MD -outputlayer IND_MD_spiral_M3;

RULE IND_MD.R.13:M3 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M3 IND_MD_M3_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}
AND M4 INDDMY_COIL -outputlayer INDDMY_COIL_M4;
AND M4 IND_MD_REGION _EPTMPL268605;
EXTE _EPTMPL268605 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M4_A;
EDGE_SELECT -coincident_only -outside M4 IND_MD_M4_A -outputlayer IND_MD_M4_B;
AND M4 IND_MD_leading -outputlayer IND_MD_leading_M4;
NOT INDDMY_COIL_M4 IND_MD_leading_M4 _EPTMPL268609;
AND _EPTMPL268609 INDDMY_MD -outputlayer IND_MD_spiral_M4;

RULE IND_MD.R.13:M4 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M4 IND_MD_M4_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}
AND M5 INDDMY_COIL -outputlayer INDDMY_COIL_M5;
AND M5 IND_MD_REGION _EPTMPL268617;
EXTE _EPTMPL268617 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M5_A;
EDGE_SELECT -coincident_only -outside M5 IND_MD_M5_A -outputlayer IND_MD_M5_B;
AND M5 IND_MD_leading -outputlayer IND_MD_leading_M5;
NOT INDDMY_COIL_M5 IND_MD_leading_M5 _EPTMPL268621;
AND _EPTMPL268621 INDDMY_MD -outputlayer IND_MD_spiral_M5;

RULE IND_MD.R.13:M5 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M5 IND_MD_M5_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}
AND M6 INDDMY_COIL -outputlayer INDDMY_COIL_M6;
AND M6 IND_MD_REGION _EPTMPL268629;
EXTE _EPTMPL268629 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M6_A;
EDGE_SELECT -coincident_only -outside M6 IND_MD_M6_A -outputlayer IND_MD_M6_B;
AND M6 IND_MD_leading -outputlayer IND_MD_leading_M6;
NOT INDDMY_COIL_M6 IND_MD_leading_M6 _EPTMPL268633;
AND _EPTMPL268633 INDDMY_MD -outputlayer IND_MD_spiral_M6;

RULE IND_MD.R.13:M6 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M6 IND_MD_M6_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}
AND M7 INDDMY_COIL -outputlayer INDDMY_COIL_M7;
AND M7 IND_MD_REGION _EPTMPL268641;
EXTE _EPTMPL268641 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M7_A;
EDGE_SELECT -coincident_only -outside M7 IND_MD_M7_A -outputlayer IND_MD_M7_B;
AND M7 IND_MD_leading -outputlayer IND_MD_leading_M7;
NOT INDDMY_COIL_M7 IND_MD_leading_M7 _EPTMPL268645;
AND _EPTMPL268645 INDDMY_MD -outputlayer IND_MD_spiral_M7;

RULE IND_MD.R.13:M7 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M7 IND_MD_M7_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}
AND M8 INDDMY_COIL -outputlayer INDDMY_COIL_M8;
AND M8 IND_MD_REGION _EPTMPL268653;
EXTE _EPTMPL268653 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M8_A;
EDGE_SELECT -coincident_only -outside M8 IND_MD_M8_A -outputlayer IND_MD_M8_B;
AND M8 IND_MD_leading -outputlayer IND_MD_leading_M8;
NOT INDDMY_COIL_M8 IND_MD_leading_M8 _EPTMPL268657;
AND _EPTMPL268657 INDDMY_MD -outputlayer IND_MD_spiral_M8;

RULE IND_MD.R.13:M8 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M8 IND_MD_M8_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}
AND M9 INDDMY_COIL -outputlayer INDDMY_COIL_M9;
AND M9 IND_MD_REGION _EPTMPL268665;
EXTE _EPTMPL268665 INDDMY_MD -lt 0.01 -abut -legt 0 135 -intersecting ONLY -output region -outputlayer IND_MD_M9_A;
EDGE_SELECT -coincident_only -outside M9 IND_MD_M9_A -outputlayer IND_MD_M9_B;
AND M9 IND_MD_leading -outputlayer IND_MD_leading_M9;
NOT INDDMY_COIL_M9 IND_MD_leading_M9 _EPTMPL268669;
AND _EPTMPL268669 INDDMY_MD -outputlayer IND_MD_spiral_M9;

RULE IND_MD.R.13:M9 {
    CAPTION "INDDMY_MD enclosure of inductor metal spirals >= 4 um.";
    ANGLE INDDMY_MD -eq 45 -outputlayer INDDMY_MD_45;
    EDGE_BOOLEAN -coincident_only -not INDDMY_MD INDDMY_MD_45 -outputlayer INDDMY_MD_90;
    EDGE_SELECT -coincident_only -inside -not IND_MD_spiral_M9 IND_MD_M9_B -outputlayer IND_MD_core_check;
    ENC IND_MD_core_check INDDMY_MD_45 -lt "4 - GRID" -abut -lt 90 -output region;
    ENC IND_MD_core_check INDDMY_MD_90 -lt 4 -abut -lt 90 -output region;
}

RULE IND_MD.DN.7:M1 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M1x -gt 0.9 -inside_of layer IND_MD_REGION -window 50 -step 25 -backup -print "IND_MD.DN.7.M1.density";
}

RULE IND_MD.DN.7:M2 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M2x -gt 0.9 -inside_of layer IND_MD_REGION -window 50 -step 25 -backup -print "IND_MD.DN.7.M2.density";
}

RULE IND_MD.DN.7:M3 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M3x -gt 0.9 -inside_of layer IND_MD_REGION -window 50 -step 25 -backup -print "IND_MD.DN.7.M3.density";
}

RULE IND_MD.DN.7:M4 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M4x -gt 0.9 -inside_of layer IND_MD_REGION -window 50 -step 25 -backup -print "IND_MD.DN.7.M4.density";
}

RULE IND_MD.DN.7:M5 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M5x -gt 0.9 -inside_of layer IND_MD_REGION -window 50 -step 25 -backup -print "IND_MD.DN.7.M5.density";
}

RULE IND_MD.DN.7:M6 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M6x -gt 0.9 -inside_of layer IND_MD_REGION -window 50 -step 25 -backup -print "IND_MD.DN.7.M6.density";
}

RULE IND_MD.DN.7:M7 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M7x -gt 0.9 -inside_of layer IND_MD_REGION -window 50 -step 25 -backup -print "IND_MD.DN.7.M7.density";
}

RULE IND_MD.DN.7:M8 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 50um x 50um area (stepping in 25um) <= 90%";
    DENSITY M8x -gt 0.9 -inside_of layer IND_MD_REGION -window 50 -step 25 -backup -print "IND_MD.DN.7.M8.density";
}

RULE IND_MD.DN.8:M1 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M1x -gt 0.8 -inside_of layer IND_MD_REGION -window 100 -step 50 -backup -print "IND_MD.DN.8.M1.density";
}

RULE IND_MD.DN.8:M2 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M2x -gt 0.8 -inside_of layer IND_MD_REGION -window 100 -step 50 -backup -print "IND_MD.DN.8.M2.density";
}

RULE IND_MD.DN.8:M3 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M3x -gt 0.8 -inside_of layer IND_MD_REGION -window 100 -step 50 -backup -print "IND_MD.DN.8.M3.density";
}

RULE IND_MD.DN.8:M4 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M4x -gt 0.8 -inside_of layer IND_MD_REGION -window 100 -step 50 -backup -print "IND_MD.DN.8.M4.density";
}

RULE IND_MD.DN.8:M5 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M5x -gt 0.8 -inside_of layer IND_MD_REGION -window 100 -step 50 -backup -print "IND_MD.DN.8.M5.density";
}

RULE IND_MD.DN.8:M6 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M6x -gt 0.8 -inside_of layer IND_MD_REGION -window 100 -step 50 -backup -print "IND_MD.DN.8.M6.density";
}

RULE IND_MD.DN.8:M7 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M7x -gt 0.8 -inside_of layer IND_MD_REGION -window 100 -step 50 -backup -print "IND_MD.DN.8.M7.density";
}

RULE IND_MD.DN.8:M8 {
    CAPTION "Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12 um) over any 100um x 100um area (stepping in 50um) <= 80%";
    DENSITY M8x -gt 0.8 -inside_of layer IND_MD_REGION -window 100 -step 50 -backup -print "IND_MD.DN.8.M8.density";
}
AND LMARK_METAL CSRDMY -outputlayer LMARK_METAL_CSR;
AND LSLOT CSRDMY -outputlayer LMARK_SLOT_CSR;
OR LMARK_METAL_CSR LMARK_SLOT_CSR -outputlayer LMARK_MS_CSR;
CONVEX_EDGE CSRDMY -angle1 -eq 90 -angle2 -eq 45 -outputlayer CSR_ED;
EDGE_EXPAND CSR_ED -inside_by 2 -outputlayer CSR_EXD;
AND CO CSRDMY _EPTMPL268697;
NOT _EPTMPL268697 VIA_EXD _EPTMPL268698;
NOT _EPTMPL268698 CSR_EXD -outputlayer CC_CO;
AND M1 CSRDMY -outputlayer CC_M1;
AND VIA1 CSRDMY _EPTMPL268701;
NOT _EPTMPL268701 VIA_EXD _EPTMPL268702;
NOT _EPTMPL268702 CSR_EXD -outputlayer CC_V1;
SIZE CC_M1 -by 0.6 -underover _EPTMPL268704;
HOLES _EPTMPL268704 -outputlayer CC_M1_HOLE;
AREA CC_M1_HOLE -gt 300 -outputlayer CC_M1_LSLOT;
AREA CC_M1_HOLE -le 300 -outputlayer CC_M1_FENCE_HOLE;
EDGE_EXPAND CC_M1_FENCE_HOLE -outside_by 2.5 _EPTMPL268708;
NOT CC_M1 _EPTMPL268708 _EPTMPL268709;
SELECT -interact -not _EPTMPL268709 SEALRING _EPTMPL268710;
SIZE _EPTMPL268710 -by 0.4 -underover -outputlayer CC_M1_FENCE_CROSS;
AND M2 CSRDMY -outputlayer CC_M2;
AND VIA2 CSRDMY _EPTMPL268713;
NOT _EPTMPL268713 VIA_EXD _EPTMPL268714;
NOT _EPTMPL268714 CSR_EXD -outputlayer CC_V2;
SIZE CC_M2 -by 0.6 -underover _EPTMPL268716;
HOLES _EPTMPL268716 -outputlayer CC_M2_HOLE;
AREA CC_M2_HOLE -gt 300 -outputlayer CC_M2_LSLOT;
AREA CC_M2_HOLE -le 300 -outputlayer CC_M2_FENCE_HOLE;
EDGE_EXPAND CC_M2_FENCE_HOLE -outside_by 2.5 _EPTMPL268720;
NOT CC_M2 _EPTMPL268720 _EPTMPL268721;
SELECT -interact -not _EPTMPL268721 SEALRING _EPTMPL268722;
SIZE _EPTMPL268722 -by 0.4 -underover -outputlayer CC_M2_FENCE_CROSS;
AND M3 CSRDMY -outputlayer CC_M3;
AND VIA3 CSRDMY _EPTMPL268725;
NOT _EPTMPL268725 VIA_EXD _EPTMPL268726;
NOT _EPTMPL268726 CSR_EXD -outputlayer CC_V3;
SIZE CC_M3 -by 0.6 -underover _EPTMPL268728;
HOLES _EPTMPL268728 -outputlayer CC_M3_HOLE;
AREA CC_M3_HOLE -gt 300 -outputlayer CC_M3_LSLOT;
AREA CC_M3_HOLE -le 300 -outputlayer CC_M3_FENCE_HOLE;
EDGE_EXPAND CC_M3_FENCE_HOLE -outside_by 2.5 _EPTMPL268732;
NOT CC_M3 _EPTMPL268732 _EPTMPL268733;
SELECT -interact -not _EPTMPL268733 SEALRING _EPTMPL268734;
SIZE _EPTMPL268734 -by 0.4 -underover -outputlayer CC_M3_FENCE_CROSS;
AND M4 CSRDMY -outputlayer CC_M4;
AND VIA4 CSRDMY _EPTMPL268737;
NOT _EPTMPL268737 VIA_EXD _EPTMPL268738;
NOT _EPTMPL268738 CSR_EXD -outputlayer CC_V4;
SIZE CC_M4 -by 0.6 -underover _EPTMPL268740;
HOLES _EPTMPL268740 -outputlayer CC_M4_HOLE;
AREA CC_M4_HOLE -gt 300 -outputlayer CC_M4_LSLOT;
AREA CC_M4_HOLE -le 300 -outputlayer CC_M4_FENCE_HOLE;
EDGE_EXPAND CC_M4_FENCE_HOLE -outside_by 2.5 _EPTMPL268744;
NOT CC_M4 _EPTMPL268744 _EPTMPL268745;
SELECT -interact -not _EPTMPL268745 SEALRING _EPTMPL268746;
SIZE _EPTMPL268746 -by 0.4 -underover -outputlayer CC_M4_FENCE_CROSS;
AND M5 CSRDMY -outputlayer CC_M5;
AND VIA5 CSRDMY _EPTMPL268749;
NOT _EPTMPL268749 VIA_EXD _EPTMPL268750;
NOT _EPTMPL268750 CSR_EXD -outputlayer CC_V5;
SIZE CC_M5 -by 0.6 -underover _EPTMPL268752;
HOLES _EPTMPL268752 -outputlayer CC_M5_HOLE;
AREA CC_M5_HOLE -gt 300 -outputlayer CC_M5_LSLOT;
AREA CC_M5_HOLE -le 300 -outputlayer CC_M5_FENCE_HOLE;
EDGE_EXPAND CC_M5_FENCE_HOLE -outside_by 2.5 _EPTMPL268756;
NOT CC_M5 _EPTMPL268756 _EPTMPL268757;
SELECT -interact -not _EPTMPL268757 SEALRING _EPTMPL268758;
SIZE _EPTMPL268758 -by 0.4 -underover -outputlayer CC_M5_FENCE_CROSS;
AND M6 CSRDMY -outputlayer CC_M6;
AND VIA6 CSRDMY _EPTMPL268761;
NOT _EPTMPL268761 VIA_EXD _EPTMPL268762;
NOT _EPTMPL268762 CSR_EXD -outputlayer CC_V6;
SIZE CC_M6 -by 0.6 -underover _EPTMPL268764;
HOLES _EPTMPL268764 -outputlayer CC_M6_HOLE;
AREA CC_M6_HOLE -gt 300 -outputlayer CC_M6_LSLOT;
AREA CC_M6_HOLE -le 300 -outputlayer CC_M6_FENCE_HOLE;
EDGE_EXPAND CC_M6_FENCE_HOLE -outside_by 2.5 _EPTMPL268768;
NOT CC_M6 _EPTMPL268768 _EPTMPL268769;
SELECT -interact -not _EPTMPL268769 SEALRING _EPTMPL268770;
SIZE _EPTMPL268770 -by 0.4 -underover -outputlayer CC_M6_FENCE_CROSS;
AND M7 CSRDMY -outputlayer CC_M7;
AND VIA7 CSRDMY _EPTMPL268773;
NOT _EPTMPL268773 VIA_EXD _EPTMPL268774;
NOT _EPTMPL268774 CSR_EXD -outputlayer CC_V7;
SIZE CC_M7 -by 0.6 -underover _EPTMPL268776;
HOLES _EPTMPL268776 -outputlayer CC_M7_HOLE;
AREA CC_M7_HOLE -gt 300 -outputlayer CC_M7_LSLOT;
AREA CC_M7_HOLE -le 300 -outputlayer CC_M7_FENCE_HOLE;
EDGE_EXPAND CC_M7_FENCE_HOLE -outside_by 2.5 _EPTMPL268780;
NOT CC_M7 _EPTMPL268780 _EPTMPL268781;
SELECT -interact -not _EPTMPL268781 SEALRING _EPTMPL268782;
SIZE _EPTMPL268782 -by 0.4 -underover -outputlayer CC_M7_FENCE_CROSS;
AND M8 CSRDMY -outputlayer CC_M8;
AND VIA8 CSRDMY _EPTMPL268785;
NOT _EPTMPL268785 VIA_EXD _EPTMPL268786;
NOT _EPTMPL268786 CSR_EXD -outputlayer CC_V8;
SIZE CC_M8 -by 0.6 -underover _EPTMPL268788;
HOLES _EPTMPL268788 -outputlayer CC_M8_HOLE;
AREA CC_M8_HOLE -gt 300 -outputlayer CC_M8_LSLOT;
AREA CC_M8_HOLE -le 300 -outputlayer CC_M8_FENCE_HOLE;
EDGE_EXPAND CC_M8_FENCE_HOLE -outside_by 2.5 _EPTMPL268792;
NOT CC_M8 _EPTMPL268792 _EPTMPL268793;
SELECT -interact -not _EPTMPL268793 SEALRING _EPTMPL268794;
SIZE _EPTMPL268794 -by 0.4 -underover -outputlayer CC_M8_FENCE_CROSS;
AND M9i CSRDMY -outputlayer CC_M9;

RULE CSR.R.2:A {
    CAPTION "CSR structure must include Mtop~M1/VIAtop~VIA1/CO/PP/OD";
    SELECT -interact -not CSRDMY ODi;
    SELECT -interact -not CSRDMY PPi;
    SELECT -interact -not CSRDMY M1x;
    SELECT -interact -not CSRDMY M2x;
    SELECT -interact -not CSRDMY M3x;
    SELECT -interact -not CSRDMY M4x;
    SELECT -interact -not CSRDMY M5x;
    SELECT -interact -not CSRDMY M6x;
    SELECT -interact -not CSRDMY M7x;
    SELECT -interact -not CSRDMY M8x;
    SELECT -interact -not CSRDMY M9x;
    SELECT -enclose -not CSRDMY COi;
    SELECT -enclose -not CSRDMY VIA1i;
    SELECT -enclose -not CSRDMY VIA2i;
    SELECT -enclose -not CSRDMY VIA3i;
    SELECT -enclose -not CSRDMY VIA4i;
    SELECT -enclose -not CSRDMY VIA5i;
    SELECT -enclose -not CSRDMY VIA6i;
    SELECT -enclose -not CSRDMY VIA7i;
    SELECT -enclose -not CSRDMY VIA8i;
}

RULE CSR.R.2:B {
    CAPTION "M1~M8 must be stacked and coincident the edge.";
    XOR CC_M1 CC_M2;
    XOR CC_M2 CC_M3;
    XOR CC_M3 CC_M4;
    XOR CC_M4 CC_M5;
    XOR CC_M5 CC_M6;
    XOR CC_M6 CC_M7;
    XOR CC_M7 CC_M8;
}

RULE CSR.R.2:C {
    CAPTION "CSR structure must be covered with CSRDMY";
    SELECT -interact -not SR_EDGE CSRDMY;
}

RULE CSR.R.2:D {
    CAPTION "M1~M8 fence metal width & space = 2.5 um";
    RECT_CHK -not CC_M1_FENCE_HOLE -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M1_FENCE_CROSS -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M2_FENCE_HOLE -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M2_FENCE_CROSS -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M3_FENCE_HOLE -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M3_FENCE_CROSS -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M4_FENCE_HOLE -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M4_FENCE_CROSS -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M5_FENCE_HOLE -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M5_FENCE_CROSS -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M6_FENCE_HOLE -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M6_FENCE_CROSS -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M7_FENCE_HOLE -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M7_FENCE_CROSS -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M8_FENCE_HOLE -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
    RECT_CHK -not CC_M8_FENCE_CROSS -eq "CSR_R_2" -by -eq "CSR_R_2" -orthogonal_only;
}

RULE CSR.R.2:E {
    CAPTION "The CSR pattern must be covered by solid L-mark Metal.";
    NOT CC_M8_FENCE_HOLE LMARK_METAL_CSR;
}

RULE CSR.R.2:F {
    CAPTION "The L-slot can't overlap AP or PO";
    AND LMARK_SLOT_CSR APi;
    AND LMARK_SLOT_CSR POi;
}

RULE CSR.S.1 {
    CAPTION "CO space >= 0.36 um";
    EXTE CC_CO -lt "CSR_S_1" -abut -lt 90 -single_point -output region;
}

RULE CSR.EN.1 {
    CAPTION "CO enclosure by M1[crossing area] >= 0.53 um";
    ENC CC_CO CC_M1_FENCE_CROSS -lt "CSR_EN_1" -abut -lt 90 -single_point -output region;
}

RULE CSR.S.2 {
    CAPTION "VIAx space at the same level >= 0.35 um";
    EXTE CC_V1 -lt "CSR_S_2" -abut -lt 90 -single_point -output region;
    EXTE CC_V2 -lt "CSR_S_2" -abut -lt 90 -single_point -output region;
    EXTE CC_V3 -lt "CSR_S_2" -abut -lt 90 -single_point -output region;
    EXTE CC_V4 -lt "CSR_S_2" -abut -lt 90 -single_point -output region;
    EXTE CC_V5 -lt "CSR_S_2" -abut -lt 90 -single_point -output region;
    EXTE CC_V6 -lt "CSR_S_2" -abut -lt 90 -single_point -output region;
}

RULE CSR.EN.2 {
    CAPTION "VIAx enclosure by metal[crossing area] >= 0.525 um";
    ENC CC_V1 CC_M1_FENCE_CROSS -lt "CSR_EN_2" -abut -lt 90 -single_point -output region;
    SELECT -cut CC_V1 CC_M1_FENCE_CROSS;
    ENC CC_V2 CC_M2_FENCE_CROSS -lt "CSR_EN_2" -abut -lt 90 -single_point -output region;
    SELECT -cut CC_V2 CC_M2_FENCE_CROSS;
    ENC CC_V3 CC_M3_FENCE_CROSS -lt "CSR_EN_2" -abut -lt 90 -single_point -output region;
    SELECT -cut CC_V3 CC_M3_FENCE_CROSS;
    ENC CC_V4 CC_M4_FENCE_CROSS -lt "CSR_EN_2" -abut -lt 90 -single_point -output region;
    SELECT -cut CC_V4 CC_M4_FENCE_CROSS;
    ENC CC_V5 CC_M5_FENCE_CROSS -lt "CSR_EN_2" -abut -lt 90 -single_point -output region;
    SELECT -cut CC_V5 CC_M5_FENCE_CROSS;
    ENC CC_V6 CC_M6_FENCE_CROSS -lt "CSR_EN_2" -abut -lt 90 -single_point -output region;
    SELECT -cut CC_V6 CC_M6_FENCE_CROSS;
}

RULE CSR.S.4 {
    CAPTION "VIAz space >= 0.56 um";
    EXTE CC_V7 -lt "CSR_S_4" -abut -lt 90 -single_point -output region;
    EXTE CC_V8 -lt "CSR_S_4" -abut -lt 90 -single_point -output region;
}

RULE CSR.EN.4 {
    CAPTION "VIAz enclosure by metal[crossing area] >= 0.61 um";
    ENC CC_V7 CC_M7_FENCE_CROSS -lt "CSR_EN_4" -abut -lt 90 -single_point -output region;
    SELECT -cut CC_V7 CC_M7_FENCE_CROSS;
    ENC CC_V8 CC_M8_FENCE_CROSS -lt "CSR_EN_4" -abut -lt 90 -single_point -output region;
    SELECT -cut CC_V8 CC_M8_FENCE_CROSS;
}

RULE CSR.R.3:CO {
    CAPTION "CO number at M1 crossing area = 16 um";
    SELECT -interact CC_M1_FENCE_CROSS CO -lt CSR_R_3_X;
    SELECT -interact CC_M1_FENCE_CROSS CO -gt CSR_R_3_X;
    SELECT -interact -not CC_M1_FENCE_CROSS CO;
}

RULE CSR.R.3:VIA1 {
    CAPTION "VIA1 number at M1 crossing area = 16 um";
    SELECT -interact CC_M1_FENCE_CROSS VIA1 -lt CSR_R_3_X;
    SELECT -interact CC_M1_FENCE_CROSS VIA1 -gt CSR_R_3_X;
    SELECT -interact -not CC_M1_FENCE_CROSS VIA1;
}

RULE CSR.R.3:VIA2 {
    CAPTION "VIA2 number at M2 crossing area = 16 um";
    SELECT -interact CC_M2_FENCE_CROSS VIA2 -lt CSR_R_3_X;
    SELECT -interact CC_M2_FENCE_CROSS VIA2 -gt CSR_R_3_X;
    SELECT -interact -not CC_M2_FENCE_CROSS VIA2;
}

RULE CSR.R.3:VIA3 {
    CAPTION "VIA3 number at M3 crossing area = 16 um";
    SELECT -interact CC_M3_FENCE_CROSS VIA3 -lt CSR_R_3_X;
    SELECT -interact CC_M3_FENCE_CROSS VIA3 -gt CSR_R_3_X;
    SELECT -interact -not CC_M3_FENCE_CROSS VIA3;
}

RULE CSR.R.3:VIA4 {
    CAPTION "VIA4 number at M4 crossing area = 16 um";
    SELECT -interact CC_M4_FENCE_CROSS VIA4 -lt CSR_R_3_X;
    SELECT -interact CC_M4_FENCE_CROSS VIA4 -gt CSR_R_3_X;
    SELECT -interact -not CC_M4_FENCE_CROSS VIA4;
}

RULE CSR.R.3:VIA5 {
    CAPTION "VIA5 number at M5 crossing area = 16 um";
    SELECT -interact CC_M5_FENCE_CROSS VIA5 -lt CSR_R_3_X;
    SELECT -interact CC_M5_FENCE_CROSS VIA5 -gt CSR_R_3_X;
    SELECT -interact -not CC_M5_FENCE_CROSS VIA5;
}

RULE CSR.R.3:VIA6 {
    CAPTION "VIA6 number at M6 crossing area = 16 um";
    SELECT -interact CC_M6_FENCE_CROSS VIA6 -lt CSR_R_3_X;
    SELECT -interact CC_M6_FENCE_CROSS VIA6 -gt CSR_R_3_X;
    SELECT -interact -not CC_M6_FENCE_CROSS VIA6;
}

RULE CSR.R.3:VIA7 {
    CAPTION "VIA7 number at M7 crossing area = 4 um";
    SELECT -interact CC_M7_FENCE_CROSS VIA7 -lt CSR_R_3_Z;
    SELECT -interact CC_M7_FENCE_CROSS VIA7 -gt CSR_R_3_Z;
    SELECT -interact -not CC_M7_FENCE_CROSS VIA7;
}

RULE CSR.R.3:VIA8 {
    CAPTION "VIA8 number at M8 crossing area = 4 um";
    SELECT -interact CC_M8_FENCE_CROSS VIA8 -lt CSR_R_3_Z;
    SELECT -interact CC_M8_FENCE_CROSS VIA8 -gt CSR_R_3_Z;
    SELECT -interact -not CC_M8_FENCE_CROSS VIA8;
}

RULE CSR.W.1 {
    CAPTION "Width of L-slot = 10 um";
    SIZE LMARK_SLOT_CSR -by "CSR_W_1/2" -underover;
    INTE LMARK_SLOT_CSR -lt "CSR_W_1" -abut -lt 90 -angled -eq 0 -output region;
}

RULE CSR.W.2 {
    CAPTION "Width of 45 degree corner of L-slot, >= 6 um <= 10 um";
    ANGLE LMARK_SLOT_CSR -eq 45 -outputlayer X;
    EDGE_EXPAND X -inside_by "CSR_W_2_2+GRID" -outputlayer Y;
    SELECT -outside Y LMARK_METAL_CSR;
    INTE LMARK_SLOT_CSR -lt "CSR_W_2_1" -abut -lt 90 -angled -eq 2 -output region;
}

RULE CSR.L.1 {
    CAPTION "Length of L-slot, >= 20 um <= 25 um";
    SELECT -enclose_rect -not LMARK_SLOT_CSR -width 10 -length CSR_L_1_1;
    SELECT -enclose_rect LMARK_SLOT_CSR -width 10 -length CSR_L_1_2+GRID;
}

RULE CSR.EN.5 {
    CAPTION "L-mark metal in CSR enclosure of L-slot [in the direction of L-slot length] >= 4 um <= 8 um";
    CONVEX_EDGE LMARK_SLOT_CSR -angle1 -eq 90 -angle2 -eq 90 -outputlayer X;
    ENC X LMARK_MS_CSR -lt "CSR_EN_5_1" -abut -lt 90 -metric opposite -output region;
    ENC X LMARK_MS_CSR -ltgt "CSR_EN_5_2" 100 -abut -lt 90 -metric opposite -output region;
}

RULE CSR.EN.6 {
    CAPTION "L-mark metal in CSR enclosure of L-slot";
    CAPTION "[perpendicular to the direction of the L-slot length] >= 27 um <= 29 um";
    CONVEX_EDGE LMARK_SLOT_CSR -angle1 -eq 90 -angle2 -eq 225 -outputlayer X;
    ENC X LMARK_MS_CSR -lt "CSR_EN_6_A" -abut -lt 90 -metric opposite -output region;
    ENC X LMARK_MS_CSR -ltgt "CSR_EN_6_B" 100 -abut -lt 90 -metric opposite -output region;
}

RULE CSR.EN.7:VIA1 {
    CAPTION "Metal enclosure of VIA1 around L-slot >= 0.52 um";
    EXTE CC_M1_LSLOT SR_VIA1 -lt "CSR_EN_7_X" -abut -lt 90 -metric opposite -output region;
    AND CC_M1_LSLOT SR_VIA1;
}

RULE CSR.EN.7:VIA2 {
    CAPTION "Metal enclosure of VIA2 around L-slot >= 0.52 um";
    EXTE CC_M2_LSLOT SR_VIA2 -lt "CSR_EN_7_X" -abut -lt 90 -metric opposite -output region;
    AND CC_M2_LSLOT SR_VIA2;
}

RULE CSR.EN.7:VIA3 {
    CAPTION "Metal enclosure of VIA3 around L-slot >= 0.52 um";
    EXTE CC_M3_LSLOT SR_VIA3 -lt "CSR_EN_7_X" -abut -lt 90 -metric opposite -output region;
    AND CC_M3_LSLOT SR_VIA3;
}

RULE CSR.EN.7:VIA4 {
    CAPTION "Metal enclosure of VIA4 around L-slot >= 0.52 um";
    EXTE CC_M4_LSLOT SR_VIA4 -lt "CSR_EN_7_X" -abut -lt 90 -metric opposite -output region;
    AND CC_M4_LSLOT SR_VIA4;
}

RULE CSR.EN.7:VIA5 {
    CAPTION "Metal enclosure of VIA5 around L-slot >= 0.52 um";
    EXTE CC_M5_LSLOT SR_VIA5 -lt "CSR_EN_7_X" -abut -lt 90 -metric opposite -output region;
    AND CC_M5_LSLOT SR_VIA5;
}

RULE CSR.EN.7:VIA6 {
    CAPTION "Metal enclosure of VIA6 around L-slot >= 0.52 um";
    EXTE CC_M6_LSLOT SR_VIA6 -lt "CSR_EN_7_X" -abut -lt 90 -metric opposite -output region;
    AND CC_M6_LSLOT SR_VIA6;
}

RULE CSR.EN.7:VIA7 {
    CAPTION "Metal enclosure of VIA7 around L-slot >= 0.58 um";
    EXTE CC_M7_LSLOT SR_VIA7 -lt "CSR_EN_7_Z" -abut -lt 90 -metric opposite -output region;
    AND CC_M7_LSLOT SR_VIA7;
}

RULE CSR.EN.7:VIA8 {
    CAPTION "Metal enclosure of VIA8 around L-slot >= 0.58 um";
    EXTE CC_M8_LSLOT SR_VIA8 -lt "CSR_EN_7_Z" -abut -lt 90 -metric opposite -output region;
    AND CC_M8_LSLOT SR_VIA8;
}

RULE CSR.EN.8 {
    CAPTION "Metal enclosure by L-mark metal in CSR around L-slot >= 0.25 um";
    EXTE LMARK_SLOT_CSR M1i -lt "CSR_EN_8" -abut -lt 90 -metric opposite -output region;
    AND LMARK_SLOT_CSR M1i;
    EXTE LMARK_SLOT_CSR M2i -lt "CSR_EN_8" -abut -lt 90 -metric opposite -output region;
    AND LMARK_SLOT_CSR M2i;
    EXTE LMARK_SLOT_CSR M3i -lt "CSR_EN_8" -abut -lt 90 -metric opposite -output region;
    AND LMARK_SLOT_CSR M3i;
    EXTE LMARK_SLOT_CSR M4i -lt "CSR_EN_8" -abut -lt 90 -metric opposite -output region;
    AND LMARK_SLOT_CSR M4i;
    EXTE LMARK_SLOT_CSR M5i -lt "CSR_EN_8" -abut -lt 90 -metric opposite -output region;
    AND LMARK_SLOT_CSR M5i;
    EXTE LMARK_SLOT_CSR M6i -lt "CSR_EN_8" -abut -lt 90 -metric opposite -output region;
    AND LMARK_SLOT_CSR M6i;
    EXTE LMARK_SLOT_CSR M7i -lt "CSR_EN_8" -abut -lt 90 -metric opposite -output region;
    AND LMARK_SLOT_CSR M7i;
    EXTE LMARK_SLOT_CSR M8i -lt "CSR_EN_8" -abut -lt 90 -metric opposite -output region;
    AND LMARK_SLOT_CSR M8i;
}
AND M1i SR_RING _EPTMPL268943;
SELECT -interact _EPTMPL268943 SEALRING _EPTMPL268944;
HOLES _EPTMPL268944 -inner -outputlayer ASSH;
SIZE ASSH -by "SR_S_1" -underover -outputlayer ASS;
SIZE ASS -by -SR_S_1 -outputlayer CORR;
NOT ASS CORR -outputlayer ISOR;

RULE CDU.R.2 {
    CAPTION "OD/POLY/CO/M1/NP must be inside layer CDUDMY.";
    SELECT -enclose -not CDUDMY ODi;
    SELECT -enclose -not CDUDMY POi;
    SELECT -enclose -not CDUDMY COi;
    SELECT -enclose -not CDUDMY M1i;
    SELECT -enclose -not CDUDMY NPi;
}

RULE CDU:WARNING1 {
    CAPTION "CDU width == 5.6 um";
    INTE CDUDMY -lt 5.6 -abut -lt 90 -single_point -output region;
    SIZE CDUDMY -by 2.8 -underover;
}

RULE CDU:WARNING2 {
    CAPTION "The space from the CDU long edge to the sealring inner edge is 2.2 um";
    ENC CDUDMY ISOR -lt 2.2 -abut -lt 90 -single_point -output region;
}

RULE DM1.W.1 {
    CAPTION "Width >= 0.3 um";
    INTE DUM1 -lt "DM1_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM1.W.2 {
    CAPTION "Max. width of dummy M1 3 um";
    SIZE DUM1 -by "DM1_W_2/2" -underover;
}

RULE DM1.S.1 {
    CAPTION "Space >= 0.3 um";
    EXTE DUM1 -lt "DM1_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM1.S.2 {
    CAPTION "Space to M1 >= 0.3 um";
    EXTE M1i DUM1 -lt "DM1_S_2" -abut -lt 90 -single_point -output region;
    AND M1i DUM1;
}

RULE DM1.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M1Wide_4.5 DUM1 -lt "DM1_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM1_S_2 -length DM1_S_3_L+0.005;
}

RULE DM1.S.3.1 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 1.5 um and the parallel metal run length > 1.5 um] >= 0.5";
    EXTE M1Wide_1.5 DUM1 -lt "DM1_S_3_1" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM1_S_2 -length DM1_S_3_1_L+0.005;
}

RULE DM1.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM1 -lt "DM1_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM1;
}

RULE DM1.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM1 -lt "DM1_S_5" -abut -lt 90 -single_point -output region;
    AND DUM1 LMARK_SOLID;
}

RULE DM1.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM1 -lt "DM1_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM1 LSLOT;
}

RULE DM1.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM1;
}

RULE DM1.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM1 -lt "DM1_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM1;
}

RULE DM1.S.10 {
    CAPTION "Space to 45-degree bent Mx >= 0.4 um2";
    EDGE_EXPAND M1_EDGE_45 -outside_by "DM1_S_10" -outputlayer X;
    AND X DUM1;
}

RULE DM1.A.1 {
    CAPTION "Min. area >= 0.24 um2";
    AREA DUM1 -lt "DM1_A_1";
}

RULE DM1.A.2 {
    CAPTION "Max. area <= 80 um2";
    AREA DUM1 -gt "DM1_A_2";
}

RULE DM1.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM1;
    HOLES DUM1;
}

RULE DM1_O.R.1 {
    CAPTION "DM1_O interact M1 is not allowed";
    SELECT -interact DM1_O M1_real;
}

RULE DM2.W.1 {
    CAPTION "Width >= 0.3 um";
    INTE DUM2 -lt "DM2_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM2.W.2 {
    CAPTION "Max. width of dummy M2 3 um";
    SIZE DUM2 -by "DM2_W_2/2" -underover;
}

RULE DM2.S.1 {
    CAPTION "Space >= 0.3 um";
    EXTE DUM2 -lt "DM2_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM2.S.2 {
    CAPTION "Space to M2 >= 0.3 um";
    EXTE M2i DUM2 -lt "DM2_S_2" -abut -lt 90 -single_point -output region;
    AND M2i DUM2;
}

RULE DM2.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M2Wide_4.5 DUM2 -lt "DM2_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM2_S_2 -length DM2_S_3_L+0.005;
}

RULE DM2.S.3.1 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 1.5 um and the parallel metal run length > 1.5 um] >= 0.5";
    EXTE M2Wide_1.5 DUM2 -lt "DM2_S_3_1" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM2_S_2 -length DM2_S_3_1_L+0.005;
}

RULE DM2.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM2 -lt "DM2_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM2;
}

RULE DM2.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM2 -lt "DM2_S_5" -abut -lt 90 -single_point -output region;
    AND DUM2 LMARK_SOLID;
}

RULE DM2.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM2 -lt "DM2_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM2 LSLOT;
}

RULE DM2.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM2;
}

RULE DM2.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM2 -lt "DM2_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM2;
}

RULE DM2.S.10 {
    CAPTION "Space to 45-degree bent Mx >= 0.4 um2";
    EDGE_EXPAND M2_EDGE_45 -outside_by "DM2_S_10" -outputlayer X;
    AND X DUM2;
}

RULE DM2.A.1 {
    CAPTION "Min. area >= 0.24 um2";
    AREA DUM2 -lt "DM2_A_1";
}

RULE DM2.A.2 {
    CAPTION "Max. area <= 80 um2";
    AREA DUM2 -gt "DM2_A_2";
}

RULE DM2.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM2;
    HOLES DUM2;
}

RULE DM2_O.R.1 {
    CAPTION "DM2_O interact M2 is not allowed";
    SELECT -interact DM2_O M2_real;
}

RULE DM3.W.1 {
    CAPTION "Width >= 0.3 um";
    INTE DUM3 -lt "DM3_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM3.W.2 {
    CAPTION "Max. width of dummy M3 3 um";
    SIZE DUM3 -by "DM3_W_2/2" -underover;
}

RULE DM3.S.1 {
    CAPTION "Space >= 0.3 um";
    EXTE DUM3 -lt "DM3_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM3.S.2 {
    CAPTION "Space to M3 >= 0.3 um";
    EXTE M3i DUM3 -lt "DM3_S_2" -abut -lt 90 -single_point -output region;
    AND M3i DUM3;
}

RULE DM3.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M3Wide_4.5 DUM3 -lt "DM3_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM3_S_2 -length DM3_S_3_L+0.005;
}

RULE DM3.S.3.1 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 1.5 um and the parallel metal run length > 1.5 um] >= 0.5";
    EXTE M3Wide_1.5 DUM3 -lt "DM3_S_3_1" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM3_S_2 -length DM3_S_3_1_L+0.005;
}

RULE DM3.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM3 -lt "DM3_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM3;
}

RULE DM3.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM3 -lt "DM3_S_5" -abut -lt 90 -single_point -output region;
    AND DUM3 LMARK_SOLID;
}

RULE DM3.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM3 -lt "DM3_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM3 LSLOT;
}

RULE DM3.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM3;
}

RULE DM3.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM3 -lt "DM3_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM3;
}

RULE DM3.S.10 {
    CAPTION "Space to 45-degree bent Mx >= 0.4 um2";
    EDGE_EXPAND M3_EDGE_45 -outside_by "DM3_S_10" -outputlayer X;
    AND X DUM3;
}

RULE DM3.A.1 {
    CAPTION "Min. area >= 0.24 um2";
    AREA DUM3 -lt "DM3_A_1";
}

RULE DM3.A.2 {
    CAPTION "Max. area <= 80 um2";
    AREA DUM3 -gt "DM3_A_2";
}

RULE DM3.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM3;
    HOLES DUM3;
}

RULE DM3_O.R.1 {
    CAPTION "DM3_O interact M3 is not allowed";
    SELECT -interact DM3_O M3_real;
}

RULE DM4.W.1 {
    CAPTION "Width >= 0.3 um";
    INTE DUM4 -lt "DM4_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM4.W.2 {
    CAPTION "Max. width of dummy M4 3 um";
    SIZE DUM4 -by "DM4_W_2/2" -underover;
}

RULE DM4.S.1 {
    CAPTION "Space >= 0.3 um";
    EXTE DUM4 -lt "DM4_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM4.S.2 {
    CAPTION "Space to M4 >= 0.3 um";
    EXTE M4i DUM4 -lt "DM4_S_2" -abut -lt 90 -single_point -output region;
    AND M4i DUM4;
}

RULE DM4.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M4Wide_4.5 DUM4 -lt "DM4_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM4_S_2 -length DM4_S_3_L+0.005;
}

RULE DM4.S.3.1 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 1.5 um and the parallel metal run length > 1.5 um] >= 0.5";
    EXTE M4Wide_1.5 DUM4 -lt "DM4_S_3_1" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM4_S_2 -length DM4_S_3_1_L+0.005;
}

RULE DM4.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM4 -lt "DM4_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM4;
}

RULE DM4.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM4 -lt "DM4_S_5" -abut -lt 90 -single_point -output region;
    AND DUM4 LMARK_SOLID;
}

RULE DM4.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM4 -lt "DM4_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM4 LSLOT;
}

RULE DM4.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM4;
}

RULE DM4.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM4 -lt "DM4_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM4;
}

RULE DM4.S.10 {
    CAPTION "Space to 45-degree bent Mx >= 0.4 um2";
    EDGE_EXPAND M4_EDGE_45 -outside_by "DM4_S_10" -outputlayer X;
    AND X DUM4;
}

RULE DM4.A.1 {
    CAPTION "Min. area >= 0.24 um2";
    AREA DUM4 -lt "DM4_A_1";
}

RULE DM4.A.2 {
    CAPTION "Max. area <= 80 um2";
    AREA DUM4 -gt "DM4_A_2";
}

RULE DM4.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM4;
    HOLES DUM4;
}

RULE DM4_O.R.1 {
    CAPTION "DM4_O interact M4 is not allowed";
    SELECT -interact DM4_O M4_real;
}

RULE DM5.W.1 {
    CAPTION "Width >= 0.3 um";
    INTE DUM5 -lt "DM5_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM5.W.2 {
    CAPTION "Max. width of dummy M5 3 um";
    SIZE DUM5 -by "DM5_W_2/2" -underover;
}

RULE DM5.S.1 {
    CAPTION "Space >= 0.3 um";
    EXTE DUM5 -lt "DM5_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM5.S.2 {
    CAPTION "Space to M5 >= 0.3 um";
    EXTE M5i DUM5 -lt "DM5_S_2" -abut -lt 90 -single_point -output region;
    AND M5i DUM5;
}

RULE DM5.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M5Wide_4.5 DUM5 -lt "DM5_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM5_S_2 -length DM5_S_3_L+0.005;
}

RULE DM5.S.3.1 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 1.5 um and the parallel metal run length > 1.5 um] >= 0.5";
    EXTE M5Wide_1.5 DUM5 -lt "DM5_S_3_1" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM5_S_2 -length DM5_S_3_1_L+0.005;
}

RULE DM5.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM5 -lt "DM5_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM5;
}

RULE DM5.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM5 -lt "DM5_S_5" -abut -lt 90 -single_point -output region;
    AND DUM5 LMARK_SOLID;
}

RULE DM5.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM5 -lt "DM5_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM5 LSLOT;
}

RULE DM5.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM5;
}

RULE DM5.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM5 -lt "DM5_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM5;
}

RULE DM5.S.10 {
    CAPTION "Space to 45-degree bent Mx >= 0.4 um2";
    EDGE_EXPAND M5_EDGE_45 -outside_by "DM5_S_10" -outputlayer X;
    AND X DUM5;
}

RULE DM5.A.1 {
    CAPTION "Min. area >= 0.24 um2";
    AREA DUM5 -lt "DM5_A_1";
}

RULE DM5.A.2 {
    CAPTION "Max. area <= 80 um2";
    AREA DUM5 -gt "DM5_A_2";
}

RULE DM5.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM5;
    HOLES DUM5;
}

RULE DM5_O.R.1 {
    CAPTION "DM5_O interact M5 is not allowed";
    SELECT -interact DM5_O M5_real;
}

RULE DM6.W.1 {
    CAPTION "Width >= 0.3 um";
    INTE DUM6 -lt "DM6_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM6.W.2 {
    CAPTION "Max. width of dummy M6 3 um";
    SIZE DUM6 -by "DM6_W_2/2" -underover;
}

RULE DM6.S.1 {
    CAPTION "Space >= 0.3 um";
    EXTE DUM6 -lt "DM6_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM6.S.2 {
    CAPTION "Space to M6 >= 0.3 um";
    EXTE M6i DUM6 -lt "DM6_S_2" -abut -lt 90 -single_point -output region;
    AND M6i DUM6;
}

RULE DM6.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M6Wide_4.5 DUM6 -lt "DM6_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM6_S_2 -length DM6_S_3_L+0.005;
}

RULE DM6.S.3.1 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 1.5 um and the parallel metal run length > 1.5 um] >= 0.5";
    EXTE M6Wide_1.5 DUM6 -lt "DM6_S_3_1" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM6_S_2 -length DM6_S_3_1_L+0.005;
}

RULE DM6.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM6 -lt "DM6_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM6;
}

RULE DM6.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM6 -lt "DM6_S_5" -abut -lt 90 -single_point -output region;
    AND DUM6 LMARK_SOLID;
}

RULE DM6.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM6 -lt "DM6_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM6 LSLOT;
}

RULE DM6.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM6;
}

RULE DM6.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM6 -lt "DM6_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM6;
}

RULE DM6.S.10 {
    CAPTION "Space to 45-degree bent Mx >= 0.4 um2";
    EDGE_EXPAND M6_EDGE_45 -outside_by "DM6_S_10" -outputlayer X;
    AND X DUM6;
}

RULE DM6.A.1 {
    CAPTION "Min. area >= 0.24 um2";
    AREA DUM6 -lt "DM6_A_1";
}

RULE DM6.A.2 {
    CAPTION "Max. area <= 80 um2";
    AREA DUM6 -gt "DM6_A_2";
}

RULE DM6.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM6;
    HOLES DUM6;
}

RULE DM6_O.R.1 {
    CAPTION "DM6_O interact M6 is not allowed";
    SELECT -interact DM6_O M6_real;
}

RULE DM7.W.1 {
    CAPTION "Width >= 0.3 um";
    INTE DUM7 -lt "DM7_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM7.W.2 {
    CAPTION "Max. width of dummy M7 3 um";
    SIZE DUM7 -by "DM7_W_2/2" -underover;
}

RULE DM7.S.1 {
    CAPTION "Space >= 0.3 um";
    EXTE DUM7 -lt "DM7_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM7.S.2 {
    CAPTION "Space to M7 >= 0.3 um";
    EXTE M7i DUM7 -lt "DM7_S_2" -abut -lt 90 -single_point -output region;
    AND M7i DUM7;
}

RULE DM7.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M7Wide_4.5 DUM7 -lt "DM7_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM7_S_2 -length DM7_S_3_L+0.005;
}

RULE DM7.S.3.1 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 1.5 um and the parallel metal run length > 1.5 um] >= 0.5";
    EXTE M7Wide_1.5 DUM7 -lt "DM7_S_3_1" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM7_S_2 -length DM7_S_3_1_L+0.005;
}

RULE DM7.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM7 -lt "DM7_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM7;
}

RULE DM7.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM7 -lt "DM7_S_5" -abut -lt 90 -single_point -output region;
    AND DUM7 LMARK_SOLID;
}

RULE DM7.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM7 -lt "DM7_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM7 LSLOT;
}

RULE DM7.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM7;
}

RULE DM7.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM7 -lt "DM7_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM7;
}

RULE DM7.S.9 {
    CAPTION "Space to CBM [CBM between Mx and Mx+1] (Overlap is not allowed) >= 1.5 um";
    EXTE CBM DUM7 -lt "DM7_S_9" -abut -lt 90 -single_point -output region;
    AND CBM DUM7;
}

RULE DM7.S.10 {
    CAPTION "Space to 45-degree bent Mx >= 0.4 um2";
    EDGE_EXPAND M7_EDGE_45 -outside_by "DM7_S_10" -outputlayer X;
    AND X DUM7;
}

RULE DM7.A.1 {
    CAPTION "Min. area >= 0.24 um2";
    AREA DUM7 -lt "DM7_A_1";
}

RULE DM7.A.2 {
    CAPTION "Max. area <= 80 um2";
    AREA DUM7 -gt "DM7_A_2";
}

RULE DM7.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM7;
    HOLES DUM7;
}

RULE DM7_O.R.1 {
    CAPTION "DM7_O interact M7 is not allowed";
    SELECT -interact DM7_O M7_real;
}

RULE DM8.W.1 {
    CAPTION "Width >= 0.4 um";
    INTE DUM8 -lt "DM8_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM8.W.2 {
    CAPTION "Max. width of dummy M8 3 um";
    SIZE DUM8 -by "DM8_W_2/2" -underover;
}

RULE DM8.S.1 {
    CAPTION "Space >= 0.4 um";
    EXTE DUM8 -lt "DM8_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM8.S.2 {
    CAPTION "Space to M8 >= 0.6 um";
    EXTE M8i DUM8 -lt "DM8_S_2" -abut -lt 90 -single_point -output region;
    AND M8i DUM8;
}

RULE DM8.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M8Wide_4.5 DUM8 -lt "DM8_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM8_S_2 -length DM8_S_3_L+0.005;
}

RULE DM8.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM8 -lt "DM8_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM8;
}

RULE DM8.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM8 -lt "DM8_S_5" -abut -lt 90 -single_point -output region;
    AND DUM8 LMARK_SOLID;
}

RULE DM8.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM8 -lt "DM8_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM8 LSLOT;
}

RULE DM8.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM8;
}

RULE DM8.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM8 -lt "DM8_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM8;
}

RULE DM8.A.1 {
    CAPTION "Min. area >= 0.565 um2";
    AREA DUM8 -lt "DM8_A_1";
}

RULE DM8.A.2 {
    CAPTION "Max. area <= 160 um2";
    AREA DUM8 -gt "DM8_A_2";
}

RULE DM8.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM8;
    HOLES DUM8;
}

RULE DM9.W.1 {
    CAPTION "Width >= 3 um";
    INTE DUM9 -lt "DM9_W_1" -abut -lt 90 -single_point -output region;
}

RULE DM9.W.2 {
    CAPTION "Max. width of dummy M9 3 um";
    SIZE DUM9 -by "DM9_W_2/2" -underover;
}

RULE DM9.S.1 {
    CAPTION "Space >= 3 um";
    EXTE DUM9 -lt "DM9_S_1" -abut -lt 90 -single_point -output region;
}

RULE DM9.S.2 {
    CAPTION "Space to M9 >= 3 um";
    EXTE M9i DUM9 -lt "DM9_S_2" -abut -lt 90 -single_point -output region;
    AND M9i DUM9;
}
SIZE M9i -by "DM9_S_3_1_W/2" -underover -truncate "DM9_S_3_1_W/2" _EPTMPL269159;
AND _EPTMPL269159 M9i -outputlayer M9Wide_1.5;
SIZE M9Wide_1.5 -by "DM9_S_3_W/2" -underover -truncate "DM9_S_3_W/2" _EPTMPL269161;
AND _EPTMPL269161 M9Wide_1.5 -outputlayer M9Wide_4.5;

RULE DM9.S.3 {
    CAPTION "Space to Mx (Overlap is not allowed) [Mx width > 4.5 um and the parallel metal run length > 4.5 um] >=  1.5";
    EXTE M9Wide_4.5 DUM9 -lt "DM9_S_3" -metric opposite -output region -measure all -outputlayer X;
    SELECT -enclose_rect X -width DM9_S_2 -length DM9_S_3_L+0.005;
}

RULE DM9.S.4 {
    CAPTION "Space to FW (Overlap is not allowed) >= 5 um";
    EXTE FWi DUM9 -lt "DM9_S_4" -abut -lt 90 -single_point -output region;
    AND FWi DUM9;
}

RULE DM9.S.5 {
    CAPTION "Space to LMARK (Overlap is not allowed) >= 5 um";
    EXTE LMARK_SOLID DUM9 -lt "DM9_S_5" -abut -lt 90 -single_point -output region;
    AND DUM9 LMARK_SOLID;
}

RULE DM9.S.5.1 {
    CAPTION "Space to L-slot (Overlap is not allowed) >= 5 um";
    EXTE LSLOT DUM9 -lt "DM9_S_5_1" -abut -lt 90 -single_point -output region;
    AND DUM9 LSLOT;
}

RULE DM9.S.7 {
    CAPTION "Space to LOGO (Overlap is not allowed) >= 0.0 um";
    AND LOGO DUM9;
}

RULE DM9.S.8 {
    CAPTION "Space to INDDMY (Overlap is not allowed) >= 2.5 um";
    EXTE INDDMY DUM9 -lt "DM9_S_8" -abut -lt 90 -single_point -output region;
    AND INDDMY DUM9;
}

RULE DM9.A.1 {
    CAPTION "Min. area >= 9 um2";
    AREA DUM9 -lt "DM9_A_1";
}

RULE DM9.A.2 {
    CAPTION "Max. area <= 600 um2";
    AREA DUM9 -gt "DM9_A_2";
}

RULE DM9.R.3 {
    CAPTION "0 or 45 degree solid shapes are allowed (Only rectangle and solid dummy is allowed)";
    RECT_CHK -not DUM9;
    HOLES DUM9;
}
SELECT -inside -not RV SR_EDGE -outputlayer RV_CHECK;
OR IND_EXD IND_MD_EXD _EPTMPL269179;
SELECT -outside -not RV_CHECK _EPTMPL269179 -outputlayer RV_CHECK_INSIDE;
NOT RV_CHECK RV_CHECK_INSIDE -outputlayer RV_CHECK_OUTSIDE;

RULE RV.W.1.WB {
    CAPTION "Width (maximum = minimum) (Not inside seal ring) = 3 um";
    RECT_CHK -not RV_CHECK -eq "RV_W_1" -by -eq "RV_W_1" -orthogonal_only;
}

RULE RV.S.1.WB {
    CAPTION "Space >= 3 um";
    EXTE RV_CHECK_OUTSIDE -lt "RV_S_1" -abut -lt 90 -single_point -output region;
    EXTE RV_CHECK_INSIDE -lt "RV_S_1-0.01" -abut -lt 90 -single_point -output region;
}

RULE RV.S.3.WB {
    CAPTION "Space to CB/CB2/FW {Overlap is not allowed} >= 6 um";
    EXTE RV_CHECK CB -lt "RV_S_3" -abut -lt 90 -single_point -output region;
    AND RV_CHECK CB;
    EXTE RV_CHECK CB2 -lt "RV_S_3" -abut -lt 90 -single_point -output region;
    AND RV_CHECK CB2;
    EXTE RV_CHECK FW -lt "RV_S_3" -abut -lt 90 -single_point -output region;
    AND RV_CHECK FW;
}

RULE RV.EN.1.WB {
    CAPTION "Enclosure by Mtop (Not inside seal ring) >= 1.5 um";
    ENC RV_CHECK_OUTSIDE M9 -lt "RV_EN_1" -abut -lt 90 -single_point -output region;
    ENC RV_CHECK_INSIDE M9 -lt "RV_EN_1-0.01" -abut -lt 90 -single_point -output region;
    NOT RV_CHECK M9;
}

RULE RV.R.1.WB {
    CAPTION "A 45-degree rotated RV is prohibited.";
    ANGLE RV -ltgt 0 90;
}
SELECT -inside -not AP SR_EDGE -outputlayer AP_CHECK;
OR FW_AP RV _EPTMPL269196;
SELECT -interact CHIP_EDGE _EPTMPL269196 -outputlayer CHIP_INT_AP;
SELECT -inside -not CB SR_EDGE -outputlayer CB_CHECK;
SELECT -inside -not CB2 SR_EDGE -outputlayer CB2_CHECK;
SELECT -inside -not CBD SR_EDGE -outputlayer CBD_CHECK;
SELECT -interact CB_CHECK CHIP_INT_AP -outputlayer CB_CHECK2;
SELECT -interact CB2_CHECK CHIP_INT_AP -outputlayer CB2_CHECK2;
OR IND_EXD IND_MD_EXD _EPTMPL269203;
SELECT -outside -not AP_CHECK _EPTMPL269203 -outputlayer AP_CHECK_INSIDE;
NOT AP_CHECK AP_CHECK_INSIDE -outputlayer AP_CHECK_OUTSIDE;

RULE AP.W.1.WB {
    CAPTION "Width [interconnect only] [ not inside FW_AP or sealring] >= 3 um";
    NOT AP_CHECK_OUTSIDE FW_AP -outputlayer A;
    NOT AP_CHECK_INSIDE FW_AP -outputlayer B;
    INTE A -lt "AP_W_1" -abut -lt 90 -single_point -output region;
    INTE B -lt "AP_W_1-0.01" -abut -lt 90 -single_point -output region;
}

RULE AP.W.2.WB {
    CAPTION "Maximum width [interconnect only] [ not inside UBM, CB or CB2] <= 35 um";
    OR IND_EXD IND_MD_EXD _EPTMPL269210;
    SELECT -outside AP AP.W.2.WB:_EPTMPL269210 _EPTMPL269211;
    NOT AP.W.2.WB:_EPTMPL269211 UBM _EPTMPL269212;
    NOT AP.W.2.WB:_EPTMPL269212 CB _EPTMPL269213;
    NOT AP.W.2.WB:_EPTMPL269213 CB2 -outputlayer A;
    OR IND_EXD IND_MD_EXD _EPTMPL269215;
    AND AP AP.W.2.WB:_EPTMPL269215 _EPTMPL269216;
    NOT AP.W.2.WB:_EPTMPL269216 UBM _EPTMPL269217;
    NOT AP.W.2.WB:_EPTMPL269217 CB _EPTMPL269218;
    NOT AP.W.2.WB:_EPTMPL269218 CB2 -outputlayer B;
    WITH_WIDTH A -gt "AP_W_2";
    WITH_WIDTH B -gt "AP_W_2+0.01";
}

RULE AP.S.1.FC {
    CAPTION "Space (Except space in the same polygon within {UBM SIZING 5um} region) >= 2 um";
    SIZE UBM -by 5 -outputlayer A;
    EXTE AP -lt "AP_S_1" -notch not -single_point -output region;
    EXTE AP -lt "AP_S_1" -notch only -abut -lt 90 -single_point -output region _EPTMPL269224;
    NOT AP.S.1.FC:_EPTMPL269224 A;
}

RULE AP.S.1.WB {
    CAPTION "Space (Except space in the same polygon within {CB2 SIZING 5um} region) >= 2 um";
    SIZE CB2 -by 5 -outputlayer A;
    EXTE AP -lt "AP_S_1" -notch not -single_point -output region;
    EXTE AP -lt "AP_S_1" -notch only -abut -lt 90 -single_point -output region _EPTMPL269228;
    NOT AP.S.1.WB:_EPTMPL269228 A;
}

RULE AP.S.2.WB {
    CAPTION "Space to FW_CU/FW_AP [(overlap FW_CU)/(Cut FW_AP) is prohibited] >= 5 um";
    EXTE AP FW -lt "AP_S_2" -abut -lt 90 -single_point -output region;
    AND AP FW_Cu;
    SELECT -cut AP FW_AP;
}

RULE AP.S.3.WB {
    CAPTION "Space to LMARK [overlap is prohibited, except seal-ring] >= 5 um";
    EXTE AP_CHECK LMARK -lt "AP_S_3" -abut -lt 90 -single_point -output region;
    AND AP_CHECK LMARK;
}

RULE AP.EN.1.WB {
    CAPTION "Enclosured of RV (Not inside seal ring) >= 1.5 um";
    ENC RV_CHECK_OUTSIDE AP_CHECK_OUTSIDE -lt "AP_EN_1" -abut -lt 90 -single_point -output region;
    ENC RV_CHECK_INSIDE AP_CHECK_INSIDE -lt "AP_EN_1-0.01" -abut -lt 90 -single_point -output region;
    NOT RV_CHECK AP_CHECK;
}

RULE AP.EN.2.WB {
    CAPTION "Enclosure of CB/CB2 >= 1 um";
    ENC CB_CHECK AP -lt "AP_EN_2" -abut -lt 90 -single_point -output region;
    NOT CB_CHECK2 AP;
    ENC CB2_CHECK AP -lt "AP_EN_2" -abut -lt 90 -single_point -output region;
    NOT CB2_CHECK2 AP;
}
AND FW_AP POLY -outputlayer F_M0;
AND FW_AP CO -outputlayer F_V0;
AND FW_AP M1 -outputlayer F_M1;
AND FW_AP VIA1 -outputlayer F_V1;
AND FW_AP M2 -outputlayer F_M2;
AND FW_AP VIA2 -outputlayer F_V2;
AND FW_AP M3 -outputlayer F_M3;
AND FW_AP VIA3 -outputlayer F_V3;
AND FW_AP M4 -outputlayer F_M4;
AND FW_AP VIA4 -outputlayer F_V4;
AND FW_AP M5 -outputlayer F_M5;
AND FW_AP VIA5 -outputlayer F_V5;
AND FW_AP M6 -outputlayer F_M6;
AND FW_AP VIA6 -outputlayer F_V6;
AND FW_AP M7 -outputlayer F_M7;
AND FW_AP VIA7 -outputlayer F_V7;
AND FW_AP M8 -outputlayer F_M8;
AND FW_AP VIA8 -outputlayer F_V8;
AND FW_AP M9 -outputlayer F_M9;
AND FW_AP AP -outputlayer MTFS;
AND RNGX POLY -outputlayer R_M0;
AND RNGX CO -outputlayer R_V0;
AND RNGX M1 -outputlayer R_M1;
AND RNGX VIA1 -outputlayer R_V1;
AND RNGX M2 -outputlayer R_M2;
AND RNGX VIA2 -outputlayer R_V2;
AND RNGX M3 -outputlayer R_M3;
AND RNGX VIA3 -outputlayer R_V3;
AND RNGX M4 -outputlayer R_M4;
AND RNGX VIA4 -outputlayer R_V4;
AND RNGX M5 -outputlayer R_M5;
AND RNGX VIA5 -outputlayer R_V5;
AND RNGX M6 -outputlayer R_M6;
AND RNGX VIA6 -outputlayer R_V6;
AND RNGX M7 -outputlayer R_M7;
AND RNGX VIA7 -outputlayer R_V7;
AND RNGX M8 -outputlayer R_M8;
AND RNGX VIA8 -outputlayer R_V8;
AND RNGX M9 -outputlayer R_M9;
HOLES R_M1 -outputlayer H_RM1;
HOLES R_V1 -outputlayer H_RV1;
HOLES R_M2 -outputlayer H_RM2;
HOLES R_V2 -outputlayer H_RV2;
HOLES R_M3 -outputlayer H_RM3;
HOLES R_V3 -outputlayer H_RV3;
HOLES R_M4 -outputlayer H_RM4;
HOLES R_V4 -outputlayer H_RV4;
HOLES R_M5 -outputlayer H_RM5;
HOLES R_V5 -outputlayer H_RV5;
HOLES R_M6 -outputlayer H_RM6;
HOLES R_V6 -outputlayer H_RV6;
HOLES R_M7 -outputlayer H_RM7;
HOLES R_V7 -outputlayer H_RV7;
HOLES R_M8 -outputlayer H_RM8;
HOLES R_V8 -outputlayer H_RV8;
HOLES R_M9 -outputlayer H_RM9;
CONVEX_EDGE MTFS -angle1 -eq 270 -angle2 -eq 270 -outputlayer MTFS_W;
CONVEX_EDGE MTFS -angle1 -eq 270 -angle2 -eq 90 -outputlayer MTFS_B;
CONVEX_EDGE MTFS -angle1 -eq 90 -angle2 -eq 90 -outputlayer MTFS_D;
INTE MTFS_D MTFS_B -lt 15 -abut -lt 90 -metric opposite -output region -outputlayer MTFS_E;
AND MTFS_E MTFS -outputlayer MTFS_EA;
NOT MTFS MTFS_EA -outputlayer MTFS_R;
INTE MTFS_W -lt 3 -abut -lt 90 -metric opposite -output region -outputlayer MTFS_CR;
CONNECT F_V0 MTFS;
CONNECT F_V1 MTFS;
CONNECT F_V2 MTFS;
CONNECT F_V3 MTFS;
CONNECT F_V4 MTFS;
CONNECT F_V5 MTFS;
CONNECT F_V6 MTFS;
CONNECT F_V7 MTFS;
CONNECT F_V8 MTFS;
CONNECT F_M0 MTFS;
CONNECT F_M1 MTFS;
CONNECT F_M2 MTFS;
CONNECT F_M3 MTFS;
CONNECT F_M4 MTFS;
CONNECT F_M5 MTFS;
CONNECT F_M6 MTFS;
CONNECT F_M7 MTFS;
CONNECT F_M8 MTFS;
CONNECT F_M9 MTFS;

RULE FUSE_WARN.1 {
    CAPTION "AP fuse must be covered by PMDMY.";
    SELECT -outside FW_AP PMDMY;
}

RULE FUSE_WARN.2 {
    CAPTION "PWELL/PMDMY/FW should be used in fuse structure.";
    AND MTFS NWi;
    SELECT -outside MTFS PMDMY;
    SELECT -outside PMDMY MTFS;
    SELECT -outside PMDMY FW_AP;
}

RULE FUSE_WARN.3 {
    CAPTION "Metal fuse should be a dog bone shape.";
    VERTEX MTFS -ne 12;
}

RULE FU.L.1.1 {
    CAPTION "Length of AP fuse between dog bone >= 8 um";
    SELECT -enclose_rect -not MTFS_CR -width GRID -length FU_L_1_1 -orthogonal_only;
}

RULE FU.S.1 {
    CAPTION "Spece of AP fuse >= 5.6 um";
    EXTE MTFS_CR -lt "FU_S_1" -abut -lt 90 -single_point -output region;
}
SELECT -outside LMARK CSRDMY -outputlayer LMARK_NOT_CSR;
AND M9i LMARK_NOT_CSR -outputlayer MTLM;
HOLES MTLM -empty -outputlayer MTLMH;
CONVEX_EDGE MTLMH -angle1 -eq 90 -angle2 -eq 90 -with_length -le "LW_W_1_MAX" -outputlayer MTLMH_L;
CONVEX_EDGE MTLMH -angle1 -eq 90 -angle2 -eq 90 -with_length -ge "LW_L_1_MIN" -outputlayer MTLMH_P;

RULE LW.W.1 {
    CAPTION "Minimum width of L-slot  >= 10 um";
    CAPTION "Maximum width of L-slot   <= 20 um";
    INTE MTLMH -lt "LW_W_1_MIN" -abut -lt 90 -metric opposite -output region;
    SIZE MTLMH -by "LW_W_1_MAX/2" -underover;
}

RULE LW.L.1 {
    CAPTION "Minimum length of L-slot  >= 30 um";
    CAPTION "Maximum length of L-slot  <= 50 um";
    SELECT -enclose_rect -not MTLMH -width LW_W_1_MIN -length LW_L_1_MIN;
    SELECT -enclose_rect MTLMH -width LW_W_1_MIN -length LW_L_1_MAX + GRID;
    SELECT -with_edge -not MTLMH MTLMH_P -eq 2;
}

RULE LW.EN.1 {
    CAPTION "LMARK enclosure of L-slot [in the direction of the L-slot length] >= 12 um";
    ENC MTLMH_L LMARK -lt "LW_EN_1" -abut -lt 90 -output region;
}

RULE LW.EN.2 {
    CAPTION "LMARK enclosure of L-slot [perpendicular to the direction of the L-slot length] >= 30 um";
    ENC MTLMH_P LMARK -lt "LW_EN_2" -abut -lt 90 -output region;
}

RULE LOGO.S.1 {
    CAPTION "Min. chearance from LOGO to real OD/PO/Metal 10 um";
    SIZE LOGO -by "LOGO_S_1" _EPTMPL269344;
    NOT LOGO.S.1:_EPTMPL269344 LOGO -outputlayer LOGO_EXT;
    NOT ODi TCDDMY _EPTMPL269346;
    AND LOGO_EXT LOGO.S.1:_EPTMPL269346;
    NOT POi TCDDMY _EPTMPL269348;
    AND LOGO_EXT LOGO.S.1:_EPTMPL269348;
    NOT M1i DM1_O -outputlayer M1i_R;
    AND LOGO_EXT M1i_R;
    NOT M2i DM2_O -outputlayer M2i_R;
    AND LOGO_EXT M2i_R;
    NOT M3i DM3_O -outputlayer M3i_R;
    AND LOGO_EXT M3i_R;
    NOT M4i DM4_O -outputlayer M4i_R;
    AND LOGO_EXT M4i_R;
    NOT M5i DM5_O -outputlayer M5i_R;
    AND LOGO_EXT M5i_R;
    NOT M6i DM6_O -outputlayer M6i_R;
    AND LOGO_EXT M6i_R;
    NOT M7i DM7_O -outputlayer M7i_R;
    AND LOGO_EXT M7i_R;
    AND LOGO_EXT M8i;
    AND LOGO_EXT M9i;
}

RULE LOGO.O.1 {
    CAPTION "Overlap of CTP, CB, DOD, DPO, or DMx is not allowed.";
    AND LOGO CBi;
    AND LOGO CBDi;
    AND LOGO DOD;
    AND LOGO DPO;
    AND LOGO FWi;
    AND LOGO PMi;
    AND LOGO UBMi;
    AND LOGO DM1_O;
    AND LOGO DM2_O;
    AND LOGO DM3_O;
    AND LOGO DM4_O;
    AND LOGO DM5_O;
    AND LOGO DM6_O;
    AND LOGO DM7_O;
}

RULE LOGO.R.4 {
    CAPTION "NW, OD, PO and Metals cut LOGO is not allowed";
    SELECT -cut NWi LOGO;
    SELECT -cut ODi LOGO;
    SELECT -cut POi LOGO;
    SELECT -cut M1x LOGO;
    SELECT -cut M2x LOGO;
    SELECT -cut M3x LOGO;
    SELECT -cut M4x LOGO;
    SELECT -cut M5x LOGO;
    SELECT -cut M6x LOGO;
    SELECT -cut M7x LOGO;
    SELECT -cut M8x LOGO;
    SELECT -cut M9x LOGO;
}
NOT NWRiT EMPTYi -outputlayer NWRiu;
NOT NSTPi EMPTYi -outputlayer NSTPiu;
NOT PSTPi EMPTYi _EPTMPL269394;
NOT _EPTMPL269394 VAR -outputlayer PSTPiu;
NOT NSDc EMPTYi -outputlayer NSDiu;
NOT PSDc EMPTYi -outputlayer PSDiu;
NOT CBi EMPTYi -outputlayer CBiu;
NOT CB2i EMPTYi -outputlayer CB2iu;
NOT UBMn EMPTYi -outputlayer UBMniu;
NOT UBMd EMPTYi -outputlayer UBMdiu;
SELECT -label "M1i" -textname "VDD?" -textlayer 131 -primary_only -outputlayer PWR_M1iu_BY_TEXT;
SELECT -label "M1i" -textname "VSS?" -textlayer 131 -primary_only -outputlayer GND_M1iu_BY_TEXT;
SELECT -label "M1i" -textname "?" -textlayer 131 -primary_only -outputlayer PAD_M1iu_BY_TEXT;
SELECT -label "M2i" -textname "VDD?" -textlayer 132 -primary_only -outputlayer PWR_M2iu_BY_TEXT;
SELECT -label "M2i" -textname "VSS?" -textlayer 132 -primary_only -outputlayer GND_M2iu_BY_TEXT;
SELECT -label "M2i" -textname "?" -textlayer 132 -primary_only -outputlayer PAD_M2iu_BY_TEXT;
SELECT -label "M3i" -textname "VDD?" -textlayer 133 -primary_only -outputlayer PWR_M3iu_BY_TEXT;
SELECT -label "M3i" -textname "VSS?" -textlayer 133 -primary_only -outputlayer GND_M3iu_BY_TEXT;
SELECT -label "M3i" -textname "?" -textlayer 133 -primary_only -outputlayer PAD_M3iu_BY_TEXT;
SELECT -label "M4i" -textname "VDD?" -textlayer 134 -primary_only -outputlayer PWR_M4iu_BY_TEXT;
SELECT -label "M4i" -textname "VSS?" -textlayer 134 -primary_only -outputlayer GND_M4iu_BY_TEXT;
SELECT -label "M4i" -textname "?" -textlayer 134 -primary_only -outputlayer PAD_M4iu_BY_TEXT;
SELECT -label "M5i" -textname "VDD?" -textlayer 135 -primary_only -outputlayer PWR_M5iu_BY_TEXT;
SELECT -label "M5i" -textname "VSS?" -textlayer 135 -primary_only -outputlayer GND_M5iu_BY_TEXT;
SELECT -label "M5i" -textname "?" -textlayer 135 -primary_only -outputlayer PAD_M5iu_BY_TEXT;
SELECT -label "M6i" -textname "VDD?" -textlayer 136 -primary_only -outputlayer PWR_M6iu_BY_TEXT;
SELECT -label "M6i" -textname "VSS?" -textlayer 136 -primary_only -outputlayer GND_M6iu_BY_TEXT;
SELECT -label "M6i" -textname "?" -textlayer 136 -primary_only -outputlayer PAD_M6iu_BY_TEXT;
SELECT -label "M7i" -textname "VDD?" -textlayer 137 -primary_only -outputlayer PWR_M7iu_BY_TEXT;
SELECT -label "M7i" -textname "VSS?" -textlayer 137 -primary_only -outputlayer GND_M7iu_BY_TEXT;
SELECT -label "M7i" -textname "?" -textlayer 137 -primary_only -outputlayer PAD_M7iu_BY_TEXT;
SELECT -label "M8i" -textname "VDD?" -textlayer 138 -primary_only -outputlayer PWR_M8iu_BY_TEXT;
SELECT -label "M8i" -textname "VSS?" -textlayer 138 -primary_only -outputlayer GND_M8iu_BY_TEXT;
SELECT -label "M8i" -textname "?" -textlayer 138 -primary_only -outputlayer PAD_M8iu_BY_TEXT;
SELECT -label "M9i" -textname "VDD?" -textlayer 139 -primary_only -outputlayer PWR_M9iu_BY_TEXT;
SELECT -label "M9i" -textname "VSS?" -textlayer 139 -primary_only -outputlayer GND_M9iu_BY_TEXT;
SELECT -label "M9i" -textname "?" -textlayer 139 -primary_only -outputlayer PAD_M9iu_BY_TEXT;
SELECT -label "APi" -textname "VDD?" -textlayer 126 -primary_only -outputlayer PWR_APiu_BY_TEXT;
SELECT -label "APi" -textname "VSS?" -textlayer 126 -primary_only -outputlayer GND_APiu_BY_TEXT;
SELECT -label "APi" -textname "?" -textlayer 126 -primary_only -outputlayer PAD_APiu_BY_TEXT;
SELECT -interact -not NSTPiu RNWEL _EPTMPL269432;
NOT _EPTMPL269432 VAR -outputlayer NSTPux;
ANTENNA CBiu NSTPux -gt 0 -outputlayer VDD_CB;
ANTENNA CBiu PSTPiu -gt 0 -outputlayer VSS_CB;
ANTENNA CB2iu NSTPux -gt 0 -outputlayer VDD_CB2;
ANTENNA CB2iu PSTPiu -gt 0 -outputlayer VSS_CB2;
ANTENNA UBMniu NSTPux -gt 0 -outputlayer VDD_UBMn;
ANTENNA UBMdiu NSTPux -gt 0 -outputlayer VDD_UBMd;
OR VDD_UBMn VDD_UBMd -outputlayer VDD_UBM;
ANTENNA UBMniu PSTPiu -gt 0 -outputlayer VSS_UBMn;
ANTENNA UBMdiu PSTPiu -gt 0 -outputlayer VSS_UBMd;
OR VSS_UBMn VSS_UBMd -outputlayer VSS_UBM;
SELECT -interact CBiu VDDDMY -outputlayer VDD_CB_BY_DUMMY;
SELECT -interact CBiu VSSDMY -outputlayer VSS_CB_BY_DUMMY;
SELECT -interact CB2iu VDDDMY -outputlayer VDD_CB2_BY_DUMMY;
SELECT -interact CB2iu VSSDMY -outputlayer VSS_CB2_BY_DUMMY;
SELECT -interact UBMniu VDDDMY -outputlayer VDD_UBMn_BY_DUMMY;
SELECT -interact UBMdiu VDDDMY -outputlayer VDD_UBMd_BY_DUMMY;
SELECT -interact UBMniu VSSDMY -outputlayer VSS_UBMn_BY_DUMMY;
SELECT -interact UBMdiu VSSDMY -outputlayer VSS_UBMd_BY_DUMMY;
NOT CBiu VDD_CB _EPTMPL269452;
NOT _EPTMPL269452 VSS_CB _EPTMPL269453;
NOT _EPTMPL269453 VDD_CB_BY_DUMMY _EPTMPL269454;
NOT _EPTMPL269454 VSS_CB_BY_DUMMY -outputlayer IO_CB;
NOT CB2iu VDD_CB2 _EPTMPL269456;
NOT _EPTMPL269456 VSS_CB2 _EPTMPL269457;
NOT _EPTMPL269457 VDD_CB2_BY_DUMMY _EPTMPL269458;
NOT _EPTMPL269458 VSS_CB2_BY_DUMMY -outputlayer IO_CB2;
NOT UBMniu VDD_UBM _EPTMPL269460;
NOT _EPTMPL269460 VSS_UBM _EPTMPL269461;
NOT _EPTMPL269461 VDD_UBMn_BY_DUMMY _EPTMPL269462;
NOT _EPTMPL269462 VSS_UBMn_BY_DUMMY -outputlayer IO_UBMn;
NOT UBMdiu VDD_UBM _EPTMPL269464;
NOT _EPTMPL269464 VSS_UBM _EPTMPL269465;
NOT _EPTMPL269465 VDD_UBMd_BY_DUMMY _EPTMPL269466;
NOT _EPTMPL269466 VSS_UBMd_BY_DUMMY -outputlayer IO_UBMd;
ANTENNA PSDiu CBiu CB2iu UBMniu UBMdiu -gt 0 -expr "  !!AREA(CBiu)+!!AREA(CB2iu)+!!AREA(UBMniu)+!!AREA(UBMdiu)  " -outputlayer PSD_PAD;
ANTENNA NSDiu CBiu CB2iu UBMniu UBMdiu -gt 0 -expr "  !!AREA(CBiu)+!!AREA(CB2iu)+!!AREA(UBMniu)+!!AREA(UBMdiu)  " -outputlayer NSD_PAD;
ANTENNA PSDiu IO_CB IO_CB2 IO_UBMn IO_UBMd -gt 0 -expr "  !!AREA(IO_CB)+!!AREA(IO_CB2)+!!AREA(IO_UBMn)+!!AREA(IO_UBMd)  " -outputlayer PSD_IOPAD_stp;
ANTENNA NSDiu IO_CB IO_CB2 IO_UBMn IO_UBMd -gt 0 -expr "  !!AREA(IO_CB)+!!AREA(IO_CB2)+!!AREA(IO_UBMn)+!!AREA(IO_UBMd)  " -outputlayer NSD_IOPAD_stp;
ANTENNA NWRiu IO_CB IO_CB2 IO_UBMn IO_UBMd -gt 0 -expr "  !!AREA(IO_CB)+!!AREA(IO_CB2)+!!AREA(IO_UBMn)+!!AREA(IO_UBMd)  " -outputlayer NWR_IOPAD_stp;
SELECT -interact DACT GATE -outputlayer MOS;
SELECT -interact PSDiu PSD_IOPAD_stp -outputlayer PSD_IOPAD;
SELECT -interact NSDiu NSD_IOPAD_stp -outputlayer NSD_IOPAD;
SELECT -interact NWRiu NWR_IOPAD_stp -outputlayer NWR_IOPAD;
OR VDDDMY VSSDMY _EPTMPL269477;
SELECT -interact CHIP _EPTMPL269477 -outputlayer MOS_filter_DMY;
SELECT -interact MOS PSD_PAD -eq 1 -by_net _EPTMPL269479;
NOT _EPTMPL269479 MOS_filter_DMY -outputlayer PMOS_filter;
SELECT -interact MOS NSD_PAD -eq 1 -by_net _EPTMPL269481;
NOT _EPTMPL269481 MOS_filter_DMY -outputlayer NMOS_filter;
OR PSD_IOPAD NSD_IOPAD -outputlayer SD_IOPAD;
SELECT -interact -not MOS CO _EPTMPL269484;
SELECT -interact POLY CO _EPTMPL269485;
SELECT -interact -not _EPTMPL269484 _EPTMPL269485 -outputlayer DUMMY_MOS;
SELECT -interact -not DACT POLY _EPTMPL269487;
SELECT -interact -not _EPTMPL269487 CO -outputlayer DUMMY_DIODE;
SELECT -interact GATE PP _EPTMPL269489;
SELECT -interact _EPTMPL269489 NP _EPTMPL269490;
SELECT -interact MOS _EPTMPL269490 -outputlayer G_DIODE;
NOT DACT DUMMY_MOS _EPTMPL269492;
NOT _EPTMPL269492 DUMMY_DIODE -outputlayer DACT_real;
AND PACT DACT_real -outputlayer PACT_real;
AND NACT DACT_real -outputlayer NACT_real;
NOT DACT_real PMOS_filter _EPTMPL269496;
NOT _EPTMPL269496 NMOS_filter _EPTMPL269497;
SELECT -interact _EPTMPL269497 SD_IOPAD _EPTMPL269498;
SELECT -interact OD NWR_IOPAD _EPTMPL269499;
OR _EPTMPL269498 _EPTMPL269499 _EPTMPL269500;
SELECT -inside -not _EPTMPL269500 LUPWDMY -outputlayer POST_DRIVER_ACT;
SELECT -interact POST_DRIVER_ACT PSDiu _EPTMPL269502;
SELECT -inside -not _EPTMPL269502 LUPWDMY -outputlayer POST_DRIVER_PACT;
SELECT -interact POST_DRIVER_ACT NSDiu _EPTMPL269504;
SELECT -interact OD NWR_IOPAD _EPTMPL269505;
OR _EPTMPL269504 _EPTMPL269505 _EPTMPL269506;
SELECT -inside -not _EPTMPL269506 LUPWDMY -outputlayer POST_DRIVER_NACT;
SELECT -interact POST_DRIVER_PACT GATE _EPTMPL269508;
NOT _EPTMPL269508 G_DIODE -outputlayer POST_DRIVER_PMOS;
STAMP POST_DRIVER_PMOS NWEL -outputlayer POST_DRIVER_PMOS_NW;
SELECT -interact POST_DRIVER_PMOS_NW HV_GATE -outputlayer POST_DRIVER_PMOS_NW_HV;
SELECT -interact POST_DRIVER_PMOS_NW_HV OD_25 _EPTMPL269512;
SELECT -interact _EPTMPL269512 HVD_P -outputlayer POST_DRIVER_PMOS_NW_5V;
SELECT -interact POST_DRIVER_PMOS_NW_HV OD_33 -outputlayer POST_DRIVER_PMOS_NW_33V;
SELECT -interact POST_DRIVER_PMOS_NW_HV OD_25 _EPTMPL269515;
SELECT -interact -not _EPTMPL269515 HVD_P -outputlayer POST_DRIVER_PMOS_NW_25V;
SELECT -interact POST_DRIVER_PMOS_NW_HV OD_18 -outputlayer POST_DRIVER_PMOS_NW_18V;
NOT POST_DRIVER_PMOS_NW POST_DRIVER_PMOS_NW_HV -outputlayer POST_DRIVER_PMOS_NW_LV;
STAMP POST_DRIVER_PMOS NWi -outputlayer POST_DRIVER_PMOS_NWi;
SELECT -interact POST_DRIVER_PMOS_NWi HV_GATE -outputlayer POST_DRIVER_PMOS_NWi_HV;
SELECT -interact POST_DRIVER_PMOS_NWi_HV OD_25 _EPTMPL269521;
SELECT -interact _EPTMPL269521 HVD_P -outputlayer POST_DRIVER_PMOS_NWi_5V;
SELECT -interact POST_DRIVER_PMOS_NWi_HV OD_33 -outputlayer POST_DRIVER_PMOS_NWi_33V;
SELECT -interact POST_DRIVER_PMOS_NWi_HV OD_25 _EPTMPL269524;
SELECT -interact -not _EPTMPL269524 HVD_P -outputlayer POST_DRIVER_PMOS_NWi_25V;
SELECT -interact POST_DRIVER_PMOS_NWi_HV OD_18 -outputlayer POST_DRIVER_PMOS_NWi_18V;
NOT POST_DRIVER_PMOS_NWi POST_DRIVER_PMOS_NWi_HV -outputlayer POST_DRIVER_PMOS_NWi_LV;
SELECT -interact POST_DRIVER_NACT GATE _EPTMPL269528;
NOT _EPTMPL269528 G_DIODE -outputlayer POST_DRIVER_NMOS;
SELECT -inside POST_DRIVER_NMOS DNW _EPTMPL269530;
STAMP _EPTMPL269530 DNW -outputlayer POST_DRIVER_NMOS_RW;
NOT POST_DRIVER_NMOS POST_DRIVER_NMOS_RW -outputlayer POST_DRIVER_NMOS_PW;
SELECT -interact POST_DRIVER_NMOS_RW HV_GATE -outputlayer POST_DRIVER_NMOS_RW_HV;
SELECT -interact POST_DRIVER_NMOS_RW_HV OD_25 _EPTMPL269534;
SELECT -interact _EPTMPL269534 HVD_N_nw -outputlayer POST_DRIVER_NMOS_RW_5V;
SELECT -interact POST_DRIVER_NMOS_RW_HV OD_33 -outputlayer POST_DRIVER_NMOS_RW_33V;
SELECT -interact POST_DRIVER_NMOS_RW_HV OD_25 _EPTMPL269537;
SELECT -interact -not _EPTMPL269537 HVD_N_nw -outputlayer POST_DRIVER_NMOS_RW_25V;
SELECT -interact POST_DRIVER_NMOS_RW_HV OD_18 -outputlayer POST_DRIVER_NMOS_RW_18V;
NOT POST_DRIVER_NMOS_RW POST_DRIVER_NMOS_RW_HV -outputlayer POST_DRIVER_NMOS_RW_LV;
SELECT -interact POST_DRIVER_NMOS_PW HV_GATE -outputlayer POST_DRIVER_NMOS_PW_HV;
SELECT -interact POST_DRIVER_NMOS_PW_HV OD_25 _EPTMPL269542;
SELECT -interact _EPTMPL269542 HVD_N_nw -outputlayer POST_DRIVER_NMOS_PW_5V;
SELECT -interact POST_DRIVER_NMOS_PW_HV OD_33 -outputlayer POST_DRIVER_NMOS_PW_33V;
SELECT -interact POST_DRIVER_NMOS_PW_HV OD_25 _EPTMPL269545;
SELECT -interact -not _EPTMPL269545 HVD_N_nw -outputlayer POST_DRIVER_NMOS_PW_25V;
SELECT -interact POST_DRIVER_NMOS_PW_HV OD_18 -outputlayer POST_DRIVER_NMOS_PW_18V;
NOT POST_DRIVER_NMOS_PW POST_DRIVER_NMOS_PW_HV -outputlayer POST_DRIVER_NMOS_PW_LV;
COPY POST_DRIVER_PACT -outputlayer POST_DRIVER_PINJ;
STAMP POST_DRIVER_PINJ NWEL -outputlayer POST_DRIVER_PINJ_NW;
SELECT -interact POST_DRIVER_PINJ_NW OD2 -outputlayer POST_DRIVER_PINJ_NW_HV;
SELECT -interact POST_DRIVER_PINJ_NW_HV HVD_P -outputlayer POST_DRIVER_PINJ_NW_5V;
SELECT -interact POST_DRIVER_PINJ_NW_HV OD_33 -outputlayer POST_DRIVER_PINJ_NW_33V;
SELECT -interact POST_DRIVER_PINJ_NW_HV OD_25 -outputlayer POST_DRIVER_PINJ_NW_25V;
SELECT -interact POST_DRIVER_PINJ_NW_HV OD_18 -outputlayer POST_DRIVER_PINJ_NW_18V;
NOT POST_DRIVER_PINJ_NW POST_DRIVER_PINJ_NW_HV -outputlayer POST_DRIVER_PINJ_NW_LV;
COPY POST_DRIVER_NACT -outputlayer POST_DRIVER_NINJ;
SELECT -inside POST_DRIVER_NINJ DNW _EPTMPL269558;
STAMP _EPTMPL269558 DNW -outputlayer POST_DRIVER_NINJ_RW;
SELECT -interact POST_DRIVER_NINJ_RW OD2 -outputlayer POST_DRIVER_NINJ_RW_HV;
SELECT -interact POST_DRIVER_NINJ_RW_HV HVD_N_nw -outputlayer POST_DRIVER_NINJ_RW_5V;
SELECT -interact POST_DRIVER_NINJ_RW_HV OD_33 -outputlayer POST_DRIVER_NINJ_RW_33V;
SELECT -interact POST_DRIVER_NINJ_RW_HV OD_25 -outputlayer POST_DRIVER_NINJ_RW_25V;
SELECT -interact POST_DRIVER_NINJ_RW_HV OD_18 -outputlayer POST_DRIVER_NINJ_RW_18V;
NOT POST_DRIVER_NINJ_RW POST_DRIVER_NINJ_RW_HV -outputlayer POST_DRIVER_NINJ_RW_LV;
NOT POST_DRIVER_NINJ POST_DRIVER_NINJ_RW -outputlayer POST_DRIVER_NINJ_PW;
SELECT -interact POST_DRIVER_NINJ_PW OD2 -outputlayer POST_DRIVER_NINJ_PW_HV;
SELECT -interact POST_DRIVER_NINJ_PW_HV HVD_N_nw -outputlayer POST_DRIVER_NINJ_PW_5V;
SELECT -interact POST_DRIVER_NINJ_PW_HV OD_33 -outputlayer POST_DRIVER_NINJ_PW_33V;
SELECT -interact POST_DRIVER_NINJ_PW_HV OD_25 -outputlayer POST_DRIVER_NINJ_PW_25V;
SELECT -interact POST_DRIVER_NINJ_PW_HV OD_18 -outputlayer POST_DRIVER_NINJ_PW_18V;
NOT POST_DRIVER_NINJ_PW POST_DRIVER_NINJ_PW_HV -outputlayer POST_DRIVER_NINJ_PW_LV;
STAMP DNW NWi -outputlayer DNWc;
SELECT -inside POST_DRIVER_NMOS DNWc _EPTMPL269574;
STAMP _EPTMPL269574 DNWc -outputlayer POST_DRIVER_NMOS_RWi;
SELECT -interact POST_DRIVER_NMOS_RWi HV_GATE -outputlayer POST_DRIVER_NMOS_RWi_HV;
SELECT -interact POST_DRIVER_NMOS_RWi_HV OD_25 _EPTMPL269577;
SELECT -interact _EPTMPL269577 HVD_N_nw -outputlayer POST_DRIVER_NMOS_RWi_5V;
SELECT -interact POST_DRIVER_NMOS_RWi_HV OD_33 -outputlayer POST_DRIVER_NMOS_RWi_33V;
SELECT -interact POST_DRIVER_NMOS_RWi_HV OD_25 _EPTMPL269580;
SELECT -interact -not _EPTMPL269580 HVD_N_nw -outputlayer POST_DRIVER_NMOS_RWi_25V;
SELECT -interact POST_DRIVER_NMOS_RWi_HV OD_18 -outputlayer POST_DRIVER_NMOS_RWi_18V;
NOT POST_DRIVER_NMOS_RWi POST_DRIVER_NMOS_RWi_HV -outputlayer POST_DRIVER_NMOS_RWi_LV;
OR POST_DRIVER_NMOS POST_DRIVER_PMOS -outputlayer POST_DRIVER_MOS;
SIZE POST_DRIVER_ACT -by "LUP_2" -bevel 4 -outputlayer BESIDE_POST_DRIVER;
SELECT -interact NACT_real GATE _EPTMPL269586;
SELECT -interact _EPTMPL269586 BESIDE_POST_DRIVER _EPTMPL269587;
NOT _EPTMPL269587 POST_DRIVER_NACT _EPTMPL269588;
NOT _EPTMPL269588 DUMMY_MOS _EPTMPL269589;
NOT _EPTMPL269589 G_DIODE -outputlayer BESIDE_POST_DRIVER_NMOS;
SELECT -interact PACT_real GATE _EPTMPL269591;
SELECT -interact _EPTMPL269591 BESIDE_POST_DRIVER _EPTMPL269592;
NOT _EPTMPL269592 POST_DRIVER_PACT _EPTMPL269593;
NOT _EPTMPL269593 DUMMY_MOS _EPTMPL269594;
NOT _EPTMPL269594 G_DIODE -outputlayer BESIDE_POST_DRIVER_PMOS;
STAMP BESIDE_POST_DRIVER_PMOS NWEL -outputlayer BESIDE_POST_DRIVER_PMOS_NW;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NW HV_GATE -outputlayer BESIDE_POST_DRIVER_PMOS_NW_HV;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NW_HV OD_25 _EPTMPL269598;
SELECT -interact _EPTMPL269598 HVD_P _EPTMPL269599;
SELECT -interact -not _EPTMPL269599 DNW -outputlayer BESIDE_POST_DRIVER_PMOS_NW_5V;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NW_HV OD_33 -outputlayer BESIDE_POST_DRIVER_PMOS_NW_33V;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NW_HV OD_25 _EPTMPL269602;
SELECT -interact -not _EPTMPL269602 HVD_P -outputlayer BESIDE_POST_DRIVER_PMOS_NW_25V;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NW_HV OD_18 -outputlayer BESIDE_POST_DRIVER_PMOS_NW_18V;
NOT BESIDE_POST_DRIVER_PMOS_NW BESIDE_POST_DRIVER_PMOS_NW_HV -outputlayer BESIDE_POST_DRIVER_PMOS_NW_LV;
STAMP BESIDE_POST_DRIVER_PMOS NWi -outputlayer BESIDE_POST_DRIVER_PMOS_NWi;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NWi HV_GATE -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_HV;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NWi_HV OD_25 _EPTMPL269608;
SELECT -interact _EPTMPL269608 HVD_P _EPTMPL269609;
SELECT -interact -not _EPTMPL269609 DNW -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_5V;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NWi_HV OD_33 -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_33V;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NWi_HV OD_25 _EPTMPL269612;
SELECT -interact -not _EPTMPL269612 HVD_P -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_25V;
SELECT -interact BESIDE_POST_DRIVER_PMOS_NWi_HV OD_18 -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_18V;
NOT BESIDE_POST_DRIVER_PMOS_NWi BESIDE_POST_DRIVER_PMOS_NWi_HV -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_LV;
SELECT -inside BESIDE_POST_DRIVER_NMOS DNW _EPTMPL269616;
STAMP _EPTMPL269616 DNW -outputlayer BESIDE_POST_DRIVER_NMOS_RW;
NOT BESIDE_POST_DRIVER_NMOS BESIDE_POST_DRIVER_NMOS_RW -outputlayer BESIDE_POST_DRIVER_NMOS_PW;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RW HV_GATE -outputlayer BESIDE_POST_DRIVER_NMOS_RW_HV;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RW_HV OD_25 _EPTMPL269620;
SELECT -interact _EPTMPL269620 HVD_N_nw -outputlayer BESIDE_POST_DRIVER_NMOS_RW_5V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RW_HV OD_33 -outputlayer BESIDE_POST_DRIVER_NMOS_RW_33V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RW_HV OD_25 _EPTMPL269623;
SELECT -interact -not _EPTMPL269623 HVD_N_nw -outputlayer BESIDE_POST_DRIVER_NMOS_RW_25V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RW_HV OD_18 -outputlayer BESIDE_POST_DRIVER_NMOS_RW_18V;
NOT BESIDE_POST_DRIVER_NMOS_RW BESIDE_POST_DRIVER_NMOS_RW_HV -outputlayer BESIDE_POST_DRIVER_NMOS_RW_LV;
SELECT -interact BESIDE_POST_DRIVER_NMOS_PW HV_GATE -outputlayer BESIDE_POST_DRIVER_NMOS_PW_HV;
SELECT -interact BESIDE_POST_DRIVER_NMOS_PW_HV OD_25 _EPTMPL269628;
SELECT -interact _EPTMPL269628 HVD_N_nw _EPTMPL269629;
SELECT -interact -not _EPTMPL269629 DNW -outputlayer BESIDE_POST_DRIVER_NMOS_PW_5V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_PW_HV OD_33 -outputlayer BESIDE_POST_DRIVER_NMOS_PW_33V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_PW_HV OD_25 _EPTMPL269632;
SELECT -interact -not _EPTMPL269632 HVD_N_nw -outputlayer BESIDE_POST_DRIVER_NMOS_PW_25V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_PW_HV OD_18 -outputlayer BESIDE_POST_DRIVER_NMOS_PW_18V;
NOT BESIDE_POST_DRIVER_NMOS_PW BESIDE_POST_DRIVER_NMOS_PW_HV -outputlayer BESIDE_POST_DRIVER_NMOS_PW_LV;
SELECT -inside BESIDE_POST_DRIVER_NMOS DNWc _EPTMPL269636;
STAMP _EPTMPL269636 DNWc -outputlayer BESIDE_POST_DRIVER_NMOS_RWi;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RWi HV_GATE -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_HV;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RWi_HV OD_25 _EPTMPL269639;
SELECT -interact _EPTMPL269639 HVD_N_nw -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_5V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RWi_HV OD_33 -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_33V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RWi_HV OD_25 _EPTMPL269642;
SELECT -interact -not _EPTMPL269642 HVD_N_nw -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_25V;
SELECT -interact BESIDE_POST_DRIVER_NMOS_RWi_HV OD_18 -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_18V;
NOT BESIDE_POST_DRIVER_NMOS_RWi BESIDE_POST_DRIVER_NMOS_RWi_HV -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_LV;
OR POST_DRIVER_NACT BESIDE_POST_DRIVER_NMOS _EPTMPL269646;
SELECT -enclose PTAP_guard_ring_hole _EPTMPL269646 -outputlayer PTAP_guard_ring_holex;
OR POST_DRIVER_PACT BESIDE_POST_DRIVER_PMOS _EPTMPL269648;
SELECT -enclose NTAP_guard_ring_hole _EPTMPL269648 -outputlayer NTAP_guard_ring_holex;
SELECT -touch PSTPi PTAP_guard_ring_holex _EPTMPL269650;
WITH_WIDTH _EPTMPL269650 -ge "LUP_3_W" -outputlayer PTAP_guard_ring_wide;
SELECT -touch NSTPi NTAP_guard_ring_holex _EPTMPL269652;
WITH_WIDTH _EPTMPL269652 -ge "LUP_3_W" -outputlayer NTAP_guard_ring_wide;
EDGE_BOOLEAN -coincident_only -outside -not PW_inside_guard_ring PTAP_guard_ring_wide -outputlayer PW_inside_guard_ring_wide_pre1;
SELECT -with_edge -not PW_inside_guard_ring PW_inside_guard_ring_wide_pre1 -outputlayer PW_inside_guard_ring_wide;
EDGE_BOOLEAN -coincident_only -outside -not NW_inside_guard_ring NTAP_guard_ring_wide -outputlayer NW_inside_guard_ring_wide_pre1;
SELECT -with_edge -not NW_inside_guard_ring NW_inside_guard_ring_wide_pre1 -outputlayer NW_inside_guard_ring_wide;
HOLES PTAP_guard_ring_wide -inner _EPTMPL269658;
OR _EPTMPL269658 PW_inside_guard_ring_wide -outputlayer PTAP_guard_ring_wide_hole;
HOLES NTAP_guard_ring_wide -inner _EPTMPL269660;
OR _EPTMPL269660 NW_inside_guard_ring_wide -outputlayer NTAP_guard_ring_wide_hole;
SELECT -inside -not POST_DRIVER_PMOS_NW NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NW_NG;
SELECT -inside -not POST_DRIVER_PMOS_NW_HV NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NW_HV_NG;
SELECT -inside -not POST_DRIVER_PMOS_NW_5V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NW_5V_NG;
SELECT -inside -not POST_DRIVER_PMOS_NW_33V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NW_33V_NG;
SELECT -inside -not POST_DRIVER_PMOS_NW_25V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NW_25V_NG;
SELECT -inside -not POST_DRIVER_PMOS_NW_18V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NW_18V_NG;
SELECT -inside -not POST_DRIVER_PMOS_NW_LV NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NW_LV_NG;
SELECT -inside -not POST_DRIVER_PMOS_NWi NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NWi_NG;
SELECT -inside -not POST_DRIVER_PMOS_NWi_HV NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NWi_HV_NG;
SELECT -inside -not POST_DRIVER_PMOS_NWi_5V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NWi_5V_NG;
SELECT -inside -not POST_DRIVER_PMOS_NWi_33V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NWi_33V_NG;
SELECT -inside -not POST_DRIVER_PMOS_NWi_25V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NWi_25V_NG;
SELECT -inside -not POST_DRIVER_PMOS_NWi_18V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NWi_18V_NG;
SELECT -inside -not POST_DRIVER_PMOS_NWi_LV NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PMOS_NWi_LV_NG;
SELECT -inside -not POST_DRIVER_NMOS_RW PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RW_NG;
SELECT -inside -not POST_DRIVER_NMOS_RW_HV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RW_HV_NG;
SELECT -inside -not POST_DRIVER_NMOS_RW_5V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RW_5V_NG;
SELECT -inside -not POST_DRIVER_NMOS_RW_33V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RW_33V_NG;
SELECT -inside -not POST_DRIVER_NMOS_RW_25V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RW_25V_NG;
SELECT -inside -not POST_DRIVER_NMOS_RW_18V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RW_18V_NG;
SELECT -inside -not POST_DRIVER_NMOS_RW_LV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RW_LV_NG;
SELECT -inside -not POST_DRIVER_NMOS_PW PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_PW_NG;
SELECT -inside -not POST_DRIVER_NMOS_PW_HV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_PW_HV_NG;
SELECT -inside -not POST_DRIVER_NMOS_PW_5V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_PW_5V_NG;
SELECT -inside -not POST_DRIVER_NMOS_PW_33V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_PW_33V_NG;
SELECT -inside -not POST_DRIVER_NMOS_PW_25V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_PW_25V_NG;
SELECT -inside -not POST_DRIVER_NMOS_PW_18V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_PW_18V_NG;
SELECT -inside -not POST_DRIVER_NMOS_PW_LV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_PW_LV_NG;
SELECT -inside -not POST_DRIVER_NMOS_RWi PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RWi_NG;
SELECT -inside -not POST_DRIVER_NMOS_RWi_HV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RWi_HV_NG;
SELECT -inside -not POST_DRIVER_NMOS_RWi_5V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RWi_5V_NG;
SELECT -inside -not POST_DRIVER_NMOS_RWi_33V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RWi_33V_NG;
SELECT -inside -not POST_DRIVER_NMOS_RWi_25V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RWi_25V_NG;
SELECT -inside -not POST_DRIVER_NMOS_RWi_18V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RWi_18V_NG;
SELECT -inside -not POST_DRIVER_NMOS_RWi_LV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NMOS_RWi_LV_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NW NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NW_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NW_5V NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NW_5V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NW_33V NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NW_33V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NW_25V NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NW_25V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NW_18V NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NW_18V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NW_LV NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NW_LV_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NWi NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NWi_5V NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_5V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NWi_33V NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_33V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NWi_25V NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_25V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NWi_18V NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_18V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_PMOS_NWi_LV NTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_PMOS_NWi_LV_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RW PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RW_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_PW PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_PW_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RW_5V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RW_5V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RW_33V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RW_33V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RW_25V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RW_25V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RW_18V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RW_18V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RW_LV PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RW_LV_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_PW_5V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_PW_5V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_PW_33V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_PW_33V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_PW_25V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_PW_25V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_PW_18V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_PW_18V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_PW_LV PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_PW_LV_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RWi PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RWi_5V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_5V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RWi_33V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_33V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RWi_25V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_25V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RWi_18V PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_18V_NG;
SELECT -inside -not BESIDE_POST_DRIVER_NMOS_RWi_LV PTAP_guard_ring_wide_hole -outputlayer BESIDE_POST_DRIVER_NMOS_RWi_LV_NG;
SELECT -inside -not POST_DRIVER_PINJ_NW_5V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NW_5V_NG;
SELECT -inside -not POST_DRIVER_PINJ_NW_33V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NW_33V_NG;
SELECT -inside -not POST_DRIVER_PINJ_NW_25V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NW_25V_NG;
SELECT -inside -not POST_DRIVER_PINJ_NW_18V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NW_18V_NG;
SELECT -inside -not POST_DRIVER_PINJ_NW_LV NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NW_LV_NG;
SELECT -inside -not POST_DRIVER_NINJ_RW_5V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RW_5V_NG;
SELECT -inside -not POST_DRIVER_NINJ_RW_33V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RW_33V_NG;
SELECT -inside -not POST_DRIVER_NINJ_RW_25V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RW_25V_NG;
SELECT -inside -not POST_DRIVER_NINJ_RW_18V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RW_18V_NG;
SELECT -inside -not POST_DRIVER_NINJ_RW_LV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RW_LV_NG;
SELECT -inside -not POST_DRIVER_NINJ_PW_5V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_PW_5V_NG;
SELECT -inside -not POST_DRIVER_NINJ_PW_33V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_PW_33V_NG;
SELECT -inside -not POST_DRIVER_NINJ_PW_25V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_PW_25V_NG;
SELECT -inside -not POST_DRIVER_NINJ_PW_18V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_PW_18V_NG;
SELECT -inside -not POST_DRIVER_NINJ_PW_LV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_PW_LV_NG;
STAMP POST_DRIVER_PINJ NWi -outputlayer POST_DRIVER_PINJ_NWi;
SELECT -interact POST_DRIVER_PINJ_NWi OD2 -outputlayer POST_DRIVER_PINJ_NWi_HV;
SELECT -interact POST_DRIVER_PINJ_NWi_HV HVD_P -outputlayer POST_DRIVER_PINJ_NWi_5V;
SELECT -interact POST_DRIVER_PINJ_NWi_HV OD_33 -outputlayer POST_DRIVER_PINJ_NWi_33V;
SELECT -interact POST_DRIVER_PINJ_NWi_HV OD_25 -outputlayer POST_DRIVER_PINJ_NWi_25V;
SELECT -interact POST_DRIVER_PINJ_NWi_HV OD_18 -outputlayer POST_DRIVER_PINJ_NWi_18V;
NOT POST_DRIVER_PINJ_NWi POST_DRIVER_PINJ_NWi_HV -outputlayer POST_DRIVER_PINJ_NWi_LV;
SELECT -inside POST_DRIVER_NINJ DNW _EPTMPL269749;
STAMP _EPTMPL269749 DNWc -outputlayer POST_DRIVER_NINJ_RWi;
SELECT -interact POST_DRIVER_NINJ_RWi OD2 -outputlayer POST_DRIVER_NINJ_RWi_HV;
SELECT -interact POST_DRIVER_NINJ_RWi_HV HVD_N_nw -outputlayer POST_DRIVER_NINJ_RWi_5V;
SELECT -interact POST_DRIVER_NINJ_RWi_HV OD_33 -outputlayer POST_DRIVER_NINJ_RWi_33V;
SELECT -interact POST_DRIVER_NINJ_RWi_HV OD_25 -outputlayer POST_DRIVER_NINJ_RWi_25V;
SELECT -interact POST_DRIVER_NINJ_RWi_HV OD_18 -outputlayer POST_DRIVER_NINJ_RWi_18V;
NOT POST_DRIVER_NINJ_RWi POST_DRIVER_NINJ_RWi_HV -outputlayer POST_DRIVER_NINJ_RWi_LV;
SELECT -inside -not POST_DRIVER_PINJ_NWi_5V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NWi_5V_NG;
SELECT -inside -not POST_DRIVER_PINJ_NWi_33V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NWi_33V_NG;
SELECT -inside -not POST_DRIVER_PINJ_NWi_25V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NWi_25V_NG;
SELECT -inside -not POST_DRIVER_PINJ_NWi_18V NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NWi_18V_NG;
SELECT -inside -not POST_DRIVER_PINJ_NWi_LV NTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_PINJ_NWi_LV_NG;
SELECT -inside -not POST_DRIVER_NINJ_RWi_5V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RWi_5V_NG;
SELECT -inside -not POST_DRIVER_NINJ_RWi_33V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RWi_33V_NG;
SELECT -inside -not POST_DRIVER_NINJ_RWi_25V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RWi_25V_NG;
SELECT -inside -not POST_DRIVER_NINJ_RWi_18V PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RWi_18V_NG;
SELECT -inside -not POST_DRIVER_NINJ_RWi_LV PTAP_guard_ring_wide_hole -outputlayer POST_DRIVER_NINJ_RWi_LV_NG;

RULE LUP.1g {
    CAPTION "Any N+ OD injector or an N+ OD injector cluster connected to an I/O pad must be surrounded by a P+ guard-ring.";
    CAPTION "Any P+ OD injector or a P+ OD injector cluster connected to an I/O pad must be surrounded by a N+ guard-ring.";
    SELECT -inside -not POST_DRIVER_NACT PTAP_guard_ring_hole;
    SELECT -inside -not POST_DRIVER_PACT NTAP_guard_ring_hole;
}

RULE LUP.2g {
    CAPTION "Within 15 um space from the OD injector, a P+ guard-ring is required to surround an NMOS or an NMOS cluster. And an N+ guard-ring is required to surround a PMOS or a PMOS cluster.";
    SELECT -interact DNW BESIDE_POST_DRIVER_NMOS_RW _EPTMPL269769;
    SELECT -interact NWEL LUP.2g:_EPTMPL269769 _EPTMPL269770;
    SELECT -interact LUP.2g:_EPTMPL269770 POST_DRIVER_PMOS_NW _EPTMPL269771;
    SELECT -interact DNW LUP.2g:_EPTMPL269771 _EPTMPL269772;
    SELECT -interact BESIDE_POST_DRIVER_NMOS_RW LUP.2g:_EPTMPL269772 -outputlayer X;
    EXTE POST_DRIVER_PMOS_NWi BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_2" -abut -lt 90 -single_point -not_connected -output positive2 -outputlayer Y;
    SELECT -interact -not BESIDE_POST_DRIVER_NMOS_RWi X _EPTMPL269775;
    SELECT -with_edge -not LUP.2g:_EPTMPL269775 Y -outputlayer BESIDE_POST_DRIVER_NMOS_waive;
    NOT BESIDE_POST_DRIVER_NMOS BESIDE_POST_DRIVER_NMOS_waive _EPTMPL269777;
    SELECT -inside -not LUP.2g:_EPTMPL269777 PTAP_guard_ring_hole;
    SELECT -inside -not BESIDE_POST_DRIVER_PMOS NTAP_guard_ring_hole;
}

RULE LUP.3.1.1g {
    CAPTION "For the 1.2V or 1.0V N/PMOS which connects to an I/O pad, space between the NMOS and the PMOS >= 2 um";
    EXTE POST_DRIVER_NMOS_PW_LV POST_DRIVER_PMOS_NW_LV -lt "LUP_3_1_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_LV POST_DRIVER_PMOS_NW_LV -lt "LUP_3_1_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_LV POST_DRIVER_PMOS_NWi_LV -lt "LUP_3_1_1" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.3.1.2g {
    CAPTION "For the 1.2V or 1.0V N/PMOS which connects to an I/O pad, space between the NMOS and the PMOS >= 3 um";
    CAPTION "if one of guard-ring < 0.2 um";
    EXTE POST_DRIVER_NMOS_PW_LV_NG POST_DRIVER_PMOS_NW_LV -lt "LUP_3_1_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_LV_NG POST_DRIVER_PMOS_NW_LV -lt "LUP_3_1_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_LV_NG POST_DRIVER_PMOS_NWi_LV -lt "LUP_3_1_2" -abut -lt 90 -single_point -output region -not_connected;
    EXTE POST_DRIVER_NMOS_PW_LV POST_DRIVER_PMOS_NW_LV_NG -lt "LUP_3_1_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_LV POST_DRIVER_PMOS_NW_LV_NG -lt "LUP_3_1_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_LV POST_DRIVER_PMOS_NWi_LV_NG -lt "LUP_3_1_2" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.3.2.1g {
    CAPTION "For the 1.8V N/PMOS which connects to an I/O pad directly, space between the 1.8V NMOS and the 1.8V/1.2V/1.0V PMOS, space between the 1.8V PMOS and the 1.8V/1.2V/1.0V NMOS >= 2.3 um";
    EXTE POST_DRIVER_NMOS_PW_18V POST_DRIVER_PMOS_NW_18V -lt "LUP_3_2_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_18V POST_DRIVER_PMOS_NW_LV -lt "LUP_3_2_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV POST_DRIVER_PMOS_NW_18V -lt "LUP_3_2_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_18V POST_DRIVER_PMOS_NW_18V -lt "LUP_3_2_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_18V POST_DRIVER_PMOS_NW_LV -lt "LUP_3_2_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV POST_DRIVER_PMOS_NW_18V -lt "LUP_3_2_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_18V POST_DRIVER_PMOS_NWi_18V -lt "LUP_3_2_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_18V POST_DRIVER_PMOS_NWi_LV -lt "LUP_3_2_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV POST_DRIVER_PMOS_NWi_18V -lt "LUP_3_2_1" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.3.2.2g {
    CAPTION "For the 1.8V N/PMOS which connects to an I/O pad directly, space between the 1.8V NMOS and the 1.8V/1.2V/1.0V PMOS, space between the 1.8V PMOS and the 1.8V/1.2V/1.0V NMOS >= 4 um  if one of guard-ring < 0.2 um";
    EXTE POST_DRIVER_NMOS_PW_18V_NG POST_DRIVER_PMOS_NW_18V -lt "LUP_3_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_18V_NG POST_DRIVER_PMOS_NW_LV -lt "LUP_3_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV_NG POST_DRIVER_PMOS_NW_18V -lt "LUP_3_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_18V_NG POST_DRIVER_PMOS_NW_18V -lt "LUP_3_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_18V_NG POST_DRIVER_PMOS_NW_LV -lt "LUP_3_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV_NG POST_DRIVER_PMOS_NW_18V -lt "LUP_3_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_18V_NG POST_DRIVER_PMOS_NWi_18V -lt "LUP_3_2_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_18V_NG POST_DRIVER_PMOS_NWi_LV -lt "LUP_3_2_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV_NG POST_DRIVER_PMOS_NWi_18V -lt "LUP_3_2_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_PW_18V POST_DRIVER_PMOS_NW_18V_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_18V POST_DRIVER_PMOS_NW_LV_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV POST_DRIVER_PMOS_NW_18V_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_18V POST_DRIVER_PMOS_NW_18V_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_18V POST_DRIVER_PMOS_NW_LV_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV POST_DRIVER_PMOS_NW_18V_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_18V POST_DRIVER_PMOS_NWi_18V_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_18V POST_DRIVER_PMOS_NWi_LV_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV POST_DRIVER_PMOS_NWi_18V_NG -lt "LUP_3_2_2" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.3.3.1g {
    CAPTION "For the 2.5V N/PMOS which connects to an I/O pad directly, space between the 2.5V NMOS and the 2.5V/1.2V/1.0V PMOS, space between the 2.5V PMOS and the 2.5V/1.2V/1.0V NMOS >= 2.6 um";
    EXTE POST_DRIVER_NMOS_PW_25V POST_DRIVER_PMOS_NW_25V -lt "LUP_3_3_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_25V POST_DRIVER_PMOS_NW_LV -lt "LUP_3_3_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV POST_DRIVER_PMOS_NW_25V -lt "LUP_3_3_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_25V POST_DRIVER_PMOS_NW_25V -lt "LUP_3_3_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_25V POST_DRIVER_PMOS_NW_LV -lt "LUP_3_3_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV POST_DRIVER_PMOS_NW_25V -lt "LUP_3_3_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_25V POST_DRIVER_PMOS_NWi_25V -lt "LUP_3_3_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_25V POST_DRIVER_PMOS_NWi_LV -lt "LUP_3_3_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV POST_DRIVER_PMOS_NWi_25V -lt "LUP_3_3_1" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.3.3.2g {
    CAPTION "For the 2.5V N/PMOS which connects to an I/O pad directly, space between the 2.5V NMOS and the 2.5V/1.2V/1.0V PMOS, space between the 2.5V PMOS and the 2.5V/1.2V/1.0V NMOS >= 5 um if one of guard-ring < 0.2 um";
    EXTE POST_DRIVER_NMOS_PW_25V_NG POST_DRIVER_PMOS_NW_25V -lt "LUP_3_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_25V_NG POST_DRIVER_PMOS_NW_LV -lt "LUP_3_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV_NG POST_DRIVER_PMOS_NW_25V -lt "LUP_3_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_25V_NG POST_DRIVER_PMOS_NW_25V -lt "LUP_3_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_25V_NG POST_DRIVER_PMOS_NW_LV -lt "LUP_3_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV_NG POST_DRIVER_PMOS_NW_25V -lt "LUP_3_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_25V_NG POST_DRIVER_PMOS_NWi_25V -lt "LUP_3_3_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_25V_NG POST_DRIVER_PMOS_NWi_LV -lt "LUP_3_3_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV_NG POST_DRIVER_PMOS_NWi_25V -lt "LUP_3_3_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_PW_25V POST_DRIVER_PMOS_NW_25V_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_25V POST_DRIVER_PMOS_NW_LV_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV POST_DRIVER_PMOS_NW_25V_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_25V POST_DRIVER_PMOS_NW_25V_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_25V POST_DRIVER_PMOS_NW_LV_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV POST_DRIVER_PMOS_NW_25V_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_25V POST_DRIVER_PMOS_NWi_25V_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_25V POST_DRIVER_PMOS_NWi_LV_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV POST_DRIVER_PMOS_NWi_25V_NG -lt "LUP_3_3_2" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.3.4.1g {
    CAPTION "For the 3.3V N/PMOS which connects to an I/O pad directly, space between the 3.3V NMOS and the 3.3V/1.2V/1.0V PMOS, space between the 3.3V PMOS and the 3.3V/1.2V/1.0V NMOS >= 4 um";
    EXTE POST_DRIVER_NMOS_PW_33V POST_DRIVER_PMOS_NW_33V -lt "LUP_3_4_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_33V POST_DRIVER_PMOS_NW_LV -lt "LUP_3_4_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV POST_DRIVER_PMOS_NW_33V -lt "LUP_3_4_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_33V POST_DRIVER_PMOS_NW_33V -lt "LUP_3_4_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_33V POST_DRIVER_PMOS_NW_LV -lt "LUP_3_4_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV POST_DRIVER_PMOS_NW_33V -lt "LUP_3_4_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_33V POST_DRIVER_PMOS_NWi_33V -lt "LUP_3_4_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_33V POST_DRIVER_PMOS_NWi_LV -lt "LUP_3_4_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV POST_DRIVER_PMOS_NWi_33V -lt "LUP_3_4_1" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.3.4.2g {
    CAPTION "For the 3.3V N/PMOS which connects to an I/O pad directly, space between the 3.3V NMOS and the 3.3V/1.2V/1.0V PMOS, space between the 3.3V PMOS and the 3.3V/1.2V/1.0V NMOS >= 8 um if one of guard-ring < 0.2 um";
    EXTE POST_DRIVER_NMOS_PW_33V_NG POST_DRIVER_PMOS_NW_33V -lt "LUP_3_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_33V_NG POST_DRIVER_PMOS_NW_LV -lt "LUP_3_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV_NG POST_DRIVER_PMOS_NW_33V -lt "LUP_3_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_33V_NG POST_DRIVER_PMOS_NW_33V -lt "LUP_3_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_33V_NG POST_DRIVER_PMOS_NW_LV -lt "LUP_3_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV_NG POST_DRIVER_PMOS_NW_33V -lt "LUP_3_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_33V_NG POST_DRIVER_PMOS_NWi_33V -lt "LUP_3_4_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_33V_NG POST_DRIVER_PMOS_NWi_LV -lt "LUP_3_4_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV_NG POST_DRIVER_PMOS_NWi_33V -lt "LUP_3_4_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_PW_33V POST_DRIVER_PMOS_NW_33V_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_33V POST_DRIVER_PMOS_NW_LV_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_PW_LV POST_DRIVER_PMOS_NW_33V_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NMOS_RW_33V POST_DRIVER_PMOS_NW_33V_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_33V POST_DRIVER_PMOS_NW_LV_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RW_LV POST_DRIVER_PMOS_NW_33V_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NMOS_RWi_33V POST_DRIVER_PMOS_NWi_33V_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_33V POST_DRIVER_PMOS_NWi_LV_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NMOS_RWi_LV POST_DRIVER_PMOS_NWi_33V_NG -lt "LUP_3_4_2" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.4g {
    CAPTION "Width of the N+ guard-ring, P+ guard-ring, N+ STRAP and P+ STRAP for the OD injector, and also MOS within 15 um space from OD injector. >= 0.12 um";
    SELECT -touch PSTPi PTAP_guard_ring_holex _EPTMPL269870;
    WITH_WIDTH LUP.4g:_EPTMPL269870 -ge "LUP_4" -outputlayer PTAP_guard_ring_wide2;
    SELECT -touch NSTPi NTAP_guard_ring_holex _EPTMPL269872;
    WITH_WIDTH LUP.4g:_EPTMPL269872 -ge "LUP_4" -outputlayer NTAP_guard_ring_wide2;
    EDGE_BOOLEAN -coincident_only -outside -not PW_inside_guard_ring PTAP_guard_ring_wide2 -outputlayer PW_inside_guard_ring_wide2_pre1;
    SELECT -with_edge -not PW_inside_guard_ring PW_inside_guard_ring_wide2_pre1 -outputlayer PW_inside_guard_ring_wide2;
    EDGE_BOOLEAN -coincident_only -outside -not NW_inside_guard_ring NTAP_guard_ring_wide2 -outputlayer NW_inside_guard_ring_wide2_pre1;
    SELECT -with_edge -not NW_inside_guard_ring NW_inside_guard_ring_wide2_pre1 -outputlayer NW_inside_guard_ring_wide2;
    HOLES PTAP_guard_ring_wide2 -inner _EPTMPL269878;
    OR LUP.4g:_EPTMPL269878 PW_inside_guard_ring_wide2 -outputlayer PTAP_guard_ring_wide2_hole;
    HOLES NTAP_guard_ring_wide2 -inner _EPTMPL269880;
    OR LUP.4g:_EPTMPL269880 NW_inside_guard_ring_wide2 -outputlayer NTAP_guard_ring_wide2_hole;
    SELECT -inside -not PTAP_guard_ring_holex PTAP_guard_ring_wide2_hole -outputlayer PTAP_guard_ring_hole_check;
    SELECT -inside -not NTAP_guard_ring_holex NTAP_guard_ring_wide2_hole -outputlayer NTAP_guard_ring_hole_check;
    EDGE_BOOLEAN -coincident_only -outside PSTPi PTAP_guard_ring_hole_check -outputlayer PTAP_guard_ring_check;
    EDGE_BOOLEAN -coincident_only -outside NSTPi NTAP_guard_ring_hole_check -outputlayer NTAP_guard_ring_check;
    INTE PTAP_guard_ring_check PSTPi -lt "LUP_4" -abut -lt 90 -output region;
    INTE NTAP_guard_ring_check NSTPi -lt "LUP_4" -abut -lt 90 -output region;
}

RULE LUP.5.1.1g {
    CAPTION "Minimum space >= 2 um";
    CAPTION "1. between 1.2V-1.0V N+ OD injector which connects to the IO pad and the the PMOS in the internal circuit";
    CAPTION "2. between 1.2V-1.0V P+ OD injector which connects to the IO pad and the the NMOS in the internal circuit";
    EXTE POST_DRIVER_PINJ_NW_LV BESIDE_POST_DRIVER_NMOS_PW -lt "LUP_5_1_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_LV BESIDE_POST_DRIVER_NMOS_RW -lt "LUP_5_1_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_LV BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_5_1_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_LV BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_1_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_LV BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_1_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_LV BESIDE_POST_DRIVER_PMOS_NWi -lt "LUP_5_1_1" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.5.1.2g {
    CAPTION "Minimum space >= 3 um if one of guard-ring < 0.2 um";
    CAPTION "1. between 1.2V-1.0V N+ OD injector which connects to the IO pad and the the PMOS in the internal circuit";
    CAPTION "2. between 1.2V-1.0V P+ OD injector which connects to the IO pad and the the NMOS in the internal circuit";
    EXTE POST_DRIVER_PINJ_NW_LV_NG BESIDE_POST_DRIVER_NMOS_PW -lt "LUP_5_1_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_LV_NG BESIDE_POST_DRIVER_NMOS_RW -lt "LUP_5_1_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_LV_NG BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_5_1_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_LV_NG BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_1_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_LV_NG BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_1_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_LV_NG BESIDE_POST_DRIVER_PMOS_NWi -lt "LUP_5_1_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_PINJ_NW_LV BESIDE_POST_DRIVER_NMOS_PW_NG -lt "LUP_5_1_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_LV BESIDE_POST_DRIVER_NMOS_RW_NG -lt "LUP_5_1_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_LV BESIDE_POST_DRIVER_NMOS_RWi_NG -lt "LUP_5_1_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_LV BESIDE_POST_DRIVER_PMOS_NW_NG -lt "LUP_5_1_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_LV BESIDE_POST_DRIVER_PMOS_NW_NG -lt "LUP_5_1_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_LV BESIDE_POST_DRIVER_PMOS_NWi_NG -lt "LUP_5_1_2" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.5.2.1g {
    CAPTION "Minimum space >= 2.3 um";
    CAPTION "1. between 1.8V N+ OD injector which connects to the IO pad and the the PMOS in the internal circuit";
    CAPTION "2. between 1.8V P+ OD injector which connects to the IO pad and the the NMOS in the internal circuit";
    EXTE POST_DRIVER_PINJ_NW_18V BESIDE_POST_DRIVER_NMOS_PW -lt "LUP_5_2_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_18V BESIDE_POST_DRIVER_NMOS_RW -lt "LUP_5_2_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_18V BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_5_2_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_18V BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_2_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_18V BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_2_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_18V BESIDE_POST_DRIVER_PMOS_NWi -lt "LUP_5_2_1" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.5.2.2g {
    CAPTION "Minimum space >= 4 um if one of guard-ring < 0.2 um";
    CAPTION "1. between 1.8V N+ OD injector which connects to the IO pad and the the PMOS in the internal circuit";
    CAPTION "2. between 1.8V P+ OD injector which connects to the IO pad and the the NMOS in the internal circuit";
    EXTE POST_DRIVER_PINJ_NW_18V_NG BESIDE_POST_DRIVER_NMOS_PW -lt "LUP_5_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_18V_NG BESIDE_POST_DRIVER_NMOS_RW -lt "LUP_5_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_18V_NG BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_5_2_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_18V_NG BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_18V_NG BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_18V_NG BESIDE_POST_DRIVER_PMOS_NWi -lt "LUP_5_2_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_PINJ_NW_18V BESIDE_POST_DRIVER_NMOS_PW_NG -lt "LUP_5_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_18V BESIDE_POST_DRIVER_NMOS_RW_NG -lt "LUP_5_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_18V BESIDE_POST_DRIVER_NMOS_RWi_NG -lt "LUP_5_2_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_18V BESIDE_POST_DRIVER_PMOS_NW_NG -lt "LUP_5_2_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_18V BESIDE_POST_DRIVER_PMOS_NW_NG -lt "LUP_5_2_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_18V BESIDE_POST_DRIVER_PMOS_NWi_NG -lt "LUP_5_2_2" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.5.3.1g {
    CAPTION "Minimum space >= 2.6 um";
    CAPTION "1. between 2.5V N+ OD injector which connects to the IO pad and the the PMOS in the internal circuit";
    CAPTION "2. between 2.5V P+ OD injector which connects to the IO pad and the the NMOS in the internal circuit";
    EXTE POST_DRIVER_PINJ_NW_25V BESIDE_POST_DRIVER_NMOS_PW -lt "LUP_5_3_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_25V BESIDE_POST_DRIVER_NMOS_RW -lt "LUP_5_3_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_25V BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_5_3_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_25V BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_3_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_25V BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_3_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_25V BESIDE_POST_DRIVER_PMOS_NWi -lt "LUP_5_3_1" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.5.3.2g {
    CAPTION "Minimum space >= 5 um if one of guard-ring < 0.2 um";
    CAPTION "1. between 2.5V N+ OD injector which connects to the IO pad and the the PMOS in the internal circuit";
    CAPTION "2. between 2.5V P+ OD injector which connects to the IO pad and the the NMOS in the internal circuit";
    EXTE POST_DRIVER_PINJ_NW_25V_NG BESIDE_POST_DRIVER_NMOS_PW -lt "LUP_5_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_25V_NG BESIDE_POST_DRIVER_NMOS_RW -lt "LUP_5_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_25V_NG BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_5_3_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_25V_NG BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_25V_NG BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_25V_NG BESIDE_POST_DRIVER_PMOS_NWi -lt "LUP_5_3_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_PINJ_NW_25V BESIDE_POST_DRIVER_NMOS_PW_NG -lt "LUP_5_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_25V BESIDE_POST_DRIVER_NMOS_RW_NG -lt "LUP_5_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_25V BESIDE_POST_DRIVER_NMOS_RWi_NG -lt "LUP_5_3_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_25V BESIDE_POST_DRIVER_PMOS_NW_NG -lt "LUP_5_3_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_25V BESIDE_POST_DRIVER_PMOS_NW_NG -lt "LUP_5_3_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_25V BESIDE_POST_DRIVER_PMOS_NWi_NG -lt "LUP_5_3_2" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.5.4.1g {
    CAPTION "Minimum space >= 4 um";
    CAPTION "1. between 3.3V N+ OD injector which connects to the IO pad and the the PMOS in the internal circuit";
    CAPTION "2. between 3.3V P+ OD injector which connects to the IO pad and the the NMOS in the internal circuit";
    EXTE POST_DRIVER_PINJ_NW_33V BESIDE_POST_DRIVER_NMOS_PW -lt "LUP_5_4_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_33V BESIDE_POST_DRIVER_NMOS_RW -lt "LUP_5_4_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_33V BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_5_4_1" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_33V BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_4_1" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_33V BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_4_1" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_33V BESIDE_POST_DRIVER_PMOS_NWi -lt "LUP_5_4_1" -abut -lt 90 -single_point -not_connected;
}

RULE LUP.5.4.2g {
    CAPTION "Minimum space >= 8 um if one of guard-ring < 0.2 um";
    CAPTION "1. between 3.3V N+ OD injector which connects to the IO pad and the the PMOS in the internal circuit";
    CAPTION "2. between 3.3V P+ OD injector which connects to the IO pad and the the NMOS in the internal circuit";
    EXTE POST_DRIVER_PINJ_NW_33V_NG BESIDE_POST_DRIVER_NMOS_PW -lt "LUP_5_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_33V_NG BESIDE_POST_DRIVER_NMOS_RW -lt "LUP_5_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_33V_NG BESIDE_POST_DRIVER_NMOS_RWi -lt "LUP_5_4_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_33V_NG BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_33V_NG BESIDE_POST_DRIVER_PMOS_NW -lt "LUP_5_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_33V_NG BESIDE_POST_DRIVER_PMOS_NWi -lt "LUP_5_4_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_PINJ_NW_33V BESIDE_POST_DRIVER_NMOS_PW_NG -lt "LUP_5_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_PINJ_NW_33V BESIDE_POST_DRIVER_NMOS_RW_NG -lt "LUP_5_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_PINJ_NWi_33V BESIDE_POST_DRIVER_NMOS_RWi_NG -lt "LUP_5_4_2" -abut -lt 90 -single_point -not_connected;
    EXTE POST_DRIVER_NINJ_PW_33V BESIDE_POST_DRIVER_PMOS_NW_NG -lt "LUP_5_4_2" -abut -lt 90 -single_point;
    EXTE POST_DRIVER_NINJ_RW_33V BESIDE_POST_DRIVER_PMOS_NW_NG -lt "LUP_5_4_2" -abut -lt 90 -single_point -connected;
    EXTE POST_DRIVER_NINJ_RWi_33V BESIDE_POST_DRIVER_PMOS_NWi_NG -lt "LUP_5_4_2" -abut -lt 90 -single_point -not_connected;
}
SELECT -outside -not PSDc COi _EPTMPL269960;
OR COi _EPTMPL269960 -outputlayer CO_PACT;
SELECT -interact NSTPi CO_PACT -outputlayer NPUi;
SELECT -inside NPUi SRM -outputlayer NPUi_SRAM;
SIZE NPUi -by "LUP_6" -inside_of NWi -step "NW_S_1*0.7" -truncate "NW_S_1*0.7" -outputlayer NSTP_OS;
SIZE NPUi_SRAM -by "LUP_6_SRAM" -inside_of NWi -step "NW_S_1*0.7" -truncate "NW_S_1*0.7" -outputlayer NSTP_OS_SRAM;
SELECT -interact PACTi COi _EPTMPL269966;
SELECT -interact _EPTMPL269966 POi _EPTMPL269967;
NOT _EPTMPL269967 POi -outputlayer PACT_CHECK;
SELECT -inside -not PACT_CHECK SRM -outputlayer PACT_CHECK_NON_SRAM;
SELECT -inside PACT_CHECK SRM -outputlayer PACT_CHECK_SRAM;
SELECT -outside -not NSDc COi _EPTMPL269971;
OR COi _EPTMPL269971 -outputlayer CO_NACT;
SELECT -interact PSTPi CO_NACT -outputlayer PPUi;
SELECT -inside PPUi SRM -outputlayer PPUi_SRAM;
SIZE PPUi -by "LUP_6" -inside_of PWELi -step "NW_S_1*0.7" -truncate "NW_S_1*0.7" -outputlayer PSTP_OS;
SIZE PPUi_SRAM -by "LUP_6_SRAM" -inside_of PWELi -step "NW_S_1*0.7" -truncate "NW_S_1*0.7" -outputlayer PSTP_OS_SRAM;
SELECT -interact NACTi COi _EPTMPL269977;
SELECT -interact _EPTMPL269977 POi _EPTMPL269978;
NOT _EPTMPL269978 POi -outputlayer NACT_CHECK;
SELECT -inside -not NACT_CHECK SRM -outputlayer NACT_CHECK_NON_SRAM;
SELECT -inside NACT_CHECK SRM -outputlayer NACT_CHECK_SRAM;

RULE LUP.6 {
    CAPTION "Any point inside NMOS source/drain space to the nearest PW STRAP in the same PW <= 30 um";
    CAPTION "Any point inside PMOS source/drain space to the nearest NW STRAP in the same NW <= 30 um";
    CAPTION "In SRAM bit cell region, the rule is relaxed to 40 um";
    NOT PACT_CHECK_NON_SRAM NSTP_OS;
    OR NSTP_OS NSTP_OS_SRAM _EPTMPL269983;
    NOT PACT_CHECK_SRAM LUP.6:_EPTMPL269983;
    NOT NACT_CHECK_NON_SRAM PSTP_OS;
    OR PSTP_OS PSTP_OS_SRAM _EPTMPL269986;
    NOT NACT_CHECK_SRAM LUP.6:_EPTMPL269986;
}

RULE LUP.10__LUP.13 {
    CAPTION "For Area I/O, within 75 um from OD injector (covered by LUPWDMY_2),";
    CAPTION "Any point inside NMOS source/drain space to the nearest PW STRAP in the same PW <= 15 um";
    CAPTION "Any point inside PMOS source/drain space to the nearest NW STRAP in the same NW <= 15 um";
    SELECT -outside -not POST_DRIVER_ACT LUPWDMY_2 -outputlayer TRIGGER_SOURCE;
    NOT NACT_CHECK TRIGGER_SOURCE _EPTMPL269989;
    SELECT -inside -not LUP.10__LUP.13:_EPTMPL269989 PTAP_guard_ring_hole -outputlayer CORE_LOGIC_NACT;
    NOT PACT_CHECK TRIGGER_SOURCE _EPTMPL269991;
    SELECT -inside -not LUP.10__LUP.13:_EPTMPL269991 NTAP_guard_ring_hole -outputlayer CORE_LOGIC_PACT;
    SIZE TRIGGER_SOURCE -by "LUP_10" -bevel 4 _EPTMPL269993;
    SELECT -outside -not CORE_LOGIC_NACT LUP.10__LUP.13:_EPTMPL269993 -outputlayer NACT_LUP_pre;
    SIZE TRIGGER_SOURCE -by "LUP_10" -bevel 4 _EPTMPL269995;
    SELECT -outside -not CORE_LOGIC_PACT LUP.10__LUP.13:_EPTMPL269995 -outputlayer PACT_LUP_pre;
    SIZE PACT_LUP_pre -by "LUP_10E" -overunder _EPTMPL269997;
    SIZE LUP.10__LUP.13:_EPTMPL269997 -by "LUP_10E" -bevel 4 _EPTMPL269998;
    SELECT -outside -not NACT_LUP_pre LUP.10__LUP.13:_EPTMPL269998 -outputlayer NACT_LUP;
    SIZE NACT_LUP_pre -by "LUP_10E" -overunder _EPTMPL270000;
    SIZE LUP.10__LUP.13:_EPTMPL270000 -by "LUP_10E" -bevel 4 _EPTMPL270001;
    SELECT -outside -not PACT_LUP_pre LUP.10__LUP.13:_EPTMPL270001 -outputlayer PACT_LUP;
    SIZE PPUi -by "LUP_13" -inside_of PWELi -step "NW_S_1*0.7" -truncate "NW_S_1*0.7" -outputlayer PSTP_OS;
    NOT NACT_LUP PSTP_OS;
    SIZE NPUi -by "LUP_13" -inside_of NWi -step "NW_S_1*0.7" -truncate "NW_S_1*0.7" -outputlayer NSTP_OS;
    NOT PACT_LUP NSTP_OS;
}

RULE LUP.14.g {
    CAPTION "For Area I/O, width of picup ring and guard rings for the OD injector >= 0.2";
    SELECT -outside -not POST_DRIVER_NACT LUPWDMY_2 -outputlayer AREA_IO_NACT;
    SELECT -outside -not POST_DRIVER_PACT LUPWDMY_2 -outputlayer AREA_IO_PACT;
    SELECT -inside -not AREA_IO_NACT PTAP_guard_ring_hole;
    SELECT -inside -not AREA_IO_PACT NTAP_guard_ring_hole;
    HOLES PSTPi -inner _EPTMPL270011;
    SELECT -interact LUP.14.g:_EPTMPL270011 AREA_IO_PACT _EPTMPL270012;
    SELECT -interact -not LUP.14.g:_EPTMPL270012 NACT -outputlayer PTAP_guard_ring_2nd;
    HOLES NSTPi -inner _EPTMPL270014;
    SELECT -interact LUP.14.g:_EPTMPL270014 AREA_IO_NACT _EPTMPL270015;
    SELECT -interact -not LUP.14.g:_EPTMPL270015 PACT -outputlayer NTAP_guard_ring_2nd;
    SELECT -inside -not AREA_IO_NACT NTAP_guard_ring_2nd;
    SELECT -inside -not AREA_IO_PACT PTAP_guard_ring_2nd;
    SELECT -interact PTAP_guard_ring_hole AREA_IO_NACT _EPTMPL270019;
    EDGE_BOOLEAN -coincident_only -outside PSTPi LUP.14.g:_EPTMPL270019 -outputlayer PTAP_guard_ring_hole_edge;
    SELECT -interact NTAP_guard_ring_hole AREA_IO_PACT _EPTMPL270021;
    EDGE_BOOLEAN -coincident_only -outside NSTPi LUP.14.g:_EPTMPL270021 -outputlayer NTAP_guard_ring_hole_edge;
    INTE PTAP_guard_ring_hole_edge PSTPi -lt "LUP_14" -abut -lt 90 -output region;
    INTE NTAP_guard_ring_hole_edge NSTPi -lt "LUP_14" -abut -lt 90 -output region;
    EDGE_BOOLEAN -coincident_only -outside PSTPi PTAP_guard_ring_2nd -outputlayer PTAP_guard_ring_2nd_edge;
    EDGE_BOOLEAN -coincident_only -outside NSTPi NTAP_guard_ring_2nd -outputlayer NTAP_guard_ring_2nd_edge;
    INTE PTAP_guard_ring_2nd_edge PSTPi -lt "LUP_14" -abut -lt 90 -output region;
    INTE NTAP_guard_ring_2nd_edge NSTPi -lt "LUP_14" -abut -lt 90 -output region;
}
SELECT -interact NSDc NMOSi _EPTMPL270029;
SELECT -interact _EPTMPL270029 OD2 -outputlayer NSDc_HVMOS;
SELECT -interact NSDc NMOSi _EPTMPL270031;
SELECT -interact -not _EPTMPL270031 OD2 -outputlayer NSDc_LVMOS;
SELECT -interact PSDc PMOSi _EPTMPL270033;
SELECT -interact _EPTMPL270033 OD2 -outputlayer PSDc_HVMOS;
SELECT -interact PSDc PMOSi _EPTMPL270035;
SELECT -interact -not _EPTMPL270035 OD2 -outputlayer PSDc_LVMOS;
SELECT -interact NSDc_HVMOS SDI -outputlayer NSDc_HVMOS_SDI;
SELECT -interact NSDc_LVMOS SDI -outputlayer NSDc_LVMOS_SDI;
SELECT -interact PSDc_HVMOS SDI -outputlayer PSDc_HVMOS_SDI;
SELECT -interact PSDc_LVMOS SDI -outputlayer PSDc_LVMOS_SDI;
STAMP HV_GATE ILP1i -outputlayer HV_GATEc;
STAMP LV_GATE ILP1i -outputlayer LV_GATEc;
SELECT -interact PACTi POi _EPTMPL270043;
SELECT -interact _EPTMPL270043 COi -outputlayer PMOSi;
SELECT -interact NACTi POi _EPTMPL270045;
SELECT -interact _EPTMPL270045 COi -outputlayer NMOSi;
AND SDI PMOSi -outputlayer ESD_PMOS;
AND SDI NMOSi -outputlayer ESD_NMOS;
OR ESD_PMOS ESD_NMOS -outputlayer ESD_MOS;
AND SDI GATE -outputlayer ESD_GATE;
SELECT -inside ESD_GATE RPO -outputlayer ESD_GATE_fully_RPO;
SELECT -cut ESD_GATE RPO -outputlayer ESD_GATE_partial_RPO;
SELECT -interact ESD_GATE RPO -outputlayer ESD_GATE_RPO;
SELECT -interact -not ESD_GATE RPO -outputlayer ESD_GATE_noRPO;
EDGE_BOOLEAN -inside GATE_W SDI -outputlayer ESD_GATE_W;
EDGE_BOOLEAN -inside GATE_L SDI -outputlayer ESD_GATE_L;
AND COOD ESD_MOS -outputlayer ESD_COOD;
SELECT -interact NSDc CO _EPTMPL270058;
STAMP NSDi _EPTMPL270058 _EPTMPL270059;
SELECT -interact _EPTMPL270059 ESD_GATE -outputlayer ESD_NSD;
SELECT -interact PSDc CO _EPTMPL270061;
STAMP PSDi _EPTMPL270061 _EPTMPL270062;
SELECT -interact _EPTMPL270062 ESD_GATE -outputlayer ESD_PSD;
SELECT -interact -not ESD_NSD CO -outputlayer ESD_NSD_STACK;
NOT PSTPi DIODMY -outputlayer PSTPi_real;
NOT NSTPi DIODMY -outputlayer NSTPi_real;
ANTENNA ESD_NSD PSTPi_real -gt 0 -expr "  !!AREA(ESD_NSD)*!!AREA(PSTPi_real)  " -outputlayer ESD_NMOS_SOURCE_pre1;
OR ESD_NMOS_SOURCE_pre1 ESD_GATE _EPTMPL270068;
OR _EPTMPL270068 ESD_NSD_STACK _EPTMPL270069;
SELECT -interact _EPTMPL270069 ESD_NMOS_SOURCE_pre1 -outputlayer ESD_NMOS_SOURCE_pre2;
NOT ESD_NSD ESD_NMOS_SOURCE_pre2 _EPTMPL270071;
SELECT -interact _EPTMPL270071 ESD_NMOS_SOURCE_pre2 -outputlayer ESD_NMOS_DRAIN_pre1;
OR ESD_NMOS_DRAIN_pre1 ESD_GATE _EPTMPL270073;
OR _EPTMPL270073 ESD_NSD_STACK _EPTMPL270074;
SELECT -interact _EPTMPL270074 ESD_NMOS_DRAIN_pre1 -outputlayer ESD_NMOS_DRAIN_pre2;
NOT ESD_NSD ESD_NMOS_DRAIN_pre2 _EPTMPL270076;
SELECT -interact _EPTMPL270076 ESD_NMOS_DRAIN_pre2 -outputlayer ESD_NMOS_SOURCE_pre3;
OR ESD_NMOS_SOURCE_pre1 ESD_NMOS_SOURCE_pre3 -outputlayer ESD_NMOS_SOURCE_pre4;
NOT ESD_NSD ESD_NMOS_SOURCE_pre4 -outputlayer ESD_NMOS_DRAIN_pre4;
SELECT -interact ESD_NMOS ESD_NMOS_SOURCE_pre4 _EPTMPL270080;
SELECT -interact _EPTMPL270080 ESD_NMOS_DRAIN_pre4 -outputlayer ESD_NMOS_normal;
NOT ESD_NMOS ESD_NMOS_normal -outputlayer ESD_NMOS_special;
SELECT -interact ESD_NSD ESD_NMOS_special _EPTMPL270083;
SELECT -interact -not _EPTMPL270083 RPO _EPTMPL270084;
SELECT -interact ESD_NMOS_SOURCE_pre4 ESD_NMOS_normal _EPTMPL270085;
OR _EPTMPL270084 _EPTMPL270085 -outputlayer ESD_NMOS_SOURCE;
NOT ESD_NSD ESD_NMOS_SOURCE -outputlayer ESD_NMOS_DRAIN;
ANTENNA ESD_PSD NSTPi_real -gt 0 -expr "  !!AREA(ESD_PSD)*!!AREA(NSTPi_real)  " -outputlayer ESD_PMOS_SOURCE_pre1;
SELECT -interact ESD_GATE ESD_PMOS_SOURCE_pre1 _EPTMPL270089;
OR ESD_PMOS_SOURCE_pre1 _EPTMPL270089 -outputlayer ESD_PMOS_SOURCE_pre2;
NOT ESD_PSD ESD_PMOS_SOURCE_pre2 _EPTMPL270091;
SELECT -interact _EPTMPL270091 ESD_PMOS_SOURCE_pre2 -outputlayer ESD_PMOS_DRAIN_pre1;
SELECT -interact ESD_GATE ESD_PMOS_DRAIN_pre1 _EPTMPL270093;
OR ESD_PMOS_DRAIN_pre1 _EPTMPL270093 -outputlayer ESD_PMOS_DRAIN_pre2;
NOT ESD_PSD ESD_PMOS_DRAIN_pre2 _EPTMPL270095;
SELECT -interact _EPTMPL270095 ESD_PMOS_DRAIN_pre2 -outputlayer ESD_PMOS_SOURCE_pre3;
OR ESD_PMOS_SOURCE_pre1 ESD_PMOS_SOURCE_pre3 -outputlayer ESD_PMOS_SOURCE_pre4;
NOT ESD_PSD ESD_PMOS_SOURCE_pre4 -outputlayer ESD_PMOS_DRAIN_pre4;
SELECT -interact ESD_PMOS ESD_PMOS_SOURCE_pre4 _EPTMPL270099;
SELECT -interact _EPTMPL270099 ESD_PMOS_DRAIN_pre4 -outputlayer ESD_PMOS_normal;
NOT ESD_PMOS ESD_PMOS_normal -outputlayer ESD_PMOS_special;
SELECT -interact ESD_PSD ESD_PMOS_special _EPTMPL270102;
SELECT -interact -not _EPTMPL270102 RPO _EPTMPL270103;
SELECT -interact ESD_PMOS_SOURCE_pre4 ESD_PMOS_normal _EPTMPL270104;
OR _EPTMPL270103 _EPTMPL270104 -outputlayer ESD_PMOS_SOURCE;
NOT ESD_PSD ESD_PMOS_SOURCE -outputlayer ESD_PMOS_DRAIN;
OR ESD_NMOS_SOURCE ESD_PMOS_SOURCE -outputlayer ESD_MOS_SOURCE;
OR ESD_NMOS_DRAIN ESD_PMOS_DRAIN -outputlayer ESD_MOS_DRAIN;
STAMP ESD_NMOS ESD_NMOS_DRAIN -outputlayer ESD_NMOSc;
STAMP ESD_PMOS ESD_PMOS_DRAIN -outputlayer ESD_PMOSc;

RULE ESD.WARN.2 {
    CAPTION "SDI encloure of ACTIVE >= 0";
    SELECT -interact DACT SDI _EPTMPL270111;
    NOT ESD.WARN.2:_EPTMPL270111 SDI;
}

RULE ESD.1g {
    CAPTION " Use thin oxide transistor for thin oxide power clamp and thin oxide I/O buffers, use thick oxide transistor for the thick oxide Power Clamp and thick oxide I/O buffers";
    ANTENNA NSDc_HVMOS_SDI NSDc_LVMOS PSDc_LVMOS LV_GATEc PSTPi -gt 0 -expr "  !!AREA(NSDc_HVMOS_SDI)*!AREA(PSTPi)*(!!AREA(NSDc_LVMOS)+!!AREA(PSDc_LVMOS)+!!AREA(LV_GATEc))  " -rdb ESD.1g.hv_n.rep NSDc_HVMOS_SDI NSDc_LVMOS PSDc_LVMOS LV_GATEc;
    ANTENNA PSDc_HVMOS_SDI NSDc_LVMOS PSDc_LVMOS LV_GATEc PSTPi -gt 0 -expr "  !!AREA(PSDc_HVMOS_SDI)*!AREA(PSTPi)*(!!AREA(NSDc_LVMOS)+!!AREA(PSDc_LVMOS)+!!AREA(LV_GATEc))  " -rdb ESD.1g.hv_p.rep PSDc_HVMOS_SDI NSDc_LVMOS PSDc_LVMOS LV_GATEc;
}

RULE ESD.3g {
    CAPTION "Unit finger width of NMOS and PMOS for I/O buffer and Power Clamp Device  = 15-60";
    PATH_LENGTH ESD_GATE_W -lt "ESD_3g_MIN";
    PATH_LENGTH ESD_GATE_W -gt "ESD_3g_MAX";
}

RULE ESD.4g {
    CAPTION "The OD area of the edge side of I/O buffer and Power Clamp should be Source or Bulk rather than Drain, to avoid an unwanted parasitic bipolar effect or an abnormal discharge path in ESD zapping.";
    SELECT -interact NSDu ESD_GATE -eq 1 -outputlayer EDGE_NSD;
    NOT EDGE_NSD ESD_NMOS_SOURCE;
    SELECT -interact PSDu ESD_GATE -eq 1 -outputlayer EDGE_PSD;
    NOT EDGE_PSD ESD_PMOS_SOURCE;
}

RULE ESD.5g {
    CAPTION "For same type OD of the I/O buffer and Power Clamp should be surrounded by a guard-ring. All other type ODs should be placed outside this guard-ring.";
    SELECT -inside -not ESD_PMOS NTAP_guard_ring_hole;
    SELECT -inside -not ESD_NMOS PTAP_guard_ring_hole;
}

RULE ESD.6g {
    CAPTION "Butted STRAP and the STRAP which are between two sources of the N/PMOS in the same I/O buffer and Power Clamp are strictly prohibited.";
    EXTE ESD_NMOSc -lt "ESD_6g" -abut -lt 90 -metric opposite -output region -connected _EPTMPL270123;
    SELECT -interact -not ESD.6g:_EPTMPL270123 GATE -outputlayer A;
    SELECT -interact A PSTPi;
    EXTE ESD_PMOSc -lt "ESD_6g" -abut -lt 90 -metric opposite -output region -connected _EPTMPL270126;
    SELECT -interact -not ESD.6g:_EPTMPL270126 GATE -outputlayer B;
    SELECT -interact B NSTPi;
}
ANTENNA PSDc IO_CBi IO_CB2i IO_UBMni IO_UBMdi -gt 0 -expr "  !!AREA(IO_CBi)+!!AREA(IO_CB2i)+!!AREA(IO_UBMni)+!!AREA(IO_UBMdi)  " -outputlayer PSDc_CB;
ANTENNA NSDc IO_CBi IO_CB2i IO_UBMni IO_UBMdi -gt 0 -expr "  !!AREA(IO_CBi)+!!AREA(IO_CB2i)+!!AREA(IO_UBMni)+!!AREA(IO_UBMdi)  " -outputlayer NSDc_CB;
COPY NWEL -outputlayer NWELc;
CONNECT NWELc;
COPY PWEL -outputlayer PWELc;
CONNECT PWELc;

RULE ESD.7g {
    CAPTION "Excepting the ESD device, either of the following two condition must be followed.";
    CAPTION "1. the space of two same type ODs >= 2.4um   2. two same type ODs should be separated by different type OD.";
    CAPTION "The same type ODs are N+OD and N+OD in the same PW, or P+OD and P+OD in the same NW, which connect to two different Pad.";
    CAPTION "However,if a resistor between pad and checked OD, DRC will not flag the error.";
    SELECT -interact PACT PSDc_CB _EPTMPL270135;
    NOT ESD.7g:_EPTMPL270135 ESD_PMOS -outputlayer PACT_CHECK;
    SELECT -interact PACT_CHECK PSDc_CB -eq 1 -by_net _EPTMPL270137;
    STAMP ESD.7g:_EPTMPL270137 PSDc_CB -outputlayer PACT_CHECK_CB;
    EXTE PACT_CHECK_CB -lt "ESD_7g" -abut -lt 90 -single_point -output region -not_connected -outputlayer P1;
    SELECT -interact PACT_CHECK P1 _EPTMPL270140;
    STAMP ESD.7g:_EPTMPL270140 NWELc -outputlayer PACT_CHECK_NW;
    EXTE PACT_CHECK_NW -lt "ESD_7g" -abut -lt 90 -single_point -output region -connected -outputlayer P2;
    AND P1 P2 -outputlayer P3;
    NOT P3 NSTPi _EPTMPL270144;
    SELECT -interact ESD.7g:_EPTMPL270144 PACT_CHECK_CB -gt 1 -by_net;
    SELECT -interact PACT_CHECK PSDc_CB -gt 1 -by_net;
    SELECT -interact NACT NSDc_CB _EPTMPL270147;
    NOT ESD.7g:_EPTMPL270147 ESD_NMOS -outputlayer NACT_CHECK;
    SELECT -interact NACT_CHECK NSDc_CB -eq 1 -by_net _EPTMPL270149;
    STAMP ESD.7g:_EPTMPL270149 NSDc_CB -outputlayer NACT_CHECK_CB;
    EXTE NACT_CHECK_CB -lt "ESD_7g" -abut -lt 90 -single_point -output region -not_connected -outputlayer N1;
    SELECT -interact NACT_CHECK N1 _EPTMPL270152;
    STAMP ESD.7g:_EPTMPL270152 PWELc -outputlayer NACT_CHECK_PW;
    EXTE NACT_CHECK_PW -lt "ESD_7g" -abut -lt 90 -single_point -output region -connected -outputlayer N2;
    AND N1 N2 -outputlayer N3;
    NOT N3 PSTPi _EPTMPL270156;
    SELECT -interact ESD.7g:_EPTMPL270156 NACT_CHECK_CB -gt 1 -by_net;
    SELECT -interact NACT_CHECK NSDc_CB -gt 1 -by_net;
}

RULE ESD.12g {
    CAPTION "It is not recommended to use OD RPO resistor or NW resistor connected to PAD";
    NOT OD POLY _EPTMPL270159;
    SELECT -interact ESD.12g:_EPTMPL270159 ODRES_a _EPTMPL270160;
    NOT ESD.12g:_EPTMPL270160 ODRES_a -outputlayer ODRES_terminal;
    STAMP ODRES_terminal COu -outputlayer ODRES_terminalc;
    ANTENNA ODRES_terminalc CBu CB2u UBMnu UBMdu -gt 0 -expr "  !!AREA(ODRES_terminalc)*(!!AREA(CBu)+!!AREA(CB2u)+!!AREA(UBMnu)+!!AREA(UBMdu))  ";
    ANTENNA NWRuT CBu CB2u UBMnu UBMdu -gt 0 -expr "  !!AREA(NWRuT)*(!!AREA(CBu)+!!AREA(CB2u)+!!AREA(UBMnu)+!!AREA(UBMdu))  ";
}
EDGE_BOOLEAN -inside ESD_GATE_W PP -outputlayer ESD_PMOS_GATE_W;
EDGE_BOOLEAN -inside ESD_GATE_W NP -outputlayer ESD_NMOS_GATE_W;
EDGE_EXPAND ESD_PMOS_GATE_W -inside_by "GRID" -outputlayer ESD_PMOS_GATE_W_EXP;
EDGE_EXPAND ESD_NMOS_GATE_W -inside_by "GRID" -outputlayer ESD_NMOS_GATE_W_EXP;
STAMP ESD_PMOS_GATE_W_EXP ESD_PMOSc -outputlayer ESD_PMOS_GATE_W_EXPc;
STAMP ESD_NMOS_GATE_W_EXP ESD_NMOSc -outputlayer ESD_NMOS_GATE_W_EXPc;

RULE ESD.16g {
    CAPTION "Total finger width for NMOS in same connection > 360";
    CAPTION "ESD.24g/ESD.36g/ESD.44g/ESD.53g are also checked by ESD.16g";
    ANTENNA ESD_NMOS_GATE_W_EXPc -lt "ESD_16g" -expr "  (AREA(ESD_NMOS_GATE_W_EXPc)/2)/GRID  " -rdb ESD.16g.NMOS.rep ESD_NMOS_GATE_W_EXPc;
}

RULE ESD.17g {
    CAPTION "Total finger width for PMOS in same connection > 360";
    CAPTION "ESD.25g/ESD.45g are also checked by ESD.17g";
    ANTENNA ESD_PMOS_GATE_W_EXPc -lt "ESD_17g" -expr "  (AREA(ESD_PMOS_GATE_W_EXPc)/2)/GRID  " -rdb ESD.17g.PMOS.rep ESD_PMOS_GATE_W_EXPc;
}
EDGE_BOOLEAN -inside ESD_GATE_W OD_33 -outputlayer 33V_ESD_GATE_W;
EDGE_BOOLEAN -inside ESD_GATE_W OD_25 -outputlayer 25V_ESD_GATE_W;
EDGE_BOOLEAN -inside ESD_GATE_W OD_18 -outputlayer 18V_ESD_GATE_W;
EDGE_BOOLEAN -inside -not ESD_GATE_W OD2 -outputlayer LV_ESD_GATE_W;

RULE ESD.18g {
    CAPTION "Channel length of 3.3V I/O and Power Clamp >= 0.4";
    CAPTION "Channel length of 2.5V I/O and Power Clamp >= 0.35";
    CAPTION "Channel length of 1.8V I/O and Power Clamp >= 0.20";
    CAPTION "Channel length of 1.0V/1.2V I/O and Power Clamp >= 0.1";
    CAPTION "ESD.26g/ESD.38g/ESD.46g/ESD.54g are also checked by ESD.18g";
    INTE 33V_ESD_GATE_W -lt "ESD_18g_33V" -abut -lt 90 -output region;
    INTE 25V_ESD_GATE_W -lt "ESD_18g_25V" -abut -lt 90 -output region;
    INTE 18V_ESD_GATE_W -lt "ESD_18g_18V" -abut -lt 90 -output region;
    INTE LV_ESD_GATE_W -lt "ESD_18g_10V" -abut -lt 90 -output region;
}
SELECT -interact ESD_NMOS ESD_GATE_partial_RPO _EPTMPL270181;
SELECT -interact -not _EPTMPL270181 ESD_GATE_fully_RPO -outputlayer RegularIO_NMOS;
SELECT -interact ESD_PMOS ESD_GATE_partial_RPO _EPTMPL270183;
SELECT -interact -not _EPTMPL270183 ESD_GATE_fully_RPO -outputlayer RegularIO_PMOS;
OR RegularIO_NMOS RegularIO_PMOS -outputlayer RegularIO_MOS;
AND ESD_NMOS_DRAIN RegularIO_NMOS -outputlayer RegularIO_NMOS_DRAIN;
AND ESD_PMOS_DRAIN RegularIO_PMOS -outputlayer RegularIO_PMOS_DRAIN;
AND ESD_MOS_DRAIN RegularIO_MOS -outputlayer RegularIO_MOS_DRAIN;
AND ESD_GATE RegularIO_MOS -outputlayer RegularIO_GATE;

RULE ESD.19g {
    CAPTION "The NMOS and PMOS should have an unsilicided area on the drain side. That is, the RPO mask should block the drain side of the device (except the contact region which should remain silicided).";
    CAPTION "ESD.27g/ESD.39g are also checked by ESD.19g";
    SELECT -interact -not RegularIO_MOS_DRAIN RPO;
    SELECT -interact -not RegularIO_MOS RPO;
}

RULE ESD.20g {
    CAPTION "Overlap of RPO on the drain side to the poly gate =0.06";
    CAPTION "ESD.29g/ESD.40g are also checked by ESD.20g";
    EDGE_SELECT -coincident_only -outside ESD_GATE_W RegularIO_MOS_DRAIN -outputlayer X;
    EDGE_EXPAND X -inside_by "ESD_20g" -outputlayer A;
    AND RPO RegularIO_GATE -outputlayer B;
    XOR A B;
}

RULE ESD.21g {
    CAPTION "Width of the RPO on the drain side for NMOS 	>= 1";
    CAPTION "ESD.41g is also checked by ESD.21g";
    AND RegularIO_NMOS_DRAIN RPO -outputlayer A;
    INTE A -lt "ESD_21g" -abut -lt 90 -single_point -output region;
}

RULE ESD.22g {
    CAPTION "Width of the RPO on the drain side for PMOS 	>= 1.0";
    CAPTION "ESD.31g is also checked by ESD.22g";
    AND RegularIO_PMOS_DRAIN RPO -outputlayer A;
    INTE A -lt "ESD_22g" -abut -lt 90 -single_point -output region;
}

RULE ESD.23g {
    CAPTION "Space of poly to CO on the source side >= 0.22";
    CAPTION "ESD.32g/ESD.42g are also checked by ESD.23g";
    EDGE_SELECT -coincident_only -inside ESD_GATE_W RegularIO_GATE -outputlayer A;
    EXTE ESD_COOD A -lt "ESD_23g" -abut -lt 90 -output region;
}
SELECT -interact ESD_NMOS ESD_GATE_fully_RPO _EPTMPL270202;
SELECT -interact _EPTMPL270202 ESD_GATE_partial_RPO -outputlayer HV_TOL_IO_NMOS;
SELECT -interact ESD_NMOS_DRAIN CO _EPTMPL270204;
AND _EPTMPL270204 HV_TOL_IO_NMOS -outputlayer HV_TOL_IO_NMOS_DRAIN;
AND ESD_NMOS_SOURCE HV_TOL_IO_NMOS -outputlayer HV_TOL_IO_NMOS_SOURCE;
NOT HV_TOL_IO_NMOS HV_TOL_IO_NMOS_DRAIN _EPTMPL270207;
NOT _EPTMPL270207 HV_TOL_IO_NMOS_SOURCE _EPTMPL270208;
NOT _EPTMPL270208 ESD_GATE _EPTMPL270209;
SELECT -interact -not _EPTMPL270209 CO -outputlayer HV_TOL_IO_NMOS_DRAIN_x;
AND ESD_GATE HV_TOL_IO_NMOS -outputlayer HV_TOL_IO_GATE;
SELECT -interact HV_TOL_IO_GATE HV_TOL_IO_NMOS_DRAIN -outputlayer HV_TOL_IO_GATEa;
SELECT -interact -not HV_TOL_IO_GATE HV_TOL_IO_NMOS_DRAIN _EPTMPL270213;
SELECT -interact _EPTMPL270213 HV_TOL_IO_NMOS_DRAIN_x -outputlayer HV_TOL_IO_GATEb;

RULE ESD.27g {
    CAPTION "The NMOS and PMOS should have an unsilicided area on the drain side. That is, the RPO mask should block the drain side of the device (except the contact region which should remain silicided).DRC only flag no RPO in this device.";
    SELECT -interact -not HV_TOL_IO_NMOS_DRAIN RPO;
    NOT HV_TOL_IO_NMOS_DRAIN_x RPO;
    SELECT -interact -not HV_TOL_IO_NMOS RPO;
}

RULE ESD.28g {
    CAPTION "For NMOS, the RPO needs to cover all inactive poly gates(N2) and extend to overlap the N3 gate = 0.06";
    NOT HV_TOL_IO_GATEa RPO;
    EDGE_SELECT -coincident_only -inside ESD_GATE_W HV_TOL_IO_GATEb _EPTMPL270219;
    EDGE_SELECT -coincident_only -outside ESD.28g:_EPTMPL270219 HV_TOL_IO_NMOS_DRAIN_x -outputlayer X;
    EDGE_EXPAND X -inside_by "ESD_28g" -outputlayer A;
    AND RPO HV_TOL_IO_GATEb -outputlayer B;
    XOR A B;
}

RULE ESD.30g {
    CAPTION "Width of the RPO on the drain side for NMOS. >= 1.0";
    AND HV_TOL_IO_NMOS_DRAIN RPO -outputlayer A;
    INTE A -lt "ESD_30g" -abut -lt 90 -single_point -output region;
}

RULE ESD.32g {
    CAPTION "Space of poly to CO on the source side >= 0.22";
    EDGE_SELECT -coincident_only -inside ESD_GATE_W HV_TOL_IO_GATE -outputlayer A;
    EXTE ESD_COOD A -lt "ESD_32g" -abut -lt 90 -output region;
}

RULE ESD.33g {
    CAPTION "For NMOS, space of the N2 gate to the N3 gate. = 0.25";
    EXTE HV_TOL_IO_GATEa HV_TOL_IO_GATEb -eq "ESD_33g" -abut -lt 90 -single_point -output region -outputlayer A;
    XOR HV_TOL_IO_NMOS_DRAIN_x A;
}

RULE ESD.34g {
    CAPTION "The NMOS should have ESD3 or ESDIMP";
    OR ESD3 ESDIMP _EPTMPL270230;
    SELECT -interact -not HV_TOL_IO_NMOS ESD.34g:_EPTMPL270230;
}
SELECT -interact -not ESD_NMOS RPO -outputlayer NCS_NMOS;
EDGE_BOOLEAN -inside ESD_GATE_W NCS_NMOS -outputlayer NCS_NMOS_GATE_W;
EDGE_EXPAND NCS_NMOS_GATE_W -inside_by "GRID" -outputlayer NCS_NMOS_GATE_W_EXP;
STAMP NCS_NMOS_GATE_W_EXP ESD_NMOSc -outputlayer NCS_NMOS_GATE_W_EXPc;
AND ESD_GATE NCS_NMOS -outputlayer NCS_NMOS_GATE;

RULE ESD.37g {
    CAPTION "Total finger width for Power Clamp in same connection > 900";
    ANTENNA NCS_NMOS_GATE_W_EXPc -lt "ESD_37g" -expr "  (AREA(NCS_NMOS_GATE_W_EXPc)/2)/GRID  " -rdb ESD.37g.rep NCS_NMOS_GATE_W_EXPc;
}
SELECT -interact ESD_NMOS RPO _EPTMPL270238;
SELECT -interact -not _EPTMPL270238 ESD_GATE_RPO -outputlayer RegularIO_type2_NMOS;
SELECT -interact ESD_PMOS RPO _EPTMPL270240;
SELECT -interact -not _EPTMPL270240 ESD_GATE_RPO -outputlayer RegularIO_type2_PMOS;
OR RegularIO_type2_NMOS RegularIO_type2_PMOS -outputlayer RegularIO_type2_MOS;
AND ESD_NMOS_DRAIN RegularIO_type2_NMOS -outputlayer RegularIO_type2_NMOS_DRAIN;
AND ESD_PMOS_DRAIN RegularIO_type2_PMOS -outputlayer RegularIO_type2_PMOS_DRAIN;
AND ESD_MOS_DRAIN RegularIO_type2_MOS -outputlayer RegularIO_type2_MOS_DRAIN;
AND ESD_GATE RegularIO_type2_MOS -outputlayer RegularIO_type2_GATE;

RULE ESD.47g {
    CAPTION "The NMOS and PMOS should have an unsilicided area on the drain side. That is, the RPO mask should be in the drain side of the device (except the contact region which should remain silicided).";
    SELECT -interact -not RegularIO_type2_MOS_DRAIN RPO;
}

RULE ESD.48g {
    CAPTION "RPO on the drain side space to the poly gate = 0.45";
    EDGE_SELECT -coincident_only -outside ESD_GATE_W RegularIO_type2_MOS_DRAIN -outputlayer X;
    EDGE_EXPAND X -outside_by "ESD_48g" -outputlayer A;
    EXTE RPO RegularIO_type2_GATE -eq "ESD_48g" -abut -lt 90 -single_point -output region -outputlayer B;
    XOR A B;
}

RULE ESD.49g {
    CAPTION "Width of the RPO on the drain side for NMOS. >= 1.0";
    AND RegularIO_type2_NMOS_DRAIN RPO -outputlayer A;
    INTE A -lt "ESD_49g" -abut -lt 90 -single_point -output region;
}

RULE ESD.50g {
    CAPTION "Width of the RPO on the drain side for PMOS. >= 1.0";
    AND RegularIO_type2_PMOS_DRAIN RPO -outputlayer A;
    INTE A -lt "ESD_50g" -abut -lt 90 -single_point -output region;
}

RULE ESD.51g {
    CAPTION "Space of poly to CO on the source side  >= 0.22";
    EDGE_SELECT -coincident_only -inside ESD_GATE_W RegularIO_type2_GATE -outputlayer A;
    EXTE ESD_COOD A -lt "ESD_51g" -abut -lt 90 -output region;
}

RULE ESD.52g {
    CAPTION "1.8V regular IO INTERACT OD_25 or OD_33 is not recommended.";
    SELECT -interact RegularIO_type2_MOS OD_25;
    SELECT -interact RegularIO_type2_MOS OD_33;
}
SELECT -interact ESD_NMOS RPO _EPTMPL270260;
SELECT -interact _EPTMPL270260 ESD_GATE_fully_RPO _EPTMPL270261;
SELECT -interact -not _EPTMPL270261 ESD_GATE_partial_RPO -outputlayer NCS_type2_NMOS;
AND ESD_NMOS_DRAIN NCS_type2_NMOS -outputlayer NCS_type2_NMOS_DRAIN;
AND ESD_NMOS_SOURCE NCS_type2_NMOS -outputlayer NCS_type2_NMOS_SOURCE;
AND ESD_GATE NCS_type2_NMOS -outputlayer NCS_type2_NMOS_GATE;

RULE ESD.55g {
    CAPTION "The NMOS should have an unsilicided area on the drain/source side. That is, the RPO mask should be in the drain/source side of the device (except the contact region which should remain silicided).";
    SELECT -interact -not NCS_type2_NMOS_DRAIN RPO;
    SELECT -interact -not NCS_type2_NMOS_SOURCE RPO;
}

RULE ESD.56g {
    CAPTION "Width of the RPO on the drain side for NMOS >= 1.0";
    AND NCS_type2_NMOS_DRAIN RPO -outputlayer A;
    INTE A -lt "ESD_56g" -abut -lt 90 -single_point -output region;
}

RULE ESD.57g {
    CAPTION "Space of poly to CO on the source side  >= 0.22";
    EDGE_SELECT -coincident_only -inside ESD_GATE_W NCS_type2_NMOS_GATE -outputlayer A;
    EXTE ESD_COOD A -lt "ESD_57g" -abut -lt 90 -output region;
}
SELECT -interact -not NACT POLY _EPTMPL270272;
AND _EPTMPL270272 SDI _EPTMPL270273;
SELECT -cut _EPTMPL270273 RPO _EPTMPL270274;
SELECT -interact -not _EPTMPL270274 RPDMY -outputlayer NFD;
SELECT -interact -not PACT POLY _EPTMPL270276;
AND _EPTMPL270276 SDI _EPTMPL270277;
SELECT -cut _EPTMPL270277 RPO _EPTMPL270278;
SELECT -interact -not _EPTMPL270278 RPDMY -outputlayer PFD;
STAMP NFD NSDc -outputlayer NFDc;
STAMP PFD PSDc -outputlayer PFDc;
ANTENNA NFDc PSTPi -gt 0 -outputlayer NFD_Emitter;
NOT NFDc NFD_Emitter -outputlayer NFD_Collector;
ANTENNA PFDc NSTPi -gt 0 -outputlayer PFD_Emitter;
NOT PFDc PFD_Emitter -outputlayer PFD_Collector;
EXTE NFD_Collector NFD_Emitter -eq "ESD_60g" -metric opposite -output region -outputlayer NFD_STI;
EXTE PFD_Collector PFD_Emitter -eq "ESD_60g" -metric opposite -output region -outputlayer PFD_STI;

RULE ESD.58g {
    CAPTION "Total width for NFD in same connection of collector >= 360";
    EDGE_BOOLEAN -coincident_only -outside NFD_Collector NFD_STI -outputlayer A;
    EDGE_EXPAND A -inside_by "GRID" -outputlayer A1;
    STAMP A1 NFD_Collector -outputlayer Ac;
    ANTENNA Ac -lt "ESD_58g" -expr "  AREA(Ac)/GRID  ";
}

RULE ESD.59g {
    CAPTION "Total width for PFD in same connection of collector >= 360";
    EDGE_BOOLEAN -coincident_only -outside PFD_Collector PFD_STI -outputlayer A;
    EDGE_EXPAND A -inside_by "GRID" -outputlayer A1;
    STAMP A1 PFD_Collector -outputlayer Ac;
    ANTENNA Ac -lt "ESD_59g" -expr "  AREA(Ac)/GRID  ";
}

RULE ESD.60g {
    CAPTION "STI spacing of the NFD and PFD = 0.44";
    SELECT -interact -not NFD_Collector NFD_STI -eq 2;
    SELECT -interact -not PFD_Collector PFD_STI -eq 2;
}

RULE ESD.61g {
    CAPTION "Unit collector width of NFD and PFD = 15 ~ 60";
    EDGE_BOOLEAN -coincident_only -outside NFD_Collector NFD_STI -outputlayer A;
    EDGE_LENGTH A -lt "ESD_61g_MIN";
    EDGE_LENGTH A -gt "ESD_61g_MAX";
    EDGE_BOOLEAN -coincident_only -outside PFD_Collector PFD_STI -outputlayer B;
    EDGE_LENGTH B -lt "ESD_61g_MIN";
    EDGE_LENGTH B -gt "ESD_61g_MAX";
}

RULE ESD.62g {
    CAPTION "Unit emitter width of NFD and PFD should be the same as unit collector width";
    OR NFD_STI NFD_Emitter _EPTMPL270304;
    OR ESD.62g:_EPTMPL270304 NFD_Collector _EPTMPL270305;
    RECT_CHK -not ESD.62g:_EPTMPL270305;
    OR PFD_STI PFD_Emitter _EPTMPL270307;
    OR ESD.62g:_EPTMPL270307 PFD_Collector _EPTMPL270308;
    RECT_CHK -not ESD.62g:_EPTMPL270308;
}

RULE ESD.63g {
    CAPTION "Unit emitter length of NFD and PFD >= 0.86";
    INTE NFD_Emitter -lt "ESD_63g" -abut -lt 90 -single_point -output region;
    INTE PFD_Emitter -lt "ESD_63g" -abut -lt 90 -single_point -output region;
}

RULE ESD.64g {
    CAPTION "Width of the RPO on the collector side for NFD and PFD >= 1.95";
    EDGE_BOOLEAN -coincident_only -outside NFD_Collector NFD_STI -outputlayer A;
    EDGE_EXPAND A -inside_by "ESD_64g" -outputlayer A1;
    NOT A1 RPO;
    EDGE_BOOLEAN -coincident_only -outside PFD_Collector PFD_STI -outputlayer B;
    EDGE_EXPAND B -inside_by "ESD_64g" -outputlayer B1;
    NOT B1 RPO;
}

RULE ESD.65g {
    CAPTION "Width of the RPO on the emitter side for NFD and PFD	= 0.1";
    EDGE_BOOLEAN -coincident_only -outside NFD_Emitter NFD_STI -outputlayer A;
    EDGE_EXPAND A -inside_by "ESD_65g" -outputlayer A1;
    AND RPO NFD_Emitter _EPTMPL270320;
    XOR A1 ESD.65g:_EPTMPL270320;
    EDGE_BOOLEAN -coincident_only -outside PFD_Emitter PFD_STI -outputlayer B;
    EDGE_EXPAND B -inside_by "ESD_65g" -outputlayer B1;
    AND RPO PFD_Emitter _EPTMPL270324;
    XOR B1 ESD.65g:_EPTMPL270324;
}

RULE ESD.66g {
    CAPTION "Space of RPO to CO on the collector and emitter side >= 0.22";
    OR NFD PFD _EPTMPL270326;
    AND CO ESD.66g:_EPTMPL270326 -outputlayer A;
    EXTE A RPO -lt "ESD_66g" -abut -lt 90 -single_point -output region;
}

RULE ESD.72g {
    CAPTION "The layer of OD2 is required for 5V protection (NFD and PFD)";
    NOT NFD OD2;
    NOT PFD OD2;
}
LAYER_DEF ESDIMP 1890;
LAYER_MAP 189 -datatype 0 1890;

RULE ESDIMP.W.1 {
    CAPTION "Width >= 0.6";
    INTE ESDIMP -lt "ESDIMP_W_1" -abut -lt 90 -single_point -output region;
}

RULE ESDIMP.S.1 {
    CAPTION "Space >= 0.6";
    EXTE ESDIMP -lt "ESDIMP_S_1" -abut -lt 90 -single_point -output region;
}

RULE ESDIMP.S.2 {
    CAPTION "Space to ESD3 >= 0.6 Overlap is prohibited";
    EXTE ESDIMP ESD3 -lt "ESDIMP_S_2" -abut -lt 90 -single_point -output region;
    AND ESDIMP ESD3;
}

RULE ESDIMP.EN.1 {
    CAPTION "(OD NOT PO) enclosure of ESDIMP >= 0.4. ESDIMP must be fully inside (OD NOT PO)";
    NOT OD POLY _EPTMPL270335;
    ENC ESDIMP ESDIMP.EN.1:_EPTMPL270335 -lt "ESDIMP_EN_1" -outside_also -abut -lt 90 -single_point -output region;
}

RULE ESDIMP.A.1 {
    CAPTION "Area >= 1";
    AREA ESDIMP -lt "ESDIMP_A_1";
}

RULE ESDIMP.A.2 {
    CAPTION "Enclosed area >= 1";
    HOLES ESDIMP -lt "((ESDIMP_A_2 + (ESDIMP_S_1 * ESDIMP_S_1 * 3.142))/(2 * ESDIMP_S_1)) *((ESDIMP_A_2 + (ESDIMP_S_1 * ESDIMP_S_1 * 3.142))/(2 * 0.14))/3.141" -outputlayer INT1;
    NOT INT1 ESDIMP -outputlayer INT2;
    AREA INT2 -lt "ESDIMP_A_2";
}

RULE ESDIMP.R.1 {
    CAPTION "ESDIMP MUST BE FULLY INSIDE N+ACTVE";
    NOT ESDIMP NACT;
}

RULE ESDIMP.EN.1:R {
    CAPTION "(OD NOT PO) enclosure of ESDIMP >= 0.4. ESDIMP must be fully inside (OD NOT PO)";
    NOT OD POLY _EPTMPL270342;
    ENC ESDIMP ESDIMP.EN.1:R:_EPTMPL270342 -lt "ESDIMP_EN_1" -outside_also -abut -lt 90 -single_point -output region;
    NOT OD POLY _EPTMPL270344;
    SELECT -enclose ESDIMP.EN.1:R:_EPTMPL270344 ESDIMP _EPTMPL270345;
    NOT ESDIMP.EN.1:R:_EPTMPL270345 ESDIMP -outputlayer X;
    SELECT -enclose_rect X -width 0.405 -length 0.405;
}

RULE SRAM.W.1 {
    CAPTION "SRM width (interact with OD) >= 0.28 um";
    INTE SRM -lt "SRAM_W_1" -abut -lt 90 -single_point -output region _EPTMPL270348;
    SELECT -interact SRAM.W.1:_EPTMPL270348 ODi;
}

RULE SRAM.S.1 {
    CAPTION "SRM space (interact with OD) >= 0.28 um";
    EXTE SRM -lt "SRAM_S_1" -abut -lt 90 -single_point -output region _EPTMPL270350;
    SELECT -interact SRAM.S.1:_EPTMPL270350 ODi;
}

RULE SRAM.S.2 {
    CAPTION "SRM space to {GATE not interact with SRM} >= 0.12 um";
    AND POi ODi -outputlayer A;
    SELECT -interact -not A SRM -outputlayer B;
    EXTE B SRM -lt "SRAM_S_2" -abut -lt 90 -single_point -output region;
}

RULE SRAM.EN.1 {
    CAPTION "SRM enclosusre of GATE >= 0.12 um";
    AND POi ODi -outputlayer A;
    ENC A SRM -lt "SRAM_EN_1" -abut -lt 90 -single_point -output region;
}

RULE SRAM.EX.1 {
    CAPTION "SRM Extension on NWEL (interact with OD). Extension = 0 is allowed. >= 0.28 um";
    ENC NWi SRM -lt "SRAM_EX_1" -abut -ltgt 0 90 -single_point -output region _EPTMPL270357;
    SELECT -interact SRAM.EX.1:_EPTMPL270357 ODi;
}

RULE SRAM.O.1 {
    CAPTION "SRM Overlap of NWEL (interact with OD) >= 0.28 um";
    AND SRM NWi _EPTMPL270359;
    INTE SRAM.O.1:_EPTMPL270359 -lt "SRAM_O_1" -abut -lt 90 -metric opposite -output region _EPTMPL270360;
    SELECT -interact SRAM.O.1:_EPTMPL270360 ODi;
}

RULE SRAM.R.12 {
    CAPTION "SRMDMY_4(186,4) overlap SRAMDMY_0(186,0) is not allowed.";
    AND SRAMDMY_PERI SRAMDMY;
}

RULE SRAM.R.13 {
    CAPTION "SRM must fully cover GATE.";
    AND POi ODi _EPTMPL270363;
    SELECT -interact SRAM.R.13:_EPTMPL270363 SRM -outputlayer A;
    NOT A SRM;
}

RULE SRAM.R.15 {
    CAPTION "CO_11 (30,11) is a must for CO mask tape-out";
    CAPTION "1.if CO_11 exists, it must cover CO";
    CAPTION "2.CO_11 must be 0.09 um x 0.09 um";
    CAPTION "3.CO_11 must be exactly the same as CO";
    CAPTION "4.CO_11 must be fully covered by SRM(50,0) and SRAMDMY(186,0)";
    SELECT -interact COi SRAMDMY _EPTMPL270366;
    SELECT -interact SRAM.R.15:_EPTMPL270366 SRM -outputlayer A;
    RECT_CHK A -eq "CO_W_1" -by -eq "CO_W_1" -outputlayer B;
    SELECT -interact -not CO_PUSH B;
    SELECT -interact A CO_PUSH -outputlayer C;
    XOR C CO_PUSH;
}

RULE SRAM.R.17 {
    CAPTION "SRAMDMY(186,0) must fully cover OD,CO,VIA1";
    SELECT -cut ODi SRAMDMY;
    SELECT -cut COi SRAMDMY;
    SELECT -cut VIA1i SRAMDMY;
}
NOT SRM SRM_ULL -outputlayer SRM_ALL_CELL;
EXTENT -outputlayer CHIP_SRAM;
OR SRM SRAMDMY _EPTMPL270377;
AND _EPTMPL270377 COi _EPTMPL270378;
SELECT -interact _EPTMPL270378 ODi _EPTMPL270379;
SELECT -interact _EPTMPL270379 POi -outputlayer SRAM_BTC;
AND SRM_ALL_CELL SRAM_BTC -outputlayer SRAM_BTC_ALL_CELL;
CONNECT SRAM_BTC_ALL_CELL CHIP_SRAM;

RULE SRAM.WARN.1 {
    CAPTION "Warning: It is important to add different redundancies according to different memory density,";
    CAPTION "if the accumulated SRAM density is greater than 8Mb bits, please refer to T-000-CL-RP-002,";
    CAPTION "DRC only flags the total BTC counts inside 0.525um2, 0.62um2, 0.499um2, 0.974um2 and 1.158um2 cell in full chip > 8388608";
    ANTENNA SRAM_BTC_ALL_CELL CHIP_SRAM -gt "SRAM_WARN_1" -accumulate -expr "  COUNT(SRAM_BTC_ALL_CELL)  " -rdb SRAM_WARN_1.rep -by_layer SRAM_BTC_ALL_CELL -maximum 1000;
}

RULE SRAM.A.1 {
    CAPTION "Enclosed area of Donut-type OD (Enclosed area of OD > 0) interact with poly in SRM region >= 0.6";
    SELECT -outside -not ODi SRM -outputlayer SRAM_OD;
    HOLES SRAM_OD -inner -outputlayer SRAM_OD_HOLE;
    AND POi SRAM_OD _EPTMPL270386;
    SELECT -touch SRAM_OD_HOLE SRAM.A.1:_EPTMPL270386 -outputlayer SRAM_OD_HOLE_CHECK;
    AREA SRAM_OD_HOLE_CHECK -lt "SRAM_A_1";
}

RULE NW.S.1:SRM_SRAMDMY {
    CAPTION "Spacing between NW along the boundary of SRM and SRAMDMY";
    SIZE SRAM_EXCLUDE -by "(NW_S_1 + GRID)" -outputlayer A;
    SIZE SRAM_EXCLUDE -by -(NW_S_1 + GRID) -outputlayer B;
    NOT A B -outputlayer C;
    SELECT -outside -not NWi C -outputlayer D;
    EXTE D -lt "NW_S_1" -abut -lt 90 -single_point -output region -outputlayer E;
    SELECT -cut E SRAM_EXCLUDE;
    SELECT -touch E SRAM_EXCLUDE;
}

RULE OD.S.1:SRM_SRAMDMY {
    CAPTION "Spacing between OD along the boundary of SRM and SRAMDMY";
    SIZE SRAM_EXCLUDE -by "(OD_S_1 + GRID)" -outputlayer A;
    SIZE SRAM_EXCLUDE -by -(OD_S_1 + GRID) -outputlayer B;
    NOT A B -outputlayer C;
    SELECT -outside -not ODi C -outputlayer D;
    EXTE D -lt "OD_S_1" -abut -lt 90 -single_point -output region -outputlayer E;
    SELECT -cut E SRAM_EXCLUDE;
    SELECT -touch E SRAM_EXCLUDE;
}

RULE PO.S.1:SRM_SRAMDMY {
    CAPTION "Spacing between POLY along the boundary of SRM and SRAMDMY";
    SIZE SRAM_EXCLUDE -by "(PO_S_1 + GRID)" -outputlayer A;
    SIZE SRAM_EXCLUDE -by -(PO_S_1 + GRID) -outputlayer B;
    NOT A B -outputlayer C;
    SELECT -outside -not POi C -outputlayer D;
    EXTE D -lt "PO_S_1" -abut -lt 90 -single_point -output region -outputlayer E;
    SELECT -cut E SRAM_EXCLUDE;
    SELECT -touch E SRAM_EXCLUDE;
}

RULE NP.S.1:SRM_SRAMDMY {
    CAPTION "Spacing between NP along the boundary of SRM and SRAMDMY";
    SIZE SRAM_EXCLUDE -by "(NP_S_1 + GRID)" -outputlayer A;
    SIZE SRAM_EXCLUDE -by -(NP_S_1 + GRID) -outputlayer B;
    NOT A B -outputlayer C;
    SELECT -outside -not NPi C -outputlayer D;
    EXTE D -lt "NP_S_1" -abut -lt 90 -single_point -output region -outputlayer E;
    SELECT -cut E SRAM_EXCLUDE;
    SELECT -touch E SRAM_EXCLUDE;
}

RULE PP.S.1:SRM_SRAMDMY {
    CAPTION "Spacing between PP along the boundary of SRM and SRAMDMY";
    SIZE SRAM_EXCLUDE -by "(PP_S_1 + GRID)" -outputlayer A;
    SIZE SRAM_EXCLUDE -by -(PP_S_1 + GRID) -outputlayer B;
    NOT A B -outputlayer C;
    SELECT -outside -not PPi C -outputlayer D;
    EXTE D -lt "PP_S_1" -abut -lt 90 -single_point -output region -outputlayer E;
    SELECT -cut E SRAM_EXCLUDE;
    SELECT -touch E SRAM_EXCLUDE;
}

RULE CO.S.1:SRM_SRAMDMY {
    CAPTION "Spacing between CO along the boundary of SRM and SRAMDMY";
    SIZE SRAM_EXCLUDE -by "(CO_S_1 + GRID)" -outputlayer A;
    SIZE SRAM_EXCLUDE -by -(CO_S_1 + GRID) -outputlayer B;
    NOT A B -outputlayer C;
    SELECT -outside -not COi C -outputlayer D;
    EXTE D -lt "CO_S_1" -abut -lt 90 -single_point -output region -outputlayer E;
    SELECT -cut E SRAM_EXCLUDE;
    SELECT -touch E SRAM_EXCLUDE;
}

RULE M1.S.1:SRM_SRAMDMY {
    CAPTION "Spacing between M1 along the boundary of SRM and SRAMDMY";
    SIZE SRAM_EXCLUDE -by "(M1_S_1 + GRID)" -outputlayer A;
    SIZE SRAM_EXCLUDE -by -(M1_S_1 + GRID) -outputlayer B;
    NOT A B -outputlayer C;
    SELECT -outside -not M1i C -outputlayer D;
    EXTE D -lt "M1_S_1" -abut -lt 90 -single_point -output region -outputlayer E;
    SELECT -cut E SRAM_EXCLUDE;
    SELECT -touch E SRAM_EXCLUDE;
}

RULE VIA1.S.1:SRM_SRAMDMY {
    CAPTION "Spacing between VIA1 along the boundary of SRM and SRAMDMY";
    SIZE SRAM_EXCLUDE -by "(VIA1_S_1 + GRID)" -outputlayer A;
    SIZE SRAM_EXCLUDE -by -(VIA1_S_1 + GRID) -outputlayer B;
    NOT A B -outputlayer C;
    SELECT -outside -not VIA1i C -outputlayer D;
    EXTE D -lt "VIA1_S_1" -abut -lt 90 -single_point -output region -outputlayer E;
    SELECT -cut E SRAM_EXCLUDE;
    SELECT -touch E SRAM_EXCLUDE;
}
AND ODi SRAMDMY_PERI -outputlayer OD_PERI;
SELECT -outside -not COi SRAMDMY_PERI -outputlayer CO_PERI;
SELECT -outside -not CO_PERI SRAMDMY_4 -outputlayer CO_PERI_4;
SELECT -outside -not CO_PERI SRAMDMY_5 -outputlayer CO_PERI_5;
SELECT -outside -not CO_PERI OD_PERI -outputlayer COOD_PERI;
AND ODi SRAMDMY_4 _EPTMPL270450;
SELECT -outside -not CO_PERI _EPTMPL270450 -outputlayer COOD_PERI_4;
CONNECT COOD_PERI OD_PERI;
CONNECT COOD_PERI_4 OD_PERI;
AND OD_PERI NPi -outputlayer NPOD_PERI;
AND OD_PERI PPi -outputlayer PPOD_PERI;
AND NPOD_PERI NWi -outputlayer NSTP_PERI;
NOT PPOD_PERI NWi -outputlayer PSTP_PERI;
OR NSTP_PERI PSTP_PERI -outputlayer STP_PERI;
NOT NPOD_PERI NWi -outputlayer NACT_PERI;
AND PPOD_PERI NWi -outputlayer PACT_PERI;
OR NACT_PERI PACT_PERI -outputlayer DACT_PERI;
SELECT -interact DACT_PERI POi -outputlayer ACT_PERI;
NOT ACT_PERI POi -outputlayer SD_PERI;

RULE WLD.R.1 {
    CAPTION " CO to PO space inside SRAMDMY (186,4) >= 0.05";
    EXTE CO_PERI_4 POi -lt "WLD_R_1" -abut -lt 90 -single_point -output region;
}

RULE WLD.R.2 {
    CAPTION " CO to PO space inside SRAMDMY (186,5) >= 0.043";
    EXTE CO_PERI_5 POi -lt "WLD_R_2" -abut -lt 90 -single_point -output region;
}

RULE WLD.R.3 {
    CAPTION "CO space on the same OD [inside SRAMDMY (186,4 & 186,5)] >= 0.14";
    EXTE COOD_PERI -lt "WLD_R_3" -abut -lt 90 -connected -single_point -output region;
}

RULE WLD.R.6 {
    CAPTION "SRAMDMY (186,4 & 186,5) edge cut CO is not allowed";
    SELECT -cut CO_PERI SRAMDMY_4;
    SELECT -cut CO_PERI SRAMDMY_5;
}

RULE WLD.R.7 {
    CAPTION "SRMDMY (186,0) upsized 200 um must cover SRMDMY (186,4,5)";
    SIZE SRAMDMY -by "WLD_R_7" -outputlayer S;
    NOT SRAMDMY_4 S;
    NOT SRAMDMY_5 S;
}
INSIDE_CELL POi " " -outputlayer "POS14m_POCellIn";
INSIDE_CELL -not "POi" " " -outputlayer "POS14m_POCellOut";
AND POS14m_POCellIn POS14m_POCellOut -outputlayer POS14m_POCell;
AND POi RRuleAnalog -outputlayer POS14m_POMarker;
OR POS14m_POCell POS14m_POMarker _EPTMPL270476;
NOT _EPTMPL270476 SRAM_EXCLUDE _EPTMPL270477;
SELECT -outside _EPTMPL270477 Block _EPTMPL270478;
NOT _EPTMPL270478 excludeRRuleAnalog -outputlayer POS14m_PO;
AND GATE_NP POS14m_PO _EPTMPL270480;
NOT _EPTMPL270480 OD2 -outputlayer POS14m_GATE;
OR NWEL NTN _EPTMPL270482;
OR OD2 _EPTMPL270482 -outputlayer POS14m_NW;

RULE PO.S.14m {
    CAPTION "Gate space to ( OD2 or (NW or NT_N) ) in Core NMOS >= 1.0um";
    EXTE POS14m_GATE POS14m_NW -lt 1 -abut -lt 90 -single_point -output region;
}
INSIDE_CELL POi " " -outputlayer "POEN1m_POCellIn";
INSIDE_CELL -not "POi" " " -outputlayer "POEN1m_POCellOut";
AND POEN1m_POCellIn POEN1m_POCellOut -outputlayer POEN1m_POCell;
AND POi RRuleAnalog -outputlayer POEN1m_POMarker;
OR POEN1m_POCell POEN1m_POMarker _EPTMPL270489;
NOT _EPTMPL270489 SRAM_EXCLUDE _EPTMPL270490;
SELECT -outside _EPTMPL270490 Block _EPTMPL270491;
NOT _EPTMPL270491 excludeRRuleAnalog -outputlayer POEN1m_PO;
AND GATE_PP POEN1m_PO _EPTMPL270493;
NOT _EPTMPL270493 OD2 -outputlayer POEN1m_GATE;
NOT NWEL OD_33 _EPTMPL270495;
NOT _EPTMPL270495 NTN -outputlayer POEN1m_NW;

RULE PO.EN.1m {
    CAPTION "1.0V or 1.2V PMOS gate enclosure by ((NW NOT OD2) NOT NT_N) for 3.3V IO process >= 1.0 um";
    CAPTION "1.0V or 1.2V PMOS gate enclosure by (NW NOT NT_N) for 1.8V or 2.5V IO process >= 1.0 um";
    ENC POEN1m_GATE POEN1m_NW -lt 1 -abut -lt 90 -single_point -output region;
}
INSIDE_CELL POi " " -outputlayer "POEN2m_POCellIn";
INSIDE_CELL -not "POi" " " -outputlayer "POEN2m_POCellOut";
AND POEN2m_POCellIn POEN2m_POCellOut -outputlayer POEN2m_POCell;
AND POi RRuleAnalog -outputlayer POEN2m_POMarker;
OR POEN2m_POCell POEN2m_POMarker _EPTMPL270502;
NOT _EPTMPL270502 SRAM_EXCLUDE _EPTMPL270503;
SELECT -outside _EPTMPL270503 Block _EPTMPL270504;
NOT _EPTMPL270504 excludeRRuleAnalog -outputlayer POEN2m_PO;
AND GATE_NP POEN2m_PO _EPTMPL270506;
AND _EPTMPL270506 OD2 -outputlayer POEN2m_GATE;
OR NWEL NTN _EPTMPL270508;
NOT OD2 _EPTMPL270508 -outputlayer POEN2m_NW;

RULE PO.EN.2m {
    CAPTION "Gate enclosure by ( OD2 NOT (NW or NT_N) ) in IO NMOS >= 2.0um";
    ENC POEN2m_GATE POEN2m_NW -lt 2 -abut -lt 90 -single_point -output region;
}
INSIDE_CELL POi " " -outputlayer "POEN3m_POCellIn";
INSIDE_CELL -not "POi" " " -outputlayer "POEN3m_POCellOut";
AND POEN3m_POCellIn POEN3m_POCellOut -outputlayer POEN3m_POCell;
AND POi RRuleAnalog -outputlayer POEN3m_POMarker;
OR POEN3m_POCell POEN3m_POMarker _EPTMPL270515;
NOT _EPTMPL270515 SRAM_EXCLUDE _EPTMPL270516;
SELECT -outside _EPTMPL270516 Block _EPTMPL270517;
NOT _EPTMPL270517 excludeRRuleAnalog -outputlayer POEN3m_PO;
AND GATE_PP POEN3m_PO -outputlayer POEN3m_GATE;
AND POEN3m_GATE OD_33 -outputlayer POEN3m_GATE33;
OR OD_25 OD_18 _EPTMPL270521;
AND POEN3m_GATE _EPTMPL270521 -outputlayer POEN3m_GATE1825;
NOT NWEL NTN -outputlayer POEN3m_NW;
AND POEN3m_NW OD_33 -outputlayer POEN3m_NW33;

RULE PO.EN.3m {
    CAPTION " 3.3V PMOS gate enclosure by ((NW and OD2) NOT NT_N) >= 1.5 um";
    CAPTION " 1.8V or 2.5V PMOS gate enclosure by (NW NOT NT_N) >= 1.5 um";
    ENC POEN3m_GATE1825 POEN3m_NW -lt 1.5 -abut -lt 90 -single_point -output region;
    ENC POEN3m_GATE33 POEN3m_NW33 -lt 1.5 -abut -lt 90 -single_point -output region;
}

RULE BJT.R.1 {
    CAPTION "RPO needs to cover 0.3um on EM OD edge from OD and STI sides";
    SIZE EMOD -by 0.3 _EPTMPL270527;
    SIZE EMOD -by -0.3 _EPTMPL270528;
    NOT BJT.R.1:_EPTMPL270527 BJT.R.1:_EPTMPL270528 -outputlayer X;
    SELECT -interact RPO EMOD -outputlayer Y;
    XOR X Y;
}

RULE BJT.R.8 {
    CAPTION "{RH or BJTDMY} enclosure of  Emitter OD >=0.13";
    OR RH BJTDMY -outputlayer A;
    ENC EMOD A -lt 0.13 -abut -lt 90 -single_point -output region;
    NOT EMOD A;
}
INSIDE_CELL ODi " " -outputlayer "RES2m_ODCellIn";
INSIDE_CELL -not "ODi" " " -outputlayer "RES2m_ODCellOut";
AND RES2m_ODCellIn RES2m_ODCellOut -outputlayer RES2m_ODCell;
AND ODi RRuleAnalog -outputlayer RES2m_ODMarker;
OR RES2m_ODCell RES2m_ODMarker _EPTMPL270539;
NOT _EPTMPL270539 SRAM_EXCLUDE _EPTMPL270540;
SELECT -outside _EPTMPL270540 Block _EPTMPL270541;
NOT _EPTMPL270541 excludeRRuleAnalog -outputlayer RES2m_OD;
INSIDE_CELL POi " " -outputlayer "RES2m_POCellIn";
INSIDE_CELL -not "POi" " " -outputlayer "RES2m_POCellOut";
AND RES2m_POCellIn RES2m_POCellOut -outputlayer RES2m_POCell;
AND POi RRuleAnalog -outputlayer RES2m_POMarker;
OR RES2m_POCell RES2m_POMarker _EPTMPL270547;
NOT _EPTMPL270547 SRAM_EXCLUDE _EPTMPL270548;
SELECT -outside _EPTMPL270548 Block _EPTMPL270549;
NOT _EPTMPL270549 excludeRRuleAnalog -outputlayer RES2m_PO;
AND ODRES RES2m_OD -outputlayer RES2m_ODRES;
AND PORESg RES2m_PO -outputlayer RES2m_PORES;

RULE RES.2m:OD {
    CAPTION "Width >= 0.4um and length >= 0.4um for unsilicided OD resistor";
    INTE RES2m_ODRES -lt 0.4 -abut -lt 90 -single_point -output region;
    EDGE_BOOLEAN -inside RES2m_ODRES RPO -outputlayer RES_L;
    PATH_LENGTH RES_L -lt 0.4 -outputlayer X;
    SELECT -with_edge RES2m_ODRES X -outputlayer CHECK_RES;
    EDGE_BOOLEAN -coincident_only -inside CHECK_RES RPO -outputlayer RES_E;
    EDGE_EXPAND RES_E -inside_by "GRID" -outputlayer A;
    SIZE A -by "( 0.2 - GRID*2 )" -inside_of RES2m_ODRES -step "OD_S_1*0.7" -outputlayer B;
    NOT CHECK_RES B -outputlayer C;
    SELECT -interact -not CHECK_RES C;
    INTE C -lt "GRID*2" -abut -lt 90 -output region -outputlayer D;
    SELECT -interact CHECK_RES D -outputlayer Y;
    SELECT -inside -not Y DIODMY;
}

RULE RES.2m:PO {
    CAPTION "Width >= 0.4um and length >= 0.4um for unsilicided PO resistor";
    INTE RES2m_PORES -lt 0.4 -abut -lt 90 -single_point -output region;
    EDGE_BOOLEAN -inside RES2m_PORES RPO -outputlayer RES_L;
    PATH_LENGTH RES_L -lt 0.4 -outputlayer X;
    SELECT -with_edge RES2m_PORES X -outputlayer CHECK_RES;
    EDGE_BOOLEAN -coincident_only -inside CHECK_RES RPO -outputlayer RES_E;
    EDGE_EXPAND RES_E -inside_by "GRID" -outputlayer A;
    SIZE A -by "( 0.2 - GRID*2 )" -inside_of RES2m_PORES -step "PO_S_1*0.7" -outputlayer B;
    NOT CHECK_RES B -outputlayer C;
    SELECT -interact -not CHECK_RES C;
    INTE C -lt "GRID*2" -abut -lt 90 -output region -outputlayer D;
    SELECT -interact CHECK_RES D;
}
INSIDE_CELL NWi " " -outputlayer "NWRODR1m_NWCellIn";
INSIDE_CELL -not "NWi" " " -outputlayer "NWRODR1m_NWCellOut";
AND NWRODR1m_NWCellIn NWRODR1m_NWCellOut -outputlayer NWRODR1m_NWCell;
AND NWi RRuleAnalog -outputlayer NWRODR1m_NWMarker;
OR NWRODR1m_NWCell NWRODR1m_NWMarker _EPTMPL270580;
SELECT -inside -not _EPTMPL270580 SRAM_EXCLUDE _EPTMPL270581;
SELECT -outside _EPTMPL270581 Block _EPTMPL270582;
NOT _EPTMPL270582 excludeRRuleAnalog -outputlayer NWRODR1m_NW;
AND NWRODR1m_NW NWRES _EPTMPL270584;
AND _EPTMPL270584 NWDMY -outputlayer NWRODR1m_NWRES;

RULE NWROD.R.1m {
    CAPTION "Width >= 1.8um and length >= 20um for NW resistor with OD";
    INTE NWRODR1m_NWRES -lt 1.8 -abut -lt 90 -single_point -output region;
    EDGE_BOOLEAN -coincident_only -inside NWRODR1m_NWRES NWRODR1m_NW -outputlayer RES_L;
    PATH_LENGTH RES_L -lt 20 -outputlayer X;
    SELECT -with_edge NWRODR1m_NWRES X -outputlayer CHECK_RES;
    EDGE_BOOLEAN -coincident_only -inside CHECK_RES NWDMY -outputlayer RES_E;
    EDGE_EXPAND RES_E -inside_by "GRID" -outputlayer A;
    SIZE A -by "( 10 - GRID*2 )" -inside_of NWRODR1m_NWRES -step "NW_S_1*0.7" -outputlayer B;
    NOT CHECK_RES B -outputlayer C;
    SELECT -interact -not CHECK_RES C;
    INTE C -lt "GRID*2" -abut -lt 90 -output region -outputlayer D;
    SELECT -interact CHECK_RES D;
}
INSIDE_CELL NWi " " -outputlayer "NWRSTIR1m_NWCellIn";
INSIDE_CELL -not "NWi" " " -outputlayer "NWRSTIR1m_NWCellOut";
AND NWRSTIR1m_NWCellIn NWRSTIR1m_NWCellOut -outputlayer NWRSTIR1m_NWCell;
AND NWi RRuleAnalog -outputlayer NWRSTIR1m_NWMarker;
OR NWRSTIR1m_NWCell NWRSTIR1m_NWMarker _EPTMPL270601;
SELECT -inside -not _EPTMPL270601 SRAM_EXCLUDE _EPTMPL270602;
SELECT -outside _EPTMPL270602 Block _EPTMPL270603;
NOT _EPTMPL270603 excludeRRuleAnalog -outputlayer NWRSTIR1m_NW;
AND NWRSTIR1m_NW NWRES_STI _EPTMPL270605;
AND _EPTMPL270605 NWDMY -outputlayer NWRSTIR1m_NWRES;

RULE NWRSTI.R.1m {
    CAPTION "Width >= 1.8um and length >= 20um for NW resistor under STI";
    INTE NWRSTIR1m_NWRES -lt 1.8 -abut -lt 90 -single_point -output region;
    EDGE_BOOLEAN -coincident_only -inside NWRSTIR1m_NWRES NWRSTIR1m_NW -outputlayer RES_L;
    PATH_LENGTH RES_L -lt 20 -outputlayer X;
    SELECT -with_edge NWRSTIR1m_NWRES X -outputlayer CHECK_RES;
    EDGE_BOOLEAN -coincident_only -inside CHECK_RES NWDMY -outputlayer RES_E;
    EDGE_EXPAND RES_E -inside_by "GRID" -outputlayer A;
    SIZE A -by "( 10 - GRID*2 )" -inside_of NWRSTIR1m_NWRES -step "NW_S_1*0.7" -outputlayer B;
    NOT CHECK_RES B -outputlayer C;
    SELECT -interact -not CHECK_RES C;
    INTE C -lt "GRID*2" -abut -lt 90 -output region -outputlayer D;
    SELECT -interact CHECK_RES D;
}
INSIDE_CELL POi " " -outputlayer "ANR46mg_POiCellIn";
INSIDE_CELL -not "POi" " " -outputlayer "ANR46mg_POiCellOut";
AND ANR46mg_POiCellIn ANR46mg_POiCellOut -outputlayer ANR46mg_POiCell;
AND POi RRuleAnalog -outputlayer ANR46mg_POiMarker;
OR ANR46mg_POiCell ANR46mg_POiMarker _EPTMPL270622;
NOT _EPTMPL270622 SRAM_EXCLUDE _EPTMPL270623;
SELECT -outside _EPTMPL270623 Block _EPTMPL270624;
NOT _EPTMPL270624 excludeRRuleAnalog -outputlayer ANR46mg_POi;
SELECT -interact ANR46mg_POi OD _EPTMPL270626;
SELECT -interact _EPTMPL270626 MATCHING -outputlayer ANR46mg_POLY_PAIR_CHECK;
SELECT -inside ANR46mg_POLY_PAIR_CHECK M1x -outputlayer ANR46mg_POLY_PAIR_CHECK_G_M1;
SELECT -cut ANR46mg_POLY_PAIR_CHECK M1x -outputlayer ANR46mg_POLY_PAIR_CHECK_B_M1;
SELECT -outside ANR46mg_POLY_PAIR_CHECK M1x -outputlayer ANR46mg_POLY_PAIR_CHECK_O_M1;

RULE AN.R.46:M1 {
    CAPTION "In MATCHING layer, one of differential pair covered by M1 layer but without all fully covered is not allowed";
    SELECT -interact MATCHINGi ANR46mg_POLY_PAIR_CHECK_B_M1;
    SELECT -interact MATCHINGi ANR46mg_POLY_PAIR_CHECK_G_M1 _EPTMPL270632;
    SELECT -interact AN.R.46:M1:_EPTMPL270632 ANR46mg_POLY_PAIR_CHECK_O_M1;
}

RULE DRM.R.1 {
    CAPTION "DRM.R.1 is a warining message to remind the users to check the related DRMs. Please refer to DRM.R.1 in the DRM for the details.";
    COPY CHIPx;
}


########################################################################
Optimizing Rules ...
########################################################################
Layer 'ODi_7_<1>' and 'ODi_OTHERS_7_<1>' have the same mask number 7.
Layer 'ODi_8_<2>' and 'ODi_OTHERS_8_<2>' have the same mask number 8.
Operation 'SELECT -inside' at line 3190 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'COPY' at line 3218 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3254 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 3264 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 3264 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 3341 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'INTE' at line 3415 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 3419 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3468 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3469 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3470 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3471 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3472 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3473 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3474 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3475 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3476 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 3487 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 9297 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 9298 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'STAMP' at line 9370 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 10858 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'EDGE_SELECT' at line 10860 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'EDGE_BOOLEAN' at line 10861 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'EDGE_BOOLEAN' at line 10862 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 15232 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 15234 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -outside' at line 15237 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SIZE' at line 16409 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'WITH_WIDTH' at line 16464 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'WITH_WIDTH' at line 16465 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -outside' at line 16741 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 16742 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 16742 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -outside' at line 16743 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'RECT_CHK' at line 16744 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 16744 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 16744 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 17098 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'WITH_WIDTH' at line 17099 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'WITH_WIDTH' at line 17100 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 18929 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 21309 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21589 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21590 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21591 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21592 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21593 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21594 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21595 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21596 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21597 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21598 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21599 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21600 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21601 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21602 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21603 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21604 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21605 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21606 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21607 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21608 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21609 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21610 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21611 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21612 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21613 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21614 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21615 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21616 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21617 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21618 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21619 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21620 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21621 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21622 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21623 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'HOLES' at line 21624 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'INTE' at line 21630 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 21631 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 21632 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21817 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21818 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21819 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21820 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21821 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21822 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21823 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21824 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21825 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21826 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21827 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21828 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21829 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21830 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21831 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21832 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21833 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21834 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21835 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21836 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21837 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21838 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21839 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21840 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21841 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21842 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21843 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21844 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21845 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -label' at line 21846 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 21980 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 21988 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22001 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22008 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22019 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22027 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22036 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22045 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'OR' at line 22052 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22058 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22059 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22059 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22059 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22060 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22061 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22062 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 22063 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22066 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22067 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22067 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22067 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22068 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22069 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22070 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 22071 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22076 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22077 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22077 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22078 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22079 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22080 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 22081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22083 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22084 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22084 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22084 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22085 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22086 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 22088 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22091 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22092 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22092 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22093 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22094 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22095 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 22096 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22112 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22113 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22114 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22120 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22121 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22122 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22128 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22129 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22130 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22136 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22137 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22138 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22144 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22145 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22146 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22153 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22154 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22155 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22156 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22157 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22160 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22161 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22162 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22163 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22164 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22169 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22170 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22171 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22172 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22173 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22175 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22176 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22177 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22178 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22179 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22182 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22183 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22184 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22185 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22186 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22188 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22193 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22198 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22206 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22213 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22219 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -inside' at line 22224 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22668 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22670 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'STAMP' at line 22671 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 22685 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'EDGE_BOOLEAN' at line 22688 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'OR' at line 22725 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 22960 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 23445 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 23446 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 23448 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 23449 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'OR' at line 23450 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 23452 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'AND' at line 23453 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'OR' at line 23454 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'SELECT -interact' at line 23455 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'NOT' at line 23456 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a is not selected for executing, remove it.
Operation 'COPY' at line 3442 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3442 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3445 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3445 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3448 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3448 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3451 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3451 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3454 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3454 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3460 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M8_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3460 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M8_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3463 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M9_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3463 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M9_EXC_LOW') has been defined at line 3439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC_LOW'), remove it.
Operation 'COPY' at line 3443 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3443 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3446 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3446 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3449 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3449 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3452 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3452 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3455 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3455 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3458 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M7_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3458 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M7_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3461 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M8_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3461 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M8_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3464 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M9_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 3464 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M9_EXC') has been defined at line 3440 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1_EXC'), remove it.
Operation 'COPY' at line 9684 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Normal_TCD_150_21') has been defined at line 9683 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Normal_TCD_150_20'), remove it.
Operation 'COPY' at line 9684 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Normal_TCD_150_21') has been defined at line 9683 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Normal_TCD_150_20'), remove it.
Operation 'COPY' at line 9743 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Small_TCD_26_0') has been defined at line 9740 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Small_TCD_150_20'), remove it.
Operation 'COPY' at line 9743 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Small_TCD_26_0') has been defined at line 9740 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Small_TCD_150_20'), remove it.
Operation 'COPY' at line 9741 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Small_TCD_150_21') has been defined at line 9740 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Small_TCD_150_20'), remove it.
Operation 'COPY' at line 9741 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Small_TCD_150_21') has been defined at line 9740 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('DTCD.R.2:Small_TCD_150_20'), remove it.
Operation 'NOT' at line 12558 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 12558 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 13030 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 13030 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 13529 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 13529 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 14028 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 14028 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 14527 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 14527 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 15370 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M8.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 15370 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M8.DN.1:CHIP_CHECK') has been defined at line 12087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 12568 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 12568 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 13040 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 13040 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 13539 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 13539 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 14038 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 14038 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 14537 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 14537 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 15036 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M7.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'NOT' at line 15036 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M7.DN.1.1:CHIP_CHECK') has been defined at line 12097 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1.DN.1.1:CHIP_CHECK'), remove it.
Operation 'COPY' at line 12574 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 12574 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 13046 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 13046 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 13545 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 13545 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 14044 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 14044 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 14543 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 14543 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M6DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 15042 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M7DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'COPY' at line 15042 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M7DN2_EXC') has been defined at line 12103 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN2_EXC'), remove it.
Operation 'AREA' at line 13580 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_CHECK_CBM') has been defined at line 13081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_CHECK_CBM'), remove it.
Operation 'AREA' at line 13580 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_CHECK_CBM') has been defined at line 13081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_CHECK_CBM'), remove it.
Operation 'AREA' at line 14079 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_CHECK_CBM') has been defined at line 13081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_CHECK_CBM'), remove it.
Operation 'AREA' at line 14079 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_CHECK_CBM') has been defined at line 13081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_CHECK_CBM'), remove it.
Operation 'AREA' at line 14578 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN6_CHECK_CBM') has been defined at line 13081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_CHECK_CBM'), remove it.
Operation 'AREA' at line 14578 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN6_CHECK_CBM') has been defined at line 13081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_CHECK_CBM'), remove it.
Operation 'AREA' at line 15077 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5DN6_CHECK_CBM') has been defined at line 13081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_CHECK_CBM'), remove it.
Operation 'AREA' at line 15077 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5DN6_CHECK_CBM') has been defined at line 13081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_CHECK_CBM'), remove it.
Operation 'AND' at line 13582 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_M2_CHECK') has been defined at line 13084 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_M2_CHECK'), remove it.
Operation 'AND' at line 13582 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_M2_CHECK') has been defined at line 13084 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_M2_CHECK'), remove it.
Operation 'AND' at line 13583 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_M3_CHECK') has been defined at line 13085 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_M3_CHECK'), remove it.
Operation 'AND' at line 13583 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_M3_CHECK') has been defined at line 13085 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_M3_CHECK'), remove it.
Operation 'AND' at line 14081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_M3_CHECK') has been defined at line 13085 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_M3_CHECK'), remove it.
Operation 'AND' at line 14081 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_M3_CHECK') has been defined at line 13085 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M1DN6_M3_CHECK'), remove it.
Operation 'CONNECT' at line 13585 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266155') has been defined at line 13087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL265855'), remove it.
Operation 'CONNECT' at line 13585 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266155') has been defined at line 13087 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL265855'), remove it.
Operation 'CONNECT' at line 13586 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266156') has been defined at line 13088 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL265856'), remove it.
Operation 'CONNECT' at line 13586 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266156') has been defined at line 13088 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL265856'), remove it.
Operation 'CONNECT' at line 14084 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266456') has been defined at line 13088 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL265856'), remove it.
Operation 'CONNECT' at line 14084 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266456') has been defined at line 13088 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL265856'), remove it.
Operation 'AND' at line 14082 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_M4_CHECK') has been defined at line 13584 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_M4_CHECK'), remove it.
Operation 'AND' at line 14082 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_M4_CHECK') has been defined at line 13584 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_M4_CHECK'), remove it.
Operation 'AND' at line 14580 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN6_M4_CHECK') has been defined at line 13584 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_M4_CHECK'), remove it.
Operation 'AND' at line 14580 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN6_M4_CHECK') has been defined at line 13584 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M2DN6_M4_CHECK'), remove it.
Operation 'CONNECT' at line 14085 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266457') has been defined at line 13587 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266157'), remove it.
Operation 'CONNECT' at line 14085 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266457') has been defined at line 13587 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266157'), remove it.
Operation 'CONNECT' at line 14583 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266757') has been defined at line 13587 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266157'), remove it.
Operation 'CONNECT' at line 14583 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266757') has been defined at line 13587 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266157'), remove it.
Operation 'AND' at line 14581 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN6_M5_CHECK') has been defined at line 14083 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_M5_CHECK'), remove it.
Operation 'AND' at line 14581 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN6_M5_CHECK') has been defined at line 14083 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_M5_CHECK'), remove it.
Operation 'AND' at line 15079 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5DN6_M5_CHECK') has been defined at line 14083 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_M5_CHECK'), remove it.
Operation 'AND' at line 15079 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5DN6_M5_CHECK') has been defined at line 14083 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M3DN6_M5_CHECK'), remove it.
Operation 'CONNECT' at line 14584 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266758') has been defined at line 14086 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266458'), remove it.
Operation 'CONNECT' at line 14584 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266758') has been defined at line 14086 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266458'), remove it.
Operation 'CONNECT' at line 15082 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL267058') has been defined at line 14086 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266458'), remove it.
Operation 'CONNECT' at line 15082 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL267058') has been defined at line 14086 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266458'), remove it.
Operation 'AND' at line 15080 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5DN6_M6_CHECK') has been defined at line 14582 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN6_M6_CHECK'), remove it.
Operation 'AND' at line 15080 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M5DN6_M6_CHECK') has been defined at line 14582 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('M4DN6_M6_CHECK'), remove it.
Operation 'CONNECT' at line 15083 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL267059') has been defined at line 14585 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266759'), remove it.
Operation 'CONNECT' at line 15083 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL267059') has been defined at line 14585 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('_EPTMPL266759'), remove it.
Operation 'COPY' at line 23564 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('RES2m_ODCellOut') has been defined at line 16280 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('MOM.R.1:MOM_OD'), remove it.
Operation 'COPY' at line 23564 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('RES2m_ODCellOut') has been defined at line 16280 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('MOM.R.1:MOM_OD'), remove it.
Operation 'COPY' at line 17116 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M1:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17116 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M1:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17126 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M2:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17126 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M2:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17136 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M2:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17136 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M2:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17146 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M3:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17146 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M3:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17156 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M3:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17156 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M3:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17166 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M4:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17166 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M4:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17176 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M4:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17176 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M4:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17186 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M5:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17186 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M5:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17196 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M5:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17196 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M5:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17206 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M6:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17206 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M6:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17216 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M6:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17216 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M6:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17226 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M7:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17226 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M7:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17236 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M7:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17236 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M7:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17246 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M8:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17246 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M8:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17256 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M8:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17256 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M8:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17266 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M9:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17266 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M9:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17276 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M9:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'COPY' at line 17276 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:H_M9:IND_MD_NOT_COILx') has been defined at line 17106 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('IND_MD.DN.11:L_M1:IND_MD_NOT_COILx'), remove it.
Operation 'EMPTY_LAYER' at line 23563 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('RES2m_ODCellIn') has been defined at line 23487 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('POS14m_POCellIn'), remove it.
Operation 'EMPTY_LAYER' at line 23563 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('RES2m_ODCellIn') has been defined at line 23487 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('POS14m_POCellIn'), remove it.
Operation 'EMPTY_LAYER' at line 23609 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('NWRODR1m_NWCellIn') has been defined at line 23487 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('POS14m_POCellIn'), remove it.
Operation 'EMPTY_LAYER' at line 23609 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('NWRODR1m_NWCellIn') has been defined at line 23487 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a ('POS14m_POCellIn'), remove it.
Two 'SIZE' operations at line 10427 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10427 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are converted into two 'SIZE' operations, and one operation with -overunder option.
Two 'SIZE' operations at line 10427 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10427 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 10428 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10428 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are converted into two 'SIZE' operations, and one operation with -overunder option.
Two 'SIZE' operations at line 10428 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10428 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 10430 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10430 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are converted into two 'SIZE' operations, and one operation with -overunder option.
Two 'SIZE' operations at line 10430 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10430 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 10432 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10432 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are converted into two 'SIZE' operations, and one operation with -overunder option.
Two 'SIZE' operations at line 10432 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10432 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 10438 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10438 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are converted into two 'SIZE' operations, and one operation with -overunder option.
Two 'SIZE' operations at line 10438 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10438 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 10439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are converted into two 'SIZE' operations, and one operation with -overunder option.
Two 'SIZE' operations at line 10439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10439 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 10441 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10441 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are converted into two 'SIZE' operations, and one operation with -overunder option.
Two 'SIZE' operations at line 10441 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10441 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 10443 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10443 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are converted into two 'SIZE' operations, and one operation with -overunder option.
Two 'SIZE' operations at line 10443 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a and at line 10443 in file /afs/ee.cooper.edu/dist/cadence-tools/tsmc65/PVS/./DRC/MAIN_DRC_TopMu/PLN65S_9M_6X1Z1U_NON_FULL_CHIP.26a are merged into one 'SIZE' operation with -underover option.
Completed execution early, as requested by the "-get_rules" or "-gen_tags"

   ONE LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
   TWO LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
                SIZE: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
               STAMP: Cumulative Time CPU =        0(s) REAL =        0(s)
       ONE LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
       TWO LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
            NET AREA: Cumulative Time CPU =        0(s) REAL =        0(s)
             DENSITY: Cumulative Time CPU =        0(s) REAL =        0(s)
       MISCELLANEOUS: Cumulative Time CPU =        0(s) REAL =        0(s)
             CONNECT: Cumulative Time CPU =        0(s) REAL =        0(s)
              DEVICE: Cumulative Time CPU =        0(s) REAL =        0(s)
                 ERC: Cumulative Time CPU =        0(s) REAL =        0(s)
       PATTERN_MATCH: Cumulative Time CPU =        0(s) REAL =        0(s)
            DFM FILL: Cumulative Time CPU =        0(s) REAL =        0(s)


Total CPU Time                    : 0(s)
Total Real Time                   : 1(s)
Peak Memory Used                  : 20(M)
Total Original Geometry           : 0(0)
Total DRC RuleChecks              : 0
Total DRC Results                 : 0 (0)


Design Rule Check Finished Normally. Sat Apr 30 23:09:02 2022


