INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:41:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.645ns period=5.290ns})
  Destination:            buffer36/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.645ns period=5.290ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.290ns  (clk rise@5.290ns - clk rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.158ns (23.624%)  route 3.744ns (76.376%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.773 - 5.290 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1808, unset)         0.508     0.508    buffer19/clk
    SLICE_X10Y167        FDRE                                         r  buffer19/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y167        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer19/outs_reg[0]/Q
                         net (fo=1, routed)           0.721     1.483    cmpi3/Memory_reg[1][0]_i_2_0[0]
    SLICE_X10Y175        LUT6 (Prop_lut6_I1_O)        0.043     1.526 r  cmpi3/Memory[1][0]_i_15/O
                         net (fo=1, routed)           0.000     1.526    cmpi3/Memory[1][0]_i_15_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.764 r  cmpi3/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.764    cmpi3/Memory_reg[1][0]_i_7_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.814 r  cmpi3/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.814    cmpi3/Memory_reg[1][0]_i_3_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     1.921 f  cmpi3/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=9, routed)           0.312     2.233    buffer96/fifo/result[0]
    SLICE_X7Y177         LUT5 (Prop_lut5_I0_O)        0.122     2.355 f  buffer96/fifo/fullReg_i_5__1/O
                         net (fo=4, routed)           0.346     2.700    buffer41/control/buffer96_outs
    SLICE_X5Y180         LUT6 (Prop_lut6_I0_O)        0.043     2.743 f  buffer41/control/Head[0]_i_2__5/O
                         net (fo=8, routed)           0.467     3.210    fork27/control/generateBlocks[1].regblock/buffer96_outs_ready
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.043     3.253 r  fork27/control/generateBlocks[1].regblock/transmitValue_i_3__44/O
                         net (fo=2, routed)           0.221     3.474    fork25/control/generateBlocks[2].regblock/anyBlockStop_3
    SLICE_X3Y177         LUT3 (Prop_lut3_I1_O)        0.043     3.517 r  fork25/control/generateBlocks[2].regblock/transmitValue_i_2__95/O
                         net (fo=2, routed)           0.189     3.706    buffer41/control/transmitValue_reg_5
    SLICE_X3Y178         LUT5 (Prop_lut5_I2_O)        0.043     3.749 f  buffer41/control/fullReg_i_3__15/O
                         net (fo=9, routed)           0.346     4.094    buffer41/control/outputValid_reg_3
    SLICE_X3Y176         LUT4 (Prop_lut4_I1_O)        0.043     4.137 r  buffer41/control/fullReg_i_2__37/O
                         net (fo=7, routed)           0.220     4.357    buffer40/control/anyBlockStop
    SLICE_X2Y176         LUT6 (Prop_lut6_I1_O)        0.043     4.400 f  buffer40/control/outputValid_i_2__3/O
                         net (fo=4, routed)           0.231     4.631    fork18/control/generateBlocks[2].regblock/shli0_result_ready
    SLICE_X2Y175         LUT3 (Prop_lut3_I1_O)        0.043     4.674 r  fork18/control/generateBlocks[2].regblock/fullReg_i_3__9/O
                         net (fo=5, routed)           0.308     4.983    fork18/control/generateBlocks[1].regblock/transmitValue_reg_2[1]
    SLICE_X4Y175         LUT5 (Prop_lut5_I3_O)        0.043     5.026 r  fork18/control/generateBlocks[1].regblock/dataReg[29]_i_1__1/O
                         net (fo=30, routed)          0.384     5.410    buffer36/E[0]
    SLICE_X5Y171         FDRE                                         r  buffer36/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.290     5.290 r  
                                                      0.000     5.290 r  clk (IN)
                         net (fo=1808, unset)         0.483     5.773    buffer36/clk
    SLICE_X5Y171         FDRE                                         r  buffer36/dataReg_reg[14]/C
                         clock pessimism              0.000     5.773    
                         clock uncertainty           -0.035     5.737    
    SLICE_X5Y171         FDRE (Setup_fdre_C_CE)      -0.194     5.543    buffer36/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.543    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  0.133    




