Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 12860
gpu_sim_insn = 6559671
gpu_ipc =     510.0833
gpu_tot_sim_cycle = 12860
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     510.0833
gpu_tot_issued_cta = 51
gpu_occupancy = 39.5624% 
gpu_tot_occupancy = 39.5624% 
max_total_param_size = 0
gpu_stall_dramfull = 1246
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0592
partiton_level_parallism_total  =       3.0592
partiton_level_parallism_util =       6.9556
partiton_level_parallism_util_total  =       6.9556
L2_BW  =     117.4723 GB/Sec
L2_BW_total  =     117.4723 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1516, Miss_rate = 0.761, Pending_hits = 165, Reservation_fails = 104
	L1D_cache_core[1]: Access = 2072, Miss = 1597, Miss_rate = 0.771, Pending_hits = 157, Reservation_fails = 104
	L1D_cache_core[2]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 153, Reservation_fails = 84
	L1D_cache_core[3]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 161, Reservation_fails = 131
	L1D_cache_core[4]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 150, Reservation_fails = 74
	L1D_cache_core[5]: Access = 2022, Miss = 1541, Miss_rate = 0.762, Pending_hits = 159, Reservation_fails = 115
	L1D_cache_core[6]: Access = 1944, Miss = 1465, Miss_rate = 0.754, Pending_hits = 152, Reservation_fails = 88
	L1D_cache_core[7]: Access = 2066, Miss = 1592, Miss_rate = 0.771, Pending_hits = 149, Reservation_fails = 118
	L1D_cache_core[8]: Access = 1990, Miss = 1516, Miss_rate = 0.762, Pending_hits = 153, Reservation_fails = 66
	L1D_cache_core[9]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 160, Reservation_fails = 49
	L1D_cache_core[10]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 171, Reservation_fails = 53
	L1D_cache_core[11]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 158, Reservation_fails = 33
	L1D_cache_core[12]: Access = 2075, Miss = 1597, Miss_rate = 0.770, Pending_hits = 168, Reservation_fails = 75
	L1D_cache_core[13]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 85, Reservation_fails = 49
	L1D_cache_core[14]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 77, Reservation_fails = 48
	L1D_cache_core[15]: Access = 1006, Miss = 768, Miss_rate = 0.763, Pending_hits = 79, Reservation_fails = 47
	L1D_cache_core[16]: Access = 930, Miss = 692, Miss_rate = 0.744, Pending_hits = 80, Reservation_fails = 49
	L1D_cache_core[17]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 81, Reservation_fails = 48
	L1D_cache_core[18]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 84, Reservation_fails = 41
	L1D_cache_core[19]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 74, Reservation_fails = 49
	L1D_cache_core[20]: Access = 933, Miss = 692, Miss_rate = 0.742, Pending_hits = 85, Reservation_fails = 47
	L1D_cache_core[21]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 84, Reservation_fails = 54
	L1D_cache_core[22]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 75, Reservation_fails = 71
	L1D_cache_core[23]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 75, Reservation_fails = 51
	L1D_cache_core[24]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 90, Reservation_fails = 85
	L1D_cache_core[25]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 75, Reservation_fails = 57
	L1D_cache_core[26]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 84, Reservation_fails = 65
	L1D_cache_core[27]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 83, Reservation_fails = 50
	L1D_cache_core[28]: Access = 931, Miss = 692, Miss_rate = 0.743, Pending_hits = 84, Reservation_fails = 51
	L1D_cache_core[29]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 79, Reservation_fails = 52
	L1D_cache_core[30]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 80, Reservation_fails = 77
	L1D_cache_core[31]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 84, Reservation_fails = 60
	L1D_cache_core[32]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 84, Reservation_fails = 60
	L1D_cache_core[33]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 82, Reservation_fails = 52
	L1D_cache_core[34]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 83, Reservation_fails = 63
	L1D_cache_core[35]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 90, Reservation_fails = 64
	L1D_cache_core[36]: Access = 980, Miss = 743, Miss_rate = 0.758, Pending_hits = 84, Reservation_fails = 92
	L1D_cache_core[37]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 90, Reservation_fails = 81
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39341
	L1D_total_cache_miss_rate = 0.7638
	L1D_total_cache_pending_hits = 4107
	L1D_total_cache_reservation_fails = 2557
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4107
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 170
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107296	W0_Idle:144992	W0_Scoreboard:595503	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1735 
max_icnt2mem_latency = 497 
maxmrqlatency = 255 
max_icnt2sh_latency = 49 
averagemflatency = 586 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 3 
mrq_lat_table:13182 	1033 	1128 	1915 	3670 	5715 	3391 	714 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7031 	739 	31291 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37814 	1351 	83 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29846 	6057 	2397 	925 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        16        18        20        23        17        18        14        13        23        27        23        16        13         9        17 
dram[1]:        17        17        35        19        41        22        15        20        13        19        16        29        11        21        19         9 
dram[2]:        19        15        14        14        19        20        14        20        24        26        13        30        14        24        14        17 
dram[3]:        28        26        12        11        16        14        17        17        21        13        14        35        12        29        16        13 
dram[4]:        21        15        32        30        28        15        25        25        21        13        29        21        55        30        19        10 
dram[5]:        14        20        13        18        12        13        25        25        11        24        15        22        19        23        15         9 
dram[6]:        21        18        16        22        23        17        17        14        28        14        15        20        20        20        12        19 
dram[7]:        36        18        16        24        27        17        15        16        30        12        20        17        44        23        11         9 
dram[8]:        13        28        14        24        15        18        15        26        28        23        21        25        17        19        16        17 
dram[9]:        27        26        22        13        24        23        14        20        19        26        18        18        16        24        20        20 
dram[10]:        17        19        14        14        26        19        14        25        21        12        24        30        15        17         9        25 
dram[11]:        20        20        19        24        14        16        21        23        20        14        20        14        50        27        14        10 
dram[12]:        30        17        22        17        24        19        20        26        20        19        22        14        11        12        11        20 
dram[13]:        21        20        36        15        27        27        14        14        26        20        16        22        10        16        19        23 
dram[14]:        21        19        16        13        27        28        15        23        20        18        10        19        26        12         9        40 
dram[15]:        19        12        13        19        32        15        17        11        20        19        23        28        20        18        20        20 
maximum service time to same row:
dram[0]:      5968      5967      6039      6049      5975      5972      6004      5995      6413      6076      5977      6043      6369      6012      6381      6380 
dram[1]:      6055      6402      6022      6034      6015      6005      6264      6056      6302      6925      5219      6037      5988      5990      6713      6011 
dram[2]:      6036      6408      6006      6048      6295      6292      5970      6004      6259      6052      6256      6074      6373      6372      6040      5969 
dram[3]:      5997      5994      5967      5965      6017      6019      5989      5980      6050      6373      6067      6085      6412      6300      6010      6011 
dram[4]:      5983      5983      6043      5982      6247      5978      5982      5999      6303      6298      5966      6284      5984      6015      6010      5984 
dram[5]:      6038      6017      5981      5999      5999      5994      5979      5973      6021      6016      5961      5960      6003      6009      6065      6367 
dram[6]:      6384      6045      5969      5985      5993      6309      5972      5987      6021      6047      6266      6260      6390      6388      6022      6032 
dram[7]:      6392      6725      6321      5973      6287      6266      6254      5976      6058      6056      6227      6624      6369      6397      6396      5997 
dram[8]:      6077      6006      6005      5993      5977      5976      5998      5971      6056      6060      5834      6225      5994      5993      5980      6009 
dram[9]:      6012      6033      6000      6025      6292      5983      5968      5966      6043      6043      5828      5828      6015      6368      6049      5982 
dram[10]:      5973      5972      6041      5974      6287      6285      6001      5992      6041      6288      6036      5976      6016      6799      6672      6679 
dram[11]:      5971      5978      6039      6048      6297      5984      6025      6700      6284      6264      5293      6012      6023      6013      6388      6385 
dram[12]:      6057      5976      6267      6265      6007      5987      5972      5970      6008      6054      5876      6269      6298      6393      5986      5999 
dram[13]:      6677      6051      6001      6000      6012      6260      5986      6004      6312      6013      5176      5870      6381      6376      5995      5973 
dram[14]:      6020      6016      5999      6006      6782      6281      6011      6633      6279      6277      6016      6049      6007      6069      6036      5978 
dram[15]:      5997      5987      6039      6940      6001      6277      5974      5995      6257      6066      5293      6862      7139      6911      6405      6809 
average row accesses per activate:
dram[0]:  5.125000  4.344828  4.846154  6.888889  5.384615  7.210526  5.291667  4.777778  4.392857  5.619048  6.263158  5.454545  7.923077 12.375000  5.550000  8.750000 
dram[1]:  4.821429  4.088235  7.352941  6.894737  5.192307  5.192307  4.708333  4.760000  3.575758  4.869565  5.578948 10.000000  7.250000  9.461538  8.642858  9.384615 
dram[2]:  5.173913  5.304348  6.736842  4.518518  4.500000  5.818182  5.166667  5.291667  5.631579  5.500000  7.266667  5.473684 12.200000  7.437500 10.363636  6.350000 
dram[3]:  5.850000  6.823529  3.617647  3.967742  4.793103  4.433333  4.961538  6.700000  4.791667  4.640000  4.384615  5.900000 13.000000 11.111111  9.900000 12.875000 
dram[4]:  4.642857  4.807693  5.041667  5.083333  4.555555  4.571429  5.208333  4.807693  4.615385  4.884615  6.812500  7.266667 11.100000 10.181818  6.400000  6.833333 
dram[5]:  5.142857  5.370370  4.833333  4.500000  4.642857  5.000000  5.076923  5.652174  4.451613  5.500000  6.052631  7.666667 16.333334 12.500000  4.909091 10.900000 
dram[6]:  5.291667  5.120000  5.409091  5.700000  5.521739  5.909091  4.580645  4.333333  4.592593  5.260870  5.181818  6.529412 10.900000 11.222222  6.222222  7.857143 
dram[7]:  5.600000  6.105263  4.500000  5.500000  6.421052  5.454545  4.689655  5.153846  5.130435  4.666667  5.500000  6.470588  7.785714  7.866667  6.833333  6.263158 
dram[8]:  4.148148 10.363636  3.781250  5.590909  4.750000  4.225806  5.347826  5.904762  5.631579  5.523809  6.750000  6.411765 13.222222 11.900000  9.076923  8.066667 
dram[9]:  6.388889  4.538462  5.565217  5.083333  4.655172  5.565217  5.076923  4.193548  4.708333  5.850000  4.750000  5.565217 13.125000  7.846154  9.900000 12.750000 
dram[10]:  4.740741  6.052631  4.666667  6.000000  5.222222  5.000000  4.703704  5.739130  4.920000  3.903226  5.894737  6.052631  7.000000  8.333333  8.538462 10.181818 
dram[11]:  5.304348  5.904762  5.040000  5.857143  4.322581  6.043478  6.105263  6.315790  4.407407  4.310345  4.608696  3.862069 10.181818 10.454545  4.840000  5.857143 
dram[12]:  5.714286  4.791667  4.360000  4.640000  7.235294  4.620690  4.580645  5.956522  4.392857  4.703704  5.285714  5.550000 12.000000 14.857142  6.166667  7.266667 
dram[13]:  5.227273  5.809524  7.176471  5.809524  6.105263  5.761905  5.074074  4.218750  6.222222  4.583333  5.130435  5.285714  9.500000 13.875000  8.923077  7.750000 
dram[14]:  4.483871  4.793103  6.421052  5.347826  4.958333  5.454545  4.740741  4.807693  4.800000  5.318182  7.000000  8.416667 10.272727  6.210526  7.277778  8.466666 
dram[15]:  5.153846  4.387097  5.304348  5.947369  6.842105  4.258065  4.925926  4.642857  4.620690  4.750000  5.631579  7.571429  8.166667 12.500000  7.000000  8.750000 
average row locality = 30748/5383 = 5.712057
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:        87        87        77        77        78        79        79        77        77        77        78        80        82        80        81        77 
dram[1]:        90        90        77        78        79        77        73        75        79        78        81        80        80        81        77        77 
dram[2]:        87        87        79        78        77        81        79        81        78        77        78        78        80        79        79        81 
dram[3]:        87        90        77        81        78        80        77        79        77        77        81        84        80        80        78        80 
dram[4]:        88        87        79        79        78        82        79        78        77        81        84        86        82        82        78        77 
dram[5]:        87        91        78        78        78        78        78        79        80        78        87        84        80        80        77        78 
dram[6]:        90        87        81        78        78        78        80        80        78        77        80        83        82        80        79        80 
dram[7]:        87        90        81        78        78        78        78        78        79        77        86        89        80        82        77        77 
dram[8]:        83        84        77        77        80        80        78        78        79        79        80        82        81        81        81        78 
dram[9]:        85        85        77        79        79        77        77        78        80        79        84        82        81        80        78        79 
dram[10]:        83        83        80        78        78        81        80        81        80        79        80        81        82        80        80        81 
dram[11]:        83        87        78        82        79        79        77        79        80        79        81        84        80        82        78        80 
dram[12]:        84        83        79        77        77        80        79        78        77        81        80        82        83        81        80        78 
dram[13]:        83        87        77        77        77        77        77        79        79        79        82        80        80        80        78        79 
dram[14]:        92        88        79        77        77        77        79        79        77        78        77        79        83        80        79        81 
dram[15]:        87        88        81        77        77        77        77        77        79        77        79        79        80        82        78        78 
total dram writes = 20522
bank skew: 92/73 = 1.26
chip skew: 1297/1271 = 1.02
average mf latency per bank:
dram[0]:        726       736       779       751       823       780       756       750       754       773       738       727       676       697       756       740
dram[1]:        746       762       871       896       800       835       738       850       782       735      1093       751       761       735       806       790
dram[2]:        731       711       734       746       753       749       778       771       709       718       752       720       711       733       718       725
dram[3]:        709       716       753       756       781       750       780       800       717       716       749       733       706       689       684       697
dram[4]:        739       717       785       739       765       778       750       763       738       761       714       692       703       697       775       754
dram[5]:        762       759       740       734       785       804       794       760       782       767       704       728       680       717       729       712
dram[6]:        725       731       720       711       774       748       832       789       742       761       712       706       721       699       703       715
dram[7]:        740       707       752       735       734       748       793       799       696       716       720       725       731       713       727       762
dram[8]:        716       725       742       774       744       765       749       767       718       719       716       708       711       700       708       738
dram[9]:        690       709       744       756       774       786       813       795       709       727       749       707       712       702       696       668
dram[10]:        706       718       733       772       802       794       759       766       751       753       714       708       697       700       727       745
dram[11]:        715       726       778       746       774       775       717       725       757       757       812       715       694       718       768       744
dram[12]:        728       721       712       726       766       773       760       747       732       726       712       725       696       737       723       705
dram[13]:        749       749       758       718       731       731       789       820       702       729       899       710       702       698       729       731
dram[14]:        749       751       737       732       754       759       772       775       758       739       698       704       707       710       750       753
dram[15]:        774       820       773       811       825       816       918       822       838       821       971       745       709       716       753       732
maximum mf latency per bank:
dram[0]:        771       841       778       737       769       804       875       770       780       791       824       808       739       704       788       723
dram[1]:        964      1509      1479      1572      1529      1285       899      1458      1520       780      1735      1473      1512      1162      1602      1494
dram[2]:        796       769       737       786       765       764       749       808       744       733       826       796       726       738       758       870
dram[3]:        851       787       791       729       820       780       783       846       828       775       746       727       713       688       797       712
dram[4]:        876       793       768       771       773       818       779       780       763       812       752       772       809       731       788       781
dram[5]:        754       822       818       831       836       781       819       809       813       856       776       780       713       829       883       875
dram[6]:        778       777       742       788       866       808       800       786       793       825       740       836       824       707       753       739
dram[7]:        828       810       808       777       742       739       856       808       774       749       755       807       721       712       749       803
dram[8]:        812       800       820       807       810       790       801       734       768       848       728       787       735       734       758       764
dram[9]:        804       778       815       773       798       761       836       786       839       770       767       761       688       720       733       710
dram[10]:        769       738       726       824       784       824       770       862       823       854       762       797       750       746       737       753
dram[11]:        732       722       748       770       844       765       723       738       739       778       790       741       776       767       761       758
dram[12]:        784       753       743       753       808       764       759       832       826       766       735       751       702       703       720       758
dram[13]:        837       829       784       781       763       781       752       898       785       784      1402       758       714       794       722       719
dram[14]:        815       758       755       843       808       782       831       773       797       792       747       789       749       839       718       781
dram[15]:       1601      1607      1102      1579      1335      1622      1609      1598      1544      1335      1444      1563       832      1577      1275      1217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72487 n_act=336 n_pre=320 n_ref_event=0 n_req=1930 n_rd=657 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.02573
n_activity=31464 dram_eff=0.06134
bk0: 36a 66344i bk1: 39a 64418i bk2: 49a 65620i bk3: 47a 68156i bk4: 62a 64752i bk5: 58a 67284i bk6: 48a 65900i bk7: 52a 65931i bk8: 46a 65547i bk9: 41a 66516i bk10: 41a 67763i bk11: 40a 66279i bk12: 21a 69163i bk13: 19a 70666i bk14: 30a 67336i bk15: 28a 70031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825907
Row_Buffer_Locality_read = 0.703196
Row_Buffer_Locality_write = 0.889238
Bank_Level_Parallism = 4.567031
Bank_Level_Parallism_Col = 3.151855
Bank_Level_Parallism_Ready = 1.275648
write_to_read_ratio_blp_rw_average = 0.529851
GrpLevelPara = 2.289983 

BW Util details:
bwutil = 0.025726 
total_CMD = 75022 
util_bw = 1930 
Wasted_Col = 24110 
Wasted_Row = 2551 
Idle = 46431 

BW Util Bottlenecks: 
RCDc_limit = 18002 
RCDWRc_limit = 10895 
WTRc_limit = 19179 
RTWc_limit = 17521 
CCDLc_limit = 29832 
rwq = 0 
CCDLc_limit_alone = 22854 
WTRc_limit_alone = 14151 
RTWc_limit_alone = 15571 

Commands details: 
total_CMD = 75022 
n_nop = 72487 
Read = 657 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 336 
n_pre = 320 
n_ref = 0 
n_req = 1930 
total_req = 1930 

Dual Bus Interface Util: 
issued_total_row = 656 
issued_total_col = 1930 
Row_Bus_Util =  0.008744 
CoL_Bus_Util = 0.025726 
Either_Row_CoL_Bus_Util = 0.033790 
Issued_on_Two_Bus_Simul_Util = 0.000680 
issued_two_Eff = 0.020118 
queue_avg = 4.478286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.47829
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72439 n_act=341 n_pre=325 n_ref_event=0 n_req=1960 n_rd=688 n_rd_L2_A=0 n_write=1272 n_wr_bk=0 bw_util=0.02613
n_activity=31516 dram_eff=0.06219
bk0: 45a 65707i bk1: 49a 62754i bk2: 48a 68734i bk3: 53a 67397i bk4: 56a 65448i bk5: 58a 65263i bk6: 40a 66387i bk7: 44a 65208i bk8: 39a 64137i bk9: 34a 66346i bk10: 25a 67204i bk11: 30a 68924i bk12: 36a 68508i bk13: 42a 68981i bk14: 44a 70041i bk15: 45a 69816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826020
Row_Buffer_Locality_read = 0.706395
Row_Buffer_Locality_write = 0.890723
Bank_Level_Parallism = 4.556726
Bank_Level_Parallism_Col = 3.153980
Bank_Level_Parallism_Ready = 1.288265
write_to_read_ratio_blp_rw_average = 0.545538
GrpLevelPara = 2.290687 

BW Util details:
bwutil = 0.026126 
total_CMD = 75022 
util_bw = 1960 
Wasted_Col = 24529 
Wasted_Row = 2360 
Idle = 46173 

BW Util Bottlenecks: 
RCDc_limit = 18681 
RCDWRc_limit = 10721 
WTRc_limit = 14674 
RTWc_limit = 20609 
CCDLc_limit = 31214 
rwq = 0 
CCDLc_limit_alone = 24572 
WTRc_limit_alone = 10603 
RTWc_limit_alone = 18038 

Commands details: 
total_CMD = 75022 
n_nop = 72439 
Read = 688 
Write = 1272 
L2_Alloc = 0 
L2_WB = 0 
n_act = 341 
n_pre = 325 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 666 
issued_total_col = 1960 
Row_Bus_Util =  0.008877 
CoL_Bus_Util = 0.026126 
Either_Row_CoL_Bus_Util = 0.034430 
Issued_on_Two_Bus_Simul_Util = 0.000573 
issued_two_Eff = 0.016647 
queue_avg = 3.891499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8915
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72543 n_act=320 n_pre=304 n_ref_event=0 n_req=1908 n_rd=629 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.02543
n_activity=32161 dram_eff=0.05933
bk0: 32a 67402i bk1: 35a 67884i bk2: 49a 69122i bk3: 44a 65434i bk4: 49a 65352i bk5: 47a 66128i bk6: 45a 66084i bk7: 46a 66139i bk8: 29a 68769i bk9: 33a 68440i bk10: 31a 68985i bk11: 26a 68367i bk12: 42a 69935i bk13: 40a 69235i bk14: 35a 69962i bk15: 46a 67682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832285
Row_Buffer_Locality_read = 0.701113
Row_Buffer_Locality_write = 0.896794
Bank_Level_Parallism = 4.157602
Bank_Level_Parallism_Col = 2.924286
Bank_Level_Parallism_Ready = 1.214361
write_to_read_ratio_blp_rw_average = 0.511797
GrpLevelPara = 2.244949 

BW Util details:
bwutil = 0.025433 
total_CMD = 75022 
util_bw = 1908 
Wasted_Col = 23963 
Wasted_Row = 2352 
Idle = 46799 

BW Util Bottlenecks: 
RCDc_limit = 17448 
RCDWRc_limit = 10192 
WTRc_limit = 17374 
RTWc_limit = 15566 
CCDLc_limit = 27025 
rwq = 0 
CCDLc_limit_alone = 21246 
WTRc_limit_alone = 12908 
RTWc_limit_alone = 14253 

Commands details: 
total_CMD = 75022 
n_nop = 72543 
Read = 629 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 320 
n_pre = 304 
n_ref = 0 
n_req = 1908 
total_req = 1908 

Dual Bus Interface Util: 
issued_total_row = 624 
issued_total_col = 1908 
Row_Bus_Util =  0.008318 
CoL_Bus_Util = 0.025433 
Either_Row_CoL_Bus_Util = 0.033044 
Issued_on_Two_Bus_Simul_Util = 0.000706 
issued_two_Eff = 0.021380 
queue_avg = 3.093119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=3.09312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72516 n_act=337 n_pre=321 n_ref_event=0 n_req=1883 n_rd=597 n_rd_L2_A=0 n_write=1286 n_wr_bk=0 bw_util=0.0251
n_activity=31691 dram_eff=0.05942
bk0: 30a 66566i bk1: 26a 67954i bk2: 46a 63601i bk3: 42a 65110i bk4: 61a 64288i bk5: 53a 64708i bk6: 52a 64940i bk7: 55a 66637i bk8: 38a 65932i bk9: 39a 66048i bk10: 33a 66382i bk11: 34a 67236i bk12: 24a 71384i bk13: 20a 71231i bk14: 21a 71294i bk15: 23a 71138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821030
Row_Buffer_Locality_read = 0.664992
Row_Buffer_Locality_write = 0.893468
Bank_Level_Parallism = 4.442104
Bank_Level_Parallism_Col = 3.092767
Bank_Level_Parallism_Ready = 1.272969
write_to_read_ratio_blp_rw_average = 0.507825
GrpLevelPara = 2.320401 

BW Util details:
bwutil = 0.025099 
total_CMD = 75022 
util_bw = 1883 
Wasted_Col = 24178 
Wasted_Row = 2706 
Idle = 46255 

BW Util Bottlenecks: 
RCDc_limit = 18582 
RCDWRc_limit = 10552 
WTRc_limit = 18037 
RTWc_limit = 17069 
CCDLc_limit = 28867 
rwq = 0 
CCDLc_limit_alone = 22789 
WTRc_limit_alone = 13300 
RTWc_limit_alone = 15728 

Commands details: 
total_CMD = 75022 
n_nop = 72516 
Read = 597 
Write = 1286 
L2_Alloc = 0 
L2_WB = 0 
n_act = 337 
n_pre = 321 
n_ref = 0 
n_req = 1883 
total_req = 1883 

Dual Bus Interface Util: 
issued_total_row = 658 
issued_total_col = 1883 
Row_Bus_Util =  0.008771 
CoL_Bus_Util = 0.025099 
Either_Row_CoL_Bus_Util = 0.033404 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.013966 
queue_avg = 3.461505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.4615
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72446 n_act=349 n_pre=333 n_ref_event=0 n_req=1938 n_rd=641 n_rd_L2_A=0 n_write=1297 n_wr_bk=0 bw_util=0.02583
n_activity=30533 dram_eff=0.06347
bk0: 42a 64871i bk1: 38a 65442i bk2: 42a 64968i bk3: 43a 66202i bk4: 45a 65496i bk5: 46a 64128i bk6: 46a 66410i bk7: 47a 65914i bk8: 43a 66029i bk9: 46a 65597i bk10: 25a 67653i bk11: 23a 68973i bk12: 29a 69591i bk13: 30a 69684i bk14: 50a 67283i bk15: 46a 68148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819917
Row_Buffer_Locality_read = 0.675507
Row_Buffer_Locality_write = 0.891288
Bank_Level_Parallism = 4.739851
Bank_Level_Parallism_Col = 3.198037
Bank_Level_Parallism_Ready = 1.302890
write_to_read_ratio_blp_rw_average = 0.543666
GrpLevelPara = 2.265173 

BW Util details:
bwutil = 0.025832 
total_CMD = 75022 
util_bw = 1938 
Wasted_Col = 24787 
Wasted_Row = 1947 
Idle = 46350 

BW Util Bottlenecks: 
RCDc_limit = 19232 
RCDWRc_limit = 10925 
WTRc_limit = 18712 
RTWc_limit = 20710 
CCDLc_limit = 30254 
rwq = 0 
CCDLc_limit_alone = 23617 
WTRc_limit_alone = 13748 
RTWc_limit_alone = 19037 

Commands details: 
total_CMD = 75022 
n_nop = 72446 
Read = 641 
Write = 1297 
L2_Alloc = 0 
L2_WB = 0 
n_act = 349 
n_pre = 333 
n_ref = 0 
n_req = 1938 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 682 
issued_total_col = 1938 
Row_Bus_Util =  0.009091 
CoL_Bus_Util = 0.025832 
Either_Row_CoL_Bus_Util = 0.034337 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.017081 
queue_avg = 3.825464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.82546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72439 n_act=343 n_pre=327 n_ref_event=0 n_req=1959 n_rd=668 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.02611
n_activity=31242 dram_eff=0.0627
bk0: 57a 65417i bk1: 54a 64808i bk2: 38a 65232i bk3: 39a 66162i bk4: 52a 64462i bk5: 52a 64798i bk6: 54a 65195i bk7: 51a 66606i bk8: 58a 63640i bk9: 54a 64569i bk10: 28a 67784i bk11: 31a 68511i bk12: 18a 72245i bk13: 20a 70065i bk14: 31a 65511i bk15: 31a 69271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824911
Row_Buffer_Locality_read = 0.700599
Row_Buffer_Locality_write = 0.889233
Bank_Level_Parallism = 4.866213
Bank_Level_Parallism_Col = 3.483620
Bank_Level_Parallism_Ready = 1.289433
write_to_read_ratio_blp_rw_average = 0.540349
GrpLevelPara = 2.435325 

BW Util details:
bwutil = 0.026112 
total_CMD = 75022 
util_bw = 1959 
Wasted_Col = 23502 
Wasted_Row = 2905 
Idle = 46656 

BW Util Bottlenecks: 
RCDc_limit = 18545 
RCDWRc_limit = 11020 
WTRc_limit = 16302 
RTWc_limit = 24128 
CCDLc_limit = 31983 
rwq = 0 
CCDLc_limit_alone = 24267 
WTRc_limit_alone = 11527 
RTWc_limit_alone = 21187 

Commands details: 
total_CMD = 75022 
n_nop = 72439 
Read = 668 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 343 
n_pre = 327 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 670 
issued_total_col = 1959 
Row_Bus_Util =  0.008931 
CoL_Bus_Util = 0.026112 
Either_Row_CoL_Bus_Util = 0.034430 
Issued_on_Two_Bus_Simul_Util = 0.000613 
issued_two_Eff = 0.017809 
queue_avg = 4.486271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.48627
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72474 n_act=340 n_pre=324 n_ref_event=0 n_req=1932 n_rd=641 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.02575
n_activity=30822 dram_eff=0.06268
bk0: 37a 65689i bk1: 41a 65133i bk2: 38a 67491i bk3: 36a 67928i bk4: 49a 66309i bk5: 52a 66954i bk6: 62a 64085i bk7: 63a 62748i bk8: 46a 65106i bk9: 44a 64562i bk10: 34a 67856i bk11: 28a 67886i bk12: 27a 69682i bk13: 21a 70837i bk14: 33a 68729i bk15: 30a 69089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824017
Row_Buffer_Locality_read = 0.687988
Row_Buffer_Locality_write = 0.891557
Bank_Level_Parallism = 4.676004
Bank_Level_Parallism_Col = 3.267428
Bank_Level_Parallism_Ready = 1.272774
write_to_read_ratio_blp_rw_average = 0.545111
GrpLevelPara = 2.374769 

BW Util details:
bwutil = 0.025752 
total_CMD = 75022 
util_bw = 1932 
Wasted_Col = 24089 
Wasted_Row = 2251 
Idle = 46750 

BW Util Bottlenecks: 
RCDc_limit = 18467 
RCDWRc_limit = 10817 
WTRc_limit = 18840 
RTWc_limit = 21025 
CCDLc_limit = 30243 
rwq = 0 
CCDLc_limit_alone = 23615 
WTRc_limit_alone = 14300 
RTWc_limit_alone = 18937 

Commands details: 
total_CMD = 75022 
n_nop = 72474 
Read = 641 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 340 
n_pre = 324 
n_ref = 0 
n_req = 1932 
total_req = 1932 

Dual Bus Interface Util: 
issued_total_row = 664 
issued_total_col = 1932 
Row_Bus_Util =  0.008851 
CoL_Bus_Util = 0.025752 
Either_Row_CoL_Bus_Util = 0.033963 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.018838 
queue_avg = 3.776239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.77624
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72519 n_act=333 n_pre=317 n_ref_event=0 n_req=1897 n_rd=602 n_rd_L2_A=0 n_write=1295 n_wr_bk=0 bw_util=0.02529
n_activity=31278 dram_eff=0.06065
bk0: 25a 66853i bk1: 26a 65517i bk2: 36a 65564i bk3: 43a 66134i bk4: 44a 67984i bk5: 42a 66668i bk6: 58a 64589i bk7: 56a 65924i bk8: 39a 66847i bk9: 35a 65938i bk10: 24a 67071i bk11: 21a 68486i bk12: 29a 69025i bk13: 36a 68955i bk14: 46a 68914i bk15: 42a 68617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824460
Row_Buffer_Locality_read = 0.679402
Row_Buffer_Locality_write = 0.891892
Bank_Level_Parallism = 4.514926
Bank_Level_Parallism_Col = 3.141143
Bank_Level_Parallism_Ready = 1.285187
write_to_read_ratio_blp_rw_average = 0.565718
GrpLevelPara = 2.316849 

BW Util details:
bwutil = 0.025286 
total_CMD = 75022 
util_bw = 1897 
Wasted_Col = 24725 
Wasted_Row = 1986 
Idle = 46414 

BW Util Bottlenecks: 
RCDc_limit = 18004 
RCDWRc_limit = 10850 
WTRc_limit = 12833 
RTWc_limit = 25721 
CCDLc_limit = 28646 
rwq = 0 
CCDLc_limit_alone = 22792 
WTRc_limit_alone = 9336 
RTWc_limit_alone = 23364 

Commands details: 
total_CMD = 75022 
n_nop = 72519 
Read = 602 
Write = 1295 
L2_Alloc = 0 
L2_WB = 0 
n_act = 333 
n_pre = 317 
n_ref = 0 
n_req = 1897 
total_req = 1897 

Dual Bus Interface Util: 
issued_total_row = 650 
issued_total_col = 1897 
Row_Bus_Util =  0.008664 
CoL_Bus_Util = 0.025286 
Either_Row_CoL_Bus_Util = 0.033364 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.017579 
queue_avg = 3.846578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=3.84658
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72554 n_act=315 n_pre=299 n_ref_event=0 n_req=1898 n_rd=620 n_rd_L2_A=0 n_write=1278 n_wr_bk=0 bw_util=0.0253
n_activity=30651 dram_eff=0.06192
bk0: 29a 65279i bk1: 30a 68755i bk2: 44a 64130i bk3: 46a 66755i bk4: 53a 65797i bk5: 51a 62656i bk6: 45a 67034i bk7: 46a 67693i bk8: 28a 68547i bk9: 37a 66707i bk10: 28a 69137i bk11: 27a 68384i bk12: 38a 71320i bk13: 38a 70075i bk14: 37a 70150i bk15: 43a 69411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834036
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = 0.899061
Bank_Level_Parallism = 4.206224
Bank_Level_Parallism_Col = 2.957937
Bank_Level_Parallism_Ready = 1.246048
write_to_read_ratio_blp_rw_average = 0.498802
GrpLevelPara = 2.253398 

BW Util details:
bwutil = 0.025299 
total_CMD = 75022 
util_bw = 1898 
Wasted_Col = 24622 
Wasted_Row = 2109 
Idle = 46393 

BW Util Bottlenecks: 
RCDc_limit = 17156 
RCDWRc_limit = 9983 
WTRc_limit = 18964 
RTWc_limit = 15261 
CCDLc_limit = 28268 
rwq = 0 
CCDLc_limit_alone = 22180 
WTRc_limit_alone = 14164 
RTWc_limit_alone = 13973 

Commands details: 
total_CMD = 75022 
n_nop = 72554 
Read = 620 
Write = 1278 
L2_Alloc = 0 
L2_WB = 0 
n_act = 315 
n_pre = 299 
n_ref = 0 
n_req = 1898 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 614 
issued_total_col = 1898 
Row_Bus_Util =  0.008184 
CoL_Bus_Util = 0.025299 
Either_Row_CoL_Bus_Util = 0.032897 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.017828 
queue_avg = 3.249887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=3.24989
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72498 n_act=334 n_pre=318 n_ref_event=0 n_req=1907 n_rd=627 n_rd_L2_A=0 n_write=1280 n_wr_bk=0 bw_util=0.02542
n_activity=30954 dram_eff=0.06161
bk0: 30a 68326i bk1: 33a 66325i bk2: 51a 66222i bk3: 43a 65533i bk4: 56a 63521i bk5: 51a 66013i bk6: 55a 65074i bk7: 52a 64279i bk8: 33a 64526i bk9: 38a 66821i bk10: 49a 65144i bk11: 46a 66173i bk12: 24a 70998i bk13: 22a 69661i bk14: 21a 71162i bk15: 23a 70781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824856
Row_Buffer_Locality_read = 0.685805
Row_Buffer_Locality_write = 0.892969
Bank_Level_Parallism = 4.563409
Bank_Level_Parallism_Col = 3.244422
Bank_Level_Parallism_Ready = 1.290509
write_to_read_ratio_blp_rw_average = 0.516932
GrpLevelPara = 2.350400 

BW Util details:
bwutil = 0.025419 
total_CMD = 75022 
util_bw = 1907 
Wasted_Col = 24130 
Wasted_Row = 2823 
Idle = 46162 

BW Util Bottlenecks: 
RCDc_limit = 18287 
RCDWRc_limit = 10520 
WTRc_limit = 19971 
RTWc_limit = 17730 
CCDLc_limit = 30185 
rwq = 0 
CCDLc_limit_alone = 23902 
WTRc_limit_alone = 15190 
RTWc_limit_alone = 16228 

Commands details: 
total_CMD = 75022 
n_nop = 72498 
Read = 627 
Write = 1280 
L2_Alloc = 0 
L2_WB = 0 
n_act = 334 
n_pre = 318 
n_ref = 0 
n_req = 1907 
total_req = 1907 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 1907 
Row_Bus_Util =  0.008691 
CoL_Bus_Util = 0.025419 
Either_Row_CoL_Bus_Util = 0.033643 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.013867 
queue_avg = 3.809882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.80988
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72485 n_act=343 n_pre=327 n_ref_event=0 n_req=1928 n_rd=641 n_rd_L2_A=0 n_write=1287 n_wr_bk=0 bw_util=0.0257
n_activity=29934 dram_eff=0.06441
bk0: 45a 66078i bk1: 32a 67936i bk2: 46a 65473i bk3: 42a 67011i bk4: 63a 65109i bk5: 59a 64029i bk6: 47a 66085i bk7: 51a 65837i bk8: 43a 64632i bk9: 42a 62889i bk10: 32a 67979i bk11: 34a 67078i bk12: 23a 68800i bk13: 20a 69762i bk14: 31a 69405i bk15: 31a 69453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822095
Row_Buffer_Locality_read = 0.681747
Row_Buffer_Locality_write = 0.891997
Bank_Level_Parallism = 4.902085
Bank_Level_Parallism_Col = 3.389312
Bank_Level_Parallism_Ready = 1.298755
write_to_read_ratio_blp_rw_average = 0.525747
GrpLevelPara = 2.412063 

BW Util details:
bwutil = 0.025699 
total_CMD = 75022 
util_bw = 1928 
Wasted_Col = 23552 
Wasted_Row = 2003 
Idle = 47539 

BW Util Bottlenecks: 
RCDc_limit = 18817 
RCDWRc_limit = 10728 
WTRc_limit = 19166 
RTWc_limit = 22031 
CCDLc_limit = 31376 
rwq = 0 
CCDLc_limit_alone = 23209 
WTRc_limit_alone = 13701 
RTWc_limit_alone = 19329 

Commands details: 
total_CMD = 75022 
n_nop = 72485 
Read = 641 
Write = 1287 
L2_Alloc = 0 
L2_WB = 0 
n_act = 343 
n_pre = 327 
n_ref = 0 
n_req = 1928 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 670 
issued_total_col = 1928 
Row_Bus_Util =  0.008931 
CoL_Bus_Util = 0.025699 
Either_Row_CoL_Bus_Util = 0.033817 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.024044 
queue_avg = 3.803604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.8036
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72427 n_act=358 n_pre=342 n_ref_event=0 n_req=1937 n_rd=649 n_rd_L2_A=0 n_write=1288 n_wr_bk=0 bw_util=0.02582
n_activity=30981 dram_eff=0.06252
bk0: 39a 66967i bk1: 37a 66703i bk2: 48a 65025i bk3: 41a 66747i bk4: 55a 63581i bk5: 60a 65724i bk6: 39a 67969i bk7: 41a 67457i bk8: 39a 65885i bk9: 46a 65178i bk10: 25a 65770i bk11: 28a 64314i bk12: 32a 69830i bk13: 33a 70018i bk14: 43a 66244i bk15: 43a 67538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815178
Row_Buffer_Locality_read = 0.681048
Row_Buffer_Locality_write = 0.882764
Bank_Level_Parallism = 4.821619
Bank_Level_Parallism_Col = 3.261163
Bank_Level_Parallism_Ready = 1.318534
write_to_read_ratio_blp_rw_average = 0.534796
GrpLevelPara = 2.353824 

BW Util details:
bwutil = 0.025819 
total_CMD = 75022 
util_bw = 1937 
Wasted_Col = 24609 
Wasted_Row = 1938 
Idle = 46538 

BW Util Bottlenecks: 
RCDc_limit = 19218 
RCDWRc_limit = 11576 
WTRc_limit = 15511 
RTWc_limit = 22521 
CCDLc_limit = 30862 
rwq = 0 
CCDLc_limit_alone = 25310 
WTRc_limit_alone = 12075 
RTWc_limit_alone = 20405 

Commands details: 
total_CMD = 75022 
n_nop = 72427 
Read = 649 
Write = 1288 
L2_Alloc = 0 
L2_WB = 0 
n_act = 358 
n_pre = 342 
n_ref = 0 
n_req = 1937 
total_req = 1937 

Dual Bus Interface Util: 
issued_total_row = 700 
issued_total_col = 1937 
Row_Bus_Util =  0.009331 
CoL_Bus_Util = 0.025819 
Either_Row_CoL_Bus_Util = 0.034590 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.016185 
queue_avg = 3.419637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=3.41964
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72495 n_act=340 n_pre=324 n_ref_event=0 n_req=1900 n_rd=621 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.02533
n_activity=31192 dram_eff=0.06091
bk0: 36a 67558i bk1: 32a 66142i bk2: 30a 66892i bk3: 39a 66830i bk4: 46a 66965i bk5: 54a 64598i bk6: 63a 65015i bk7: 59a 67613i bk8: 46a 65041i bk9: 46a 65229i bk10: 31a 67214i bk11: 29a 67013i bk12: 25a 70923i bk13: 23a 71154i bk14: 31a 68829i bk15: 31a 69198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821053
Row_Buffer_Locality_read = 0.681159
Row_Buffer_Locality_write = 0.888976
Bank_Level_Parallism = 4.397697
Bank_Level_Parallism_Col = 2.983330
Bank_Level_Parallism_Ready = 1.271053
write_to_read_ratio_blp_rw_average = 0.561949
GrpLevelPara = 2.205336 

BW Util details:
bwutil = 0.025326 
total_CMD = 75022 
util_bw = 1900 
Wasted_Col = 24410 
Wasted_Row = 2350 
Idle = 46362 

BW Util Bottlenecks: 
RCDc_limit = 18332 
RCDWRc_limit = 11070 
WTRc_limit = 15670 
RTWc_limit = 17708 
CCDLc_limit = 28495 
rwq = 0 
CCDLc_limit_alone = 22808 
WTRc_limit_alone = 11612 
RTWc_limit_alone = 16079 

Commands details: 
total_CMD = 75022 
n_nop = 72495 
Read = 621 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 340 
n_pre = 324 
n_ref = 0 
n_req = 1900 
total_req = 1900 

Dual Bus Interface Util: 
issued_total_row = 664 
issued_total_col = 1900 
Row_Bus_Util =  0.008851 
CoL_Bus_Util = 0.025326 
Either_Row_CoL_Bus_Util = 0.033683 
Issued_on_Two_Bus_Simul_Util = 0.000493 
issued_two_Eff = 0.014642 
queue_avg = 3.259257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=3.25926
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72550 n_act=315 n_pre=299 n_ref_event=0 n_req=1906 n_rd=635 n_rd_L2_A=0 n_write=1271 n_wr_bk=0 bw_util=0.02541
n_activity=31324 dram_eff=0.06085
bk0: 32a 67171i bk1: 35a 67001i bk2: 45a 67688i bk3: 45a 66026i bk4: 39a 67697i bk5: 44a 66716i bk6: 60a 66049i bk7: 56a 63151i bk8: 33a 67268i bk9: 31a 66180i bk10: 36a 64980i bk11: 31a 66769i bk12: 34a 70428i bk13: 31a 70618i bk14: 38a 69784i bk15: 45a 68553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834732
Row_Buffer_Locality_read = 0.702362
Row_Buffer_Locality_write = 0.900865
Bank_Level_Parallism = 4.423298
Bank_Level_Parallism_Col = 3.133109
Bank_Level_Parallism_Ready = 1.293809
write_to_read_ratio_blp_rw_average = 0.549576
GrpLevelPara = 2.304281 

BW Util details:
bwutil = 0.025406 
total_CMD = 75022 
util_bw = 1906 
Wasted_Col = 24869 
Wasted_Row = 1751 
Idle = 46496 

BW Util Bottlenecks: 
RCDc_limit = 17477 
RCDWRc_limit = 9717 
WTRc_limit = 16937 
RTWc_limit = 22601 
CCDLc_limit = 29652 
rwq = 0 
CCDLc_limit_alone = 23195 
WTRc_limit_alone = 12718 
RTWc_limit_alone = 20363 

Commands details: 
total_CMD = 75022 
n_nop = 72550 
Read = 635 
Write = 1271 
L2_Alloc = 0 
L2_WB = 0 
n_act = 315 
n_pre = 299 
n_ref = 0 
n_req = 1906 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 614 
issued_total_col = 1906 
Row_Bus_Util =  0.008184 
CoL_Bus_Util = 0.025406 
Either_Row_CoL_Bus_Util = 0.032950 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.019417 
queue_avg = 3.722308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=3.72231
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72466 n_act=337 n_pre=321 n_ref_event=0 n_req=1940 n_rd=658 n_rd_L2_A=0 n_write=1282 n_wr_bk=0 bw_util=0.02586
n_activity=30360 dram_eff=0.0639
bk0: 47a 64428i bk1: 51a 64004i bk2: 43a 67629i bk3: 46a 66752i bk4: 42a 65731i bk5: 43a 65384i bk6: 49a 65088i bk7: 46a 65675i bk8: 43a 64984i bk9: 39a 66503i bk10: 21a 69729i bk11: 22a 69318i bk12: 30a 69810i bk13: 38a 67467i bk14: 52a 67995i bk15: 46a 68216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826289
Row_Buffer_Locality_read = 0.693009
Row_Buffer_Locality_write = 0.894696
Bank_Level_Parallism = 4.866443
Bank_Level_Parallism_Col = 3.385613
Bank_Level_Parallism_Ready = 1.301546
write_to_read_ratio_blp_rw_average = 0.541133
GrpLevelPara = 2.398074 

BW Util details:
bwutil = 0.025859 
total_CMD = 75022 
util_bw = 1940 
Wasted_Col = 23524 
Wasted_Row = 1985 
Idle = 47573 

BW Util Bottlenecks: 
RCDc_limit = 18630 
RCDWRc_limit = 10411 
WTRc_limit = 16484 
RTWc_limit = 22838 
CCDLc_limit = 31384 
rwq = 0 
CCDLc_limit_alone = 24299 
WTRc_limit_alone = 11435 
RTWc_limit_alone = 20802 

Commands details: 
total_CMD = 75022 
n_nop = 72466 
Read = 658 
Write = 1282 
L2_Alloc = 0 
L2_WB = 0 
n_act = 337 
n_pre = 321 
n_ref = 0 
n_req = 1940 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 658 
issued_total_col = 1940 
Row_Bus_Util =  0.008771 
CoL_Bus_Util = 0.025859 
Either_Row_CoL_Bus_Util = 0.034070 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.016432 
queue_avg = 3.849018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=3.84902
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75022 n_nop=72463 n_act=342 n_pre=326 n_ref_event=0 n_req=1925 n_rd=652 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.02566
n_activity=32060 dram_eff=0.06004
bk0: 47a 66444i bk1: 48a 64247i bk2: 41a 66184i bk3: 36a 67836i bk4: 53a 67576i bk5: 55a 63961i bk6: 56a 65713i bk7: 53a 65356i bk8: 55a 62956i bk9: 56a 64066i bk10: 28a 67466i bk11: 27a 68508i bk12: 18a 69836i bk13: 18a 70277i bk14: 34a 68049i bk15: 27a 70033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822338
Row_Buffer_Locality_read = 0.687117
Row_Buffer_Locality_write = 0.891595
Bank_Level_Parallism = 4.665004
Bank_Level_Parallism_Col = 3.288743
Bank_Level_Parallism_Ready = 1.297662
write_to_read_ratio_blp_rw_average = 0.550440
GrpLevelPara = 2.333385 

BW Util details:
bwutil = 0.025659 
total_CMD = 75022 
util_bw = 1925 
Wasted_Col = 24053 
Wasted_Row = 2697 
Idle = 46347 

BW Util Bottlenecks: 
RCDc_limit = 18856 
RCDWRc_limit = 10656 
WTRc_limit = 15649 
RTWc_limit = 22818 
CCDLc_limit = 30261 
rwq = 0 
CCDLc_limit_alone = 23782 
WTRc_limit_alone = 12022 
RTWc_limit_alone = 19966 

Commands details: 
total_CMD = 75022 
n_nop = 72463 
Read = 652 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 342 
n_pre = 326 
n_ref = 0 
n_req = 1925 
total_req = 1925 

Dual Bus Interface Util: 
issued_total_row = 668 
issued_total_col = 1925 
Row_Bus_Util =  0.008904 
CoL_Bus_Util = 0.025659 
Either_Row_CoL_Bus_Util = 0.034110 
Issued_on_Two_Bus_Simul_Util = 0.000453 
issued_two_Eff = 0.013286 
queue_avg = 4.314374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.31437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 969, Miss_rate = 0.771, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 961, Miss_rate = 0.783, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 978, Miss_rate = 0.754, Pending_hits = 65, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 982, Miss_rate = 0.787, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 954, Miss_rate = 0.815, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 954, Miss_rate = 0.756, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 963, Miss_rate = 0.793, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 920, Miss_rate = 0.786, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 974, Miss_rate = 0.774, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 964, Miss_rate = 0.793, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 979, Miss_rate = 0.764, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 980, Miss_rate = 0.782, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 951, Miss_rate = 0.780, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 981, Miss_rate = 0.789, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 958, Miss_rate = 0.800, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 939, Miss_rate = 0.786, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 943, Miss_rate = 0.794, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 955, Miss_rate = 0.766, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 954, Miss_rate = 0.796, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 953, Miss_rate = 0.791, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 962, Miss_rate = 0.773, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 966, Miss_rate = 0.789, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 972, Miss_rate = 0.765, Pending_hits = 49, Reservation_fails = 390
L2_cache_bank[23]: Access = 1232, Miss = 965, Miss_rate = 0.783, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 952, Miss_rate = 0.791, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 948, Miss_rate = 0.787, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 959, Miss_rate = 0.784, Pending_hits = 48, Reservation_fails = 797
L2_cache_bank[27]: Access = 1210, Miss = 947, Miss_rate = 0.783, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 967, Miss_rate = 0.766, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 973, Miss_rate = 0.801, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 958, Miss_rate = 0.755, Pending_hits = 64, Reservation_fails = 1577
L2_cache_bank[31]: Access = 1232, Miss = 967, Miss_rate = 0.785, Pending_hits = 40, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 30748
L2_total_cache_miss_rate = 0.7816
L2_total_cache_pending_hits = 1368
L2_total_cache_reservation_fails = 4341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1368
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4341
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 12860
Req_Network_injected_packets_per_cycle =       3.0592 
Req_Network_conflicts_per_cycle =       0.7917
Req_Network_conflicts_per_cycle_util =       1.8004
Req_Bank_Level_Parallism =       6.9569
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1244
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2094

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 12860
Reply_Network_injected_packets_per_cycle =        3.0592
Reply_Network_conflicts_per_cycle =        1.4544
Reply_Network_conflicts_per_cycle_util =       3.2784
Reply_Bank_Level_Parallism =       6.8959
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1615
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0805
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 2572 (cycle/sec)
gpgpu_silicon_slowdown = 466562x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
