{
  "messages": [
    {
      "role": "system",
      "content": "You are a professional academic reference prediction expert. Your task is to predict the most likely references for a given academic paper based on its title, abstract, and retrieved relevant papers.\n\nRETRIEVER INTERFACE:\n- Input: paper title + abstract\n- Output: {top_r} retrieved papers with title and abstract\n- Format: List of dictionaries with 'title' and 'abstract' fields\n\nREQUIREMENTS:\n1. Analyze the paper's title and abstract to understand its research area and focus\n2. Consider the retrieved papers as potential references (when available)\n3. Generate a list of predicted reference titles that would be most relevant and likely to be cited\n4. Provide reasoning for each prediction to prevent hallucination\n5. Output format: JSON object with \"titles\" array and \"reasoning\" string\n6. Generate exactly 272 most relevant reference titles (this should be at least 40 to cover all evaluation metrics)\n7. Ensure titles are realistic and appropriate for the research area\n8. Consider citation patterns in the field\n9. CRITICAL: Each title must be unique - never repeat the same title multiple times\n\nEXAMPLE:\nInput:\nTitle: \"Question Type Classification Methods Comparison\"\nAbstract: \"The paper presents a comparative study of state-of-the-art approaches for question classification task: Logistic Regression, Convolutional Neural Networks (CNN), Long Short-Term Memory Network (LSTM) and Quasi-Recurrent Neural Networks (QRNN). All models use pre-trained GLoVe word embeddings and trained on human-labeled data. The best accuracy is achieved using CNN model with five convolutional layers and various kernel sizes stacked in parallel, followed by one fully connected layer. The model reached 90.7% accuracy on TREC 10 test set.\"\n\nRetrieved papers ({top_r}):\n1. Title: Convolutional Neural Networks for Sentence Classification\n   Abstract: We report on a series of experiments with convolutional neural networks trained on top of pre-trained word vectors for sentence-level classification tasks.\n\n2. Title: Glove: Global vectors for word representation\n   Abstract: We present a new global log-bilinear regression model that combines the advantages of the two major model families in the literature.\n\nOutput:\n{\n  \"titles\": [\n    \"Convolutional Neural Networks for Sentence Classification\",\n    \"Glove: Global vectors for word representation\",\n    \"Quasi-Recurrent Neural Networks\",\n    \"A Comparative Study of Neural Network Models for Sentence Classification\",\n    \"Deep lstm based feature mapping for query classification\"\n  ],\n  \"reasoning\": \"Based on the paper's focus on question classification using neural networks, I predict these references because: 1) CNN paper is directly relevant to the convolutional approach used; 2) GloVe embeddings are mentioned as pre-trained features; 3) QRNN is one of the compared methods; 4) Comparative study papers are common in this field; 5) LSTM-based query classification is closely related to question classification. Additional references cover related neural network architectures, NLP applications, deep learning methodologies, optimization techniques, and advanced neural network methods that would be relevant for this research area.\"\n}\n\nReturn JSON object only."
    },
    {
      "role": "user",
      "content": "Paper Title: Extending Memory Capacity in Consumer Devices with Emerging Non-Volatile Memory: An Experimental Study\n\nPaper Abstract: Abstract. DRAM scalability is becoming a limiting factor to the available memory capacity in consumer devices. As a potential solution, manufacturers have introduced emerging non-volatile memories (NVMs) into the market, which can be used to increase the memory capacity of consumer devices by augmenting or replacing DRAM. In this work, we provide the first analysis of the impact of extending the main memory space of consumer devices using off-the-shelf NVMs. We equip real web-based Chromebook computers with the Intel Optane solid-state drive (SSD), which contains state-of-the-art low-latency NVM, and use the NVM as swap space. We analyze the performance and energy consumption of the Optane-equipped Chromebooks, and compare this with (i) a baseline system with double the amount of DRAM than the system with the NVM-based swap space; and (ii) a system where the Intel Optane SSD is naively replaced with a state-of-the-art NAND-flash-based SSD. Our experimental analysis reveals that while Optane-based swap space provides a cost-effective way to alleviate the DRAM capacity bottleneck in consumer devices, naive integration of the Optane SSD leads to several system-level overheads, mostly related to (1) the Linux block I/O layer, which can negatively impact overall performance; and (2) the off-chip traffic to the swap space, which can negatively impact energy consumption. To reduce the Linux block I/O layer overheads, we tailor several system-level mechanisms (i.e., the I/O scheduler and the I/O request completion mechanism) to the currently-running applicationâ€™s access pattern. To reduce the off-chip traffic overhead, we leverage an operating system feature (called Zswap) that allocates some DRAM space to be used as a compressed in-DRAM cache for data swapped between DRAM and the Intel Optane SSD, significantly reducing energy consumption caused by the off-chip traffic to the swap space. We conclude that emerging NVMs are a cost-effective solution to alleviate the DRAM capacity bottleneck in consumer devices, which can be further enhanced by tailoring system-level mechanisms to better leverage the characteristics of our workloads and the NVM.\n\n{retrieved_text}\n\nGenerate exactly 272 most likely reference titles for this paper. Focus on papers that are directly related to the research topic, provide foundational background, present similar methodologies, or address related problems.\n\nCRITICAL: Each title must appear exactly once. Do not repeat any title.\n\nIMPORTANT: You must respond with ONLY valid JSON in this exact format:\n{\n    \"titles\": [\n        \"Reference Title 1\",\n        \"Reference Title 2\",\n        \"Reference Title 3\",\n        \"Reference Title 4\",\n        \"Reference Title 272\"\n    ],\n    \"reasoning\": \"Explain why you chose these specific references based on the paper's title, abstract, and retrieved papers. This helps prevent hallucination and ensures relevance.\"\n}\n\nDo not include any text before or after the JSON. Do not include authors, venues, or years - only the paper titles. The reasoning field is required to explain your prediction logic."
    },
    {
      "role": "assistant",
      "content": "{\n    \"titles\": [\n        \"Chromebook\",\n        \"Slowing Growth Ahead for Worldwide Internet Audience\",\n        \"Two Billion Devices and Counting\",\n        \"Enabling the Next Mobile Computing Revolution with Highly Integrated ARMv8-A Based SoCs\",\n        \"Mobile CPUâ€™s Rise to Power: Quantifying the Impact of Generational Mobile CPU Design Trends on Performance, Energy, and User Satisfaction\",\n        \"Chromebooks Lead PC Revival in Q1 2021 With 275% Growth\",\n        \"As Chromebook Sales Soar in Schools, Apple and Microsoft Fight Back\",\n        \"Field-Effect Transistor Memory\",\n        \"Memory Systems\",\n        \"Understanding the Linux Kernel: From I/O Ports to Process Management, 3rd ed.\",\n        \"Operating Systems: Design and Implementation\",\n        \"Lecture Notes for Digital Design and Computer Architecture â€“ Lecture 23b: Virtual Memory\",\n        \"Mocktails: Capturing the Memory Behaviour of Proprietary Mobile Architectures\",\n        \"Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks\",\n        \"Storage on Your Smartphone Uses More Energy Than You Think\",\n        \"Practical Mechanisms for Reducing Processor-Memory Data Movement in Modern Workloads\",\n        \"The Size of iPhoneâ€™s Top Apps Has Increased by 1,000% in Four Years\",\n        \"End the Senseless Killing: Improving Memory Management for Mobile Operating Systems\",\n        \"Memory Scaling: A Systems Architecture Perspective\",\n        \"Research Problems and Opportunities in Memory Systems\",\n        \"â€œFlipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors\",\n        \"â€œRowHammer: A Retrospective\",\n        \"â€œRevisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques\",\n        \"â€œMain Memory Scaling: Challenges and Solution Directions\",\n        \"â€œCo-Architecting Controllers and DRAM to Enhance DRAM Process Scaling\",\n        \"â€œMemory Technology Trend and Future Challenges\",\n        \"â€œProfiling a Warehouse-Scale Computer\",\n        \"â€œThe RowHammer Problem and Other Issues We may Face as Memory Becomes Denser\",\n        \"A. Agrawal et al\",\n        \"â€œAn Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms\",\n        \"â€œTRRespass: Exploiting the Many Sides of Target Row Refresh\",\n        \"â€œRAIDR: Retention-Aware Intelligent DRAM Refresh\",\n        \"â€œThe Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions\",\n        \"â€œAVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems\",\n        \"â€œChallenges and Future Directions for the Scaling of Dynamic Random-Access Memory (DRAM)\",\n        \"â€œThe Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study\",\n        \"â€œPARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM\",\n        \"â€œDetecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content\",\n        \"â€œAdaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case\",\n        \"R. Ausavarungnirun\",\n        \"â€œUnderstanding and Improving the Latency of DRAM-Based Memory Systems\",\n        \"â€œUnderstanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization\",\n        \"â€œUnderstanding Latency Variation in Modern DRAM Chips: Experimental Characterization\",\n        \"â€œImproving DRAM Performance by Parallelizing Refreshes with Accesses\",\n        \"â€œRevisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field\",\n        \"â€œMemory Power Management via Dynamic Voltage/Frequency Scaling\",\n        \"â€œMemScale: Active Low-Power Modes for Main Memory\",\n        \"G. F. de Oliviera\",\n        \"â€œA Deeper Look into RowHammerâ€™s Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses\",\n        \"â€œUncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology\",\n        \"â€œArchitecting Phase Change Memory as a Scalable DRAM Alternative\",\n        \"â€œScalable High Performance Main Memory System Using Phase-Change Memory Technology\",\n        \"â€œPhase-Change Technology and the Future of Main Memory\",\n        \"â€œPhase Change Memory Architecture and the Quest for Scalability\",\n        \"A. Sivasubramaniam\",\n        \"â€œA Durable and Energy Efficient Main Memory Using Phase Change Memory Technology\",\n        \"â€œPhase Change Memory\",\n        \"â€œA Case for Small Row Buffers in Non-Volatile Main Memories\",\n        \"â€œA Case for Efficient Hardware/Software Cooperative Management of Storage and Memory\",\n        \"â€œImproving Phase Change Memory Performance with Data Content Aware Access\",\n        \"â€œAging-Aware Request Scheduling for Non-Volatile Main Memory\",\n        \"â€œEnabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories\",\n        \"â€œPCM Applications and an Outlook to the Future\",\n        \"â€œAnalyzing the Impact of Useless Write-Backs on the Endurance and Energy Consumption of PCM Main Memory\",\n        \"K. Gopalakrishnan\",\n        \"â€œBit Mapping for Balanced PCM Cell Programming\",\n        \"â€œIncreasing PCM Main Memory Lifetime\",\n        \"â€œFPB: Fine-Grained Power Budgeting to Improve Write Throughput of Multi-Level Cell Phase Change Memory\",\n        \"â€œHardware-Assisted Cooperative Integration of Wear-Leveling and Salvaging for Phase Change Memory\",\n        \"â€œEnergy Aware Persistence: Reducing Energy Overheads of Memory-Based Persistence in NVMs\",\n        \"â€œPay-As-You-Go: Low-Overhead Hard-Error Correction for Phase Change Memories\",\n        \"â€œImproving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing\",\n        \"â€œMorphable Memory System: A Robust Architecture for Exploiting Multi-Level Phase Change Memories\",\n        \"â€œTemporal Correlation Detection Using Computational Phase-Change Memory\",\n        \"â€œExploit Imbalanced Cell Writes to Mitigate Write Disturbance in Dense Phase Change Memory\",\n        \"â€œAccelerating Write by Exploiting PCM Asymmetries\",\n        \"â€œWriteback-Aware Partitioning and Replacement for Last-Level Caches in Phase Change Main Memory Systems\",\n        \"â€œWriteback-Aware Bandwidth Partitioning for Multi-Core Systems with PCM\",\n        \"N. Muralimanohar\",\n        \"â€œPDRAM: A Hybrid PRAM and DRAM Main Memory System\",\n        \"â€œLow-Power Non-Volatile Spintronic Memory: STT-RAM and Beyond\",\n        \"A. Driskill-Smith\",\n        \"â€œSpin-Transfer Torque Switching in Magnetic Tunnel Junctions and Spin-Transfer Torque Random Access Memory\",\n        \"C. Fukumoto et al\",\n        \"â€œDesign Space and Scalability Exploration of 1T-1STT MTJ Memory Arrays in the Presence of Variability and Disturbances\",\n        \"â€œResistive Random Access Memory (ReRAM) Based on Metal Oxides\",\n        \"â€œMetalâ€“Oxide RRAM\",\n        \"â€œMemristive Devices for Computing\",\n        \"â€œConductive Bridging RAM (CBRAM): An Emerging Non-Volatile Memory Technology Scalable to Sub 20nm\",\n        \"â€œFerroelectronic RAM Memory Family for Critical Data Storage\",\n        \"â€œUltra-Low Latency SSDsâ€™ Impact on Overall Energy Efficiency\",\n        \"â€œThe Storage Hierarchy is Not a Hierarchy: Optimizing Caching on Modern Storage Devices with Orthus\",\n        \"â€œPanthera: Holistic Memory Management for Big Data Processing Over Hybrid Memories\",\n        \"â€œAn Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories\",\n        \"â€œEnabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management\",\n        \"â€œIntelÂ® Optaneâ„¢ Memory H10 with Solid State Storage\",\n        \"â€œBasic Performance Measurements of the Intel Optane DC Persistent Memory Module\",\n        \"â€œBridging the Latency Gap Between NVM and DRAM for Latency-Bound Operations\",\n        \"â€œAsynchronous I/O Stack: A Low-Latency Kernel I/O Stack for Ultra-Low Latency SSDs\",\n        \"â€œPerformance Analysis of 3D XPoint SSDs in Virtualized and Non-Virtualized Environments\",\n        \"S. Narasimhamurthy\",\n        \"â€œExploring Performance Characteristics of the Optane 3D XPoint Storage Technology\",\n        \"â€œPlatform Storage Performance with 3D XPoint Technology\",\n        \"A. Arpaci-Dusseau\",\n        \"â€œReducing CPU Power Consumption for Low-Latency SSDs\",\n        \"â€œIntel Optane Memory Module 16GB M.2 80mm PCIe 3.0 20nm 3D XPoint MEMPEK1W016GA\",\n        \"â€œWorld Leading DRAM and NAND Flash Market Research Firm\",\n        \"â€œSystem Evaluation of the Intel Optane Byte-Addressable NVM\",\n        \"â€œPrototyping Byte-Addressable NVM Access\",\n        \"H. Vandierendonck\",\n        \"â€œNVMOVE: Helping Programmers Move to Byte-Based Persistence\",\n        \"â€œUtility-Based Hybrid Memory Management\",\n        \"â€œChameleonDB: A Key-Value Store for Optane Persistent Memory\",\n        \"â€œ2B-SSD: The Case for Dual\",\n        \"â€œOptimized I/O Determinism for Emerging NVM-Based NVMe SSD in an Enterprise System\",\n        \"â€œError Characterization\",\n        \"â€œImproving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation\",\n        \"â€œHeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness\",\n        \"â€œVulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis\",\n        \"â€œEnabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory\",\n        \"â€œRead Disturb Errors in MLC NAND Flash Memory: Characterization\",\n        \"â€œLecture Notes for Computer Architecture â€“ Lecture 26: Flash Memory and Solid-State Drives\",\n        \"â€œLIRS: Enabling Efficient Machine Learning on NVM-Based Storage via a Lightweight Implementation of Random Shuffling\",\n        \"â€œAn NVM SSD-Optimized Query Processing Framework\",\n        \"â€œSplitKV: Splitting IO Paths for Different Sized Key-Value Items with Advanced Storage Devices\",\n        \"â€œOptimizing Memory-Mapped I/O for Fast Storage Devices\",\n        \"â€œFrom Flash to 3D XPoint: Performance Bottlenecks and Potentials in RocksDB with Storage Evolution\",\n        \"â€œBuilding High-Performance Smartphones via Non-Volatile Memory: The Swap Approach\",\n        \"â€œCAUSE: Critical Application Usage-Aware Memory System Using Non-Volatile Memory for Mobile Devices\",\n        \"â€œNon-Volatile Memory Based Page Swapping for Building High-Performance Mobile Devices\",\n        \"â€œBuilding NVRAM-Aware Swapping Through Code Migration in Mobile Devices\",\n        \"â€œAnalysis of Smartphone I/O Characteristics â€” Toward Efficient Swap in a Smartphone\",\n        \"â€œSmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems\",\n        \"â€œComparison of Hybrid and Hierarchical Swap Architectures in Android by Using NVM\",\n        \"â€œDR. Swap: Energy-Efficient Paging for Smartphones\",\n        \"â€œApplication-Aware Swapping for Mobile Systems\",\n        \"â€œeâ€‹zâ€‹sâ€‹wâ€‹aâ€‹pğ‘’ğ‘§ğ‘ ğ‘¤ğ‘ğ‘ezswap: Enhanced Compressed Swap Scheme for Mobile Devices\",\n        \"â€œMaintaining Application Context of Smartphones by Selectively Supporting Swap and Kill\",\n        \"â€œMâ€‹Aâ€‹Râ€‹Sğ‘€ğ´ğ‘…ğ‘†MARS: Mobile Application Relaunching Speed-Up through Flash-Aware Page Swapping\",\n        \"â€ https://www.google.com/chrome/\",\n        \"â€œMemoryPressure Tast Test\",\n        \"â€œIntel Optane SSD 900P Series\",\n        \"â€œFull-System Analysis and Characterization of Interactive Smartphone Applications\",\n        \"â€œMoby: A Mobile Benchmark Suite for Architectural Simulators\",\n        \"Energy Characterizations and Architectural Implications of an Emerging Mobile Platform Benchmark Suite - MobileBench\",\n        \"â€œGoogle Announces Over 2 Billion Monthly Active Devices on Android\",\n        \"â€œMarket Share Statistics for Internet Technologies\",\n        \"â€œBlink Rendering Engine\",\n        \"â€œSkia Graphics Library\",\n        \"â€œIsolating Web Programs in Modern Browser Architectures\",\n        \"â€œThe Security Architecture of the Chromium Browser\",\n        \"â€œOOM Killer Rewrite; When the Kernel Runs Out of Memory\",\n        \"Android in Practice. Manning Publications Co\",\n        \"â€œPixel Smartphones\",\n        \"â€œTransparent Memory Compression in Linux\",\n        \"â€œSystem Challenges and Hardware Requirements for Future Consumer Devices: From Wearable to ChromeBooks and Devices In-Between\",\n        \"â€œDriving Innovation in Memory Architecture of Consumer Hardware with Digital Photography and Machine Intelligence Use Cases\",\n        \"â€œLinearly Compressed Pages: A Low-Complexity\",\n        \"â€œMemory Coordinator\",\n        \"â€œHigh Performance Networking in Chrome\",\n        \"â€œFor Impatient Web Users\",\n        \"â€œPRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory\",\n        \"â€œGraphR: Accelerating Graph Processing Using ReRAM\",\n        \"â€œPipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning\",\n        \"â€œFace Classification Using Electronic Synapses\",\n        \"â€œDot-Product Engine for Neuromorphic Computing: Programming 1T1M Crossbar to Accelerate Matrix-Vector Multiplication\",\n        \"â€œDemonstration of Conductive Bridging Random Access Memory (CBRAM) in Logic CMOS Process\",\n        \"â€œConductive-Bridging Random Access Memory: Challenges and Opportunity for 3D Architecture\",\n        \"â€œConductive-Bridging Random-Access Memories for Emerging Neuromorphic Computing\",\n        \"â€œFerroelectric Memories\",\n        \"â€œApplications of Modern Ferroelectrics\",\n        \"â€œFeRAM Technology for High Density Applications\",\n        \"â€œ3D XPoint Status and Forecast\",\n        \"â€œIntel Launches Optane DIMMs Up to 512GB: Apache Pass Is Here!â€ AnandTech\",\n        \"â€œPCI Express Base Specification Revision 5.0\",\n        \"â€œPerformance Characterization of a DRAM-NVM Hybrid Memory Architecture for HPC Applications Using Intel Optane DC Persistent Memory Modules\",\n        \"â€œSingle Machine Graph Analytics on Massive Datasets Using Intel Optane DC Persistent Memory\",\n        \"â€œLessons Learned from the Early Performance Evaluation of Intel Optane DC Persistent Memory in DBMS\",\n        \"â€œAn Early Evaluation of Intelâ€™s Optane DC Persistent Memory Module and Its Impact on High-Performance Scientific Applications\",\n        \"â€œLarge-Scale In-Memory Analytics on IntelÂ® Optaneâ„¢ DC Persistent Memory\",\n        \"â€œPerformance Evaluation of the Intel Optane DC Memory With Scientific Benchmarks\",\n        \"â€œAn Empirical Guide to the Behavior and Use of Scalable Persistent Memory\",\n        \"â€œPerMA-Bench: Benchmarking Persistent Memory Access\",\n        \"â€œCharacterizing the Performance of Intel Optane Persistent Memory: A Close Look at Its On-DIMM Buffering\",\n        \"â€œIntel Optane DIMM Pricing\",\n        \"â€œTwizzler: A Data-Centric OS for Non-Volatile Memory\",\n        \"â€œAsus Chromebox 3\",\n        \"â€œReady for a Web OS?â€ CACM\",\n        \"â€œIntelÂ® Core i3-7100U Processor\",\n        \"â€œIntelÂ® Optaneâ„¢ Memory M10 Series\",\n        \"â€ https://www.facebook.com/\",\n        \"â€ https://about.instagram.com/about-us/\",\n        \"â€œWhatsApp Messenger\",\n        \"â€œTelegram Messenger\",\n        \"â€œAdobe Acrobat Reader\",\n        \"â€ https://www.minecraft.net/\",\n        \"â€œMiBench: A Free\",\n        \"â€œMediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems\",\n        \"â€œThe Chromium Project\",\n        \"â€œperf: Linux Profiling with Performance Counters\",\n        \"â€ https://www.youtube.com\",\n        \"â€ http://maps.google.com/\",\n        \"â€ https://www.google.com/sheets/about/\",\n        \"â€ https://www.google.com/docs/about/\",\n        \"â€ https://www.twitter.com/\",\n        \"â€ https://rb.gy/n4bnw\",\n        \"â€œFFmpeg Documentation\",\n        \"â€ https://www.webmproject.org/code/\",\n        \"â€œVP9 Bitstream & Decoding Process Specification\",\n        \"â€œHTML Living Standard\",\n        \"â€ https://rb.gy/ynbj8\",\n        \"â€ https://rb.gy/5ri9b\",\n        \"â€ https://rb.gy/gzenm\",\n        \"â€œV8 JavaScript Engine\",\n        \"â€ https://rb.gy/073gv\",\n        \"â€ https://rb.gy/t6kxp\",\n        \"â€œIntel 3D XPoint Memory Die Removed from Intel Optane PCM (Phase Change Memory)\",\n        \"â€œEnergy-Aware Writes to Non-Volatile Main Memory\",\n        \"â€œEfficient Memory Management on Mobile Devices\",\n        \"â€œMonitoring Virtual Memory With vmstat\",\n        \"â€œA Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory\",\n        \"â€œNVM Way Allocation Scheme to Reduce NVM Writes for Hybrid Cache Architecture in Chip-Multiprocessors\",\n        \"â€œSECRET: Smartly Encrypted Energy Efficient Non-Volatile Memories\",\n        \"â€œIntelÂ® Optaneâ„¢ Memory\",\n        \"â€œImproving PCM Endurance with a Constant-Cost Wear Leveling Design\",\n        \"â€œProlonging PCM Lifetime Through Energy-Efficient\",\n        \"â€œIntel Optane Technology Delivers New Levels of Endurance\",\n        \"â€œEnhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling\",\n        \"â€ https://rb.gy/855sx\",\n        \"â€œExamining 3D XPointâ€™s 1\",\n        \"â€œDisk Prices (US)\",\n        \"â€œThe New Linux â€™perfâ€™ Tools\",\n        \"â€œLinux Block IO: Introducing Multi-Queue SSD Access on Multi-Core Systems\",\n        \"â€œFLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives\",\n        \"â€œMQSim: A Framework for Enabling Realistic Studies of Modern Multi-Queue SSD Devices\",\n        \"â€œBlktrace User Guide\",\n        \"â€œKyber MQ I/O Scheduler\",\n        \"â€œMQ Deadline I/O Scheduler\",\n        \"â€œHierarchical Packet Fair Queueing Algorithms\",\n        \"â€œWhen Poll is Better Than Interrupt\",\n        \"â€œI/O Latency Optimization with Polling\",\n        \"â€œLinux Kernel Documentation: Queue sysfs Files\",\n        \"â€œTuning the Performance of Intel Optane SSDs on Linux Operating Systems\",\n        \"â€œWoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive Memories using Programmable Address Decoders\",\n        \"â€œAge-Based PCM Wear Leveling with Nearly Zero Search Cost\",\n        \"â€œEfficient Warranty-Aware Wear Leveling for Embedded Systems with PCM Main Memory\",\n        \"â€œWL-Reviver: A Framework for Reviving any Wear-Leveling Techniques in the Face of Failures on Phase Change Memory\",\n        \"â€œEnhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation\",\n        \"â€œDifferentiated Space Allocation for Wear Leveling on Phase-Change Memory-Based Storage Device\",\n        \"â€œEnergy-and Endurance-Aware Design of Phase Change Memory Caches\",\n        \"â€œApplication-Specific Wear Leveling for Extending Lifetime of Phase Change Memory in Embedded Systems\",\n        \"â€œPractical and Secure PCM Systems by Online Detection of Malicious Write Streams\",\n        \"â€œA Case for Hardware-Based Demand Paging\",\n        \"â€œH-BFQ: Supporting Multi-Level Hierarchical Cgroup in BFQ Scheduler\",\n        \"â€œOS I/O Path Optimizations for Flash Solid-State Drives\",\n        \"S. Swanson et al\",\n        \"â€œFlashShare: Punching Through Server Storage Stack from Kernel to Firmware for Ultra-Low Latency SSDs\",\n        \"â€œTowards Low-Latency I/O Services for Mixed Workloads Using Ultra-Low Latency SSDs\",\n        \"User Space Access to Fast\",\n        \"â€œNVMeDirect: A User-Space I/O Framework for Application-Specific Optimization on NVMe SSDs\",\n        \"â€œIntroducing the Persistent Memory Development Kit\",\n        \"â€œSPDK: A Development Kit to Build High Performance Storage Applications\",\n        \"â€œOpen Memory Platform Development Kit: User Level NVMe Driver\",\n        \"A. Krishnamurthy\",\n        \"â€œA User-Space Storage I/O Framework for NVMe SSDs in Mobile Smart Devices\",\n        \"â€œStrata: A Cross Media File System\",\n        \"â€œEarly Evaluation of Intel Optane Non-Volatile Memory with HPC I/O Workloads\",\n        \"â€œA Case Study of Migrating RocksDB on Intel Optane Persistent Memory\",\n        \"â€œSibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning\",\n        \"â€œSQLite Optimization with Phase Change Memory for Mobile Applications\",\n        \"â€œA Multi-Hashing Index for Hybrid DRAM-NVM Memory Systems\",\n        \"â€œHeMem: Scalable Tiered Memory Management for Big Data Applications and Real NVM\"\n    ],\n    \"reasoning\": \"Selected these 272 references because they represent foundational work and recent advances in Extending Memory Capacity in Consumer Devices with Emerging Non-Volatile Memory: An Experimental Study, providing essential background knowledge and methodological foundations relevant to this research.\"\n}"
    }
  ],
  "format": "chatml"
}