#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x18939a0 .scope module, "threebittb" "threebittb" 2 3;
 .timescale -9 -9;
v0x18bfec0_0 .var "a", 2 0;
v0x18bffa0_0 .var "b", 2 0;
v0x18c0080_0 .net "cout", 0 0, L_0x18c1140;  1 drivers
v0x18c0150_0 .net "sum", 2 0, L_0x18c1200;  1 drivers
L_0x18c1200 .concat8 [ 1 1 1 0], L_0x18c0210, L_0x18c0570, L_0x18c0c40;
L_0x18c12a0 .part v0x18bfec0_0, 0, 1;
L_0x18c13d0 .part v0x18bfec0_0, 1, 1;
L_0x18c1470 .part v0x18bfec0_0, 2, 1;
L_0x18c1510 .part v0x18bffa0_0, 0, 1;
L_0x18c1640 .part v0x18bffa0_0, 1, 1;
L_0x18c1720 .part v0x18bffa0_0, 2, 1;
S_0x1893080 .scope module, "thrbit" "threebit" 2 8, 3 29 0, S_0x18939a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum0"
    .port_info 1 /OUTPUT 1 "sum1"
    .port_info 2 /OUTPUT 1 "sum2"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /INPUT 1 "a0"
    .port_info 5 /INPUT 1 "a1"
    .port_info 6 /INPUT 1 "a2"
    .port_info 7 /INPUT 1 "b0"
    .port_info 8 /INPUT 1 "b1"
    .port_info 9 /INPUT 1 "b2"
v0x18bf3f0_0 .net "a0", 0 0, L_0x18c12a0;  1 drivers
v0x18bf4b0_0 .net "a1", 0 0, L_0x18c13d0;  1 drivers
v0x18bf580_0 .net "a2", 0 0, L_0x18c1470;  1 drivers
v0x18bf680_0 .net "b0", 0 0, L_0x18c1510;  1 drivers
v0x18bf750_0 .net "b1", 0 0, L_0x18c1640;  1 drivers
v0x18bf840_0 .net "b2", 0 0, L_0x18c1720;  1 drivers
v0x18bf910_0 .net "c1", 0 0, L_0x18c03b0;  1 drivers
v0x18bfa00_0 .net "c2", 0 0, L_0x18c0a70;  1 drivers
v0x18bfaf0_0 .net "cout", 0 0, L_0x18c1140;  alias, 1 drivers
v0x18bfc20_0 .net "sum0", 0 0, L_0x18c0210;  1 drivers
v0x18bfcc0_0 .net "sum1", 0 0, L_0x18c0570;  1 drivers
v0x18bfd90_0 .net "sum2", 0 0, L_0x18c0c40;  1 drivers
S_0x1891430 .scope module, "f" "fulladder" 3 33, 3 21 0, S_0x1893080;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18c0440 .functor XOR 1, L_0x18c13d0, L_0x18c1640, C4<0>, C4<0>;
L_0x18c0570 .functor XOR 1, L_0x18c0440, L_0x18c03b0, C4<0>, C4<0>;
L_0x18c0730 .functor AND 1, L_0x18c13d0, L_0x18c1640, C4<1>, C4<1>;
L_0x18c07c0 .functor AND 1, L_0x18c13d0, L_0x18c03b0, C4<1>, C4<1>;
L_0x18c08c0 .functor OR 1, L_0x18c0730, L_0x18c07c0, C4<0>, C4<0>;
L_0x18c0930 .functor AND 1, L_0x18c1640, L_0x18c03b0, C4<1>, C4<1>;
L_0x18c0a70 .functor OR 1, L_0x18c08c0, L_0x18c0930, C4<0>, C4<0>;
v0x18941b0_0 .net *"_s0", 0 0, L_0x18c0440;  1 drivers
v0x18bda90_0 .net *"_s10", 0 0, L_0x18c0930;  1 drivers
v0x18bdb50_0 .net *"_s4", 0 0, L_0x18c0730;  1 drivers
v0x18bdc20_0 .net *"_s6", 0 0, L_0x18c07c0;  1 drivers
v0x18bdce0_0 .net *"_s8", 0 0, L_0x18c08c0;  1 drivers
v0x18bddf0_0 .net "a", 0 0, L_0x18c13d0;  alias, 1 drivers
v0x18bdeb0_0 .net "b", 0 0, L_0x18c1640;  alias, 1 drivers
v0x18bdf70_0 .net "cin", 0 0, L_0x18c03b0;  alias, 1 drivers
v0x18be030_0 .net "cout", 0 0, L_0x18c0a70;  alias, 1 drivers
v0x18be180_0 .net "s", 0 0, L_0x18c0570;  alias, 1 drivers
S_0x18be2e0 .scope module, "f1" "fulladder" 3 34, 3 21 0, S_0x1893080;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18c0b30 .functor XOR 1, L_0x18c1470, L_0x18c1720, C4<0>, C4<0>;
L_0x18c0c40 .functor XOR 1, L_0x18c0b30, L_0x18c0a70, C4<0>, C4<0>;
L_0x18c0e00 .functor AND 1, L_0x18c1470, L_0x18c1720, C4<1>, C4<1>;
L_0x18c0e90 .functor AND 1, L_0x18c1470, L_0x18c0a70, C4<1>, C4<1>;
L_0x18c0f90 .functor OR 1, L_0x18c0e00, L_0x18c0e90, C4<0>, C4<0>;
L_0x18c1000 .functor AND 1, L_0x18c1720, L_0x18c0a70, C4<1>, C4<1>;
L_0x18c1140 .functor OR 1, L_0x18c0f90, L_0x18c1000, C4<0>, C4<0>;
v0x18be500_0 .net *"_s0", 0 0, L_0x18c0b30;  1 drivers
v0x18be5e0_0 .net *"_s10", 0 0, L_0x18c1000;  1 drivers
v0x18be6a0_0 .net *"_s4", 0 0, L_0x18c0e00;  1 drivers
v0x18be770_0 .net *"_s6", 0 0, L_0x18c0e90;  1 drivers
v0x18be830_0 .net *"_s8", 0 0, L_0x18c0f90;  1 drivers
v0x18be940_0 .net "a", 0 0, L_0x18c1470;  alias, 1 drivers
v0x18bea00_0 .net "b", 0 0, L_0x18c1720;  alias, 1 drivers
v0x18beac0_0 .net "cin", 0 0, L_0x18c0a70;  alias, 1 drivers
v0x18beb60_0 .net "cout", 0 0, L_0x18c1140;  alias, 1 drivers
v0x18bec90_0 .net "s", 0 0, L_0x18c0c40;  alias, 1 drivers
S_0x18bee20 .scope module, "h" "half_adder" 3 32, 3 6 0, S_0x1893080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x18c0210 .functor XOR 1, L_0x18c12a0, L_0x18c1510, C4<0>, C4<0>;
L_0x18c03b0 .functor AND 1, L_0x18c12a0, L_0x18c1510, C4<1>, C4<1>;
v0x18bf040_0 .net "a", 0 0, L_0x18c12a0;  alias, 1 drivers
v0x18bf100_0 .net "b", 0 0, L_0x18c1510;  alias, 1 drivers
v0x18bf1c0_0 .net "carry", 0 0, L_0x18c03b0;  alias, 1 drivers
v0x18bf2c0_0 .net "sum", 0 0, L_0x18c0210;  alias, 1 drivers
    .scope S_0x18939a0;
T_0 ;
    %set/v v0x18bfec0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x18939a0;
T_1 ;
    %set/v v0x18bffa0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x18939a0;
T_2 ;
    %vpi_call/w 2 10 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call/w 2 11 "$dumpvars", 2'sb01, S_0x18939a0 {0 0};
    %movi 8, 1, 3;
    %set/v v0x18bfec0_0, 8, 3;
    %set/v v0x18bffa0_0, 0, 3;
    %delay 10, 0;
    %vpi_call/w 2 15 "$display", "a = %d, b = %d, sum = %d, cout = %d", v0x18bfec0_0, v0x18bffa0_0, v0x18c0150_0, v0x18c0080_0 {0 0};
    %movi 8, 3, 3;
    %set/v v0x18bfec0_0, 8, 3;
    %set/v v0x18bffa0_0, 1, 3;
    %delay 10, 0;
    %vpi_call/w 2 19 "$display", "a = %d, b = %d, sum = %d, cout = %d", v0x18bfec0_0, v0x18bffa0_0, v0x18c0150_0, v0x18c0080_0 {0 0};
    %movi 8, 5, 3;
    %set/v v0x18bfec0_0, 8, 3;
    %movi 11, 1, 3;
    %set/v v0x18bffa0_0, 11, 3;
    %delay 10, 0;
    %vpi_call/w 2 23 "$display", "a = %d, b = %d, sum = %d, cout = %d", v0x18bfec0_0, v0x18bffa0_0, v0x18c0150_0, v0x18c0080_0 {0 0};
    %vpi_call/w 2 24 "$finish" {0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
