#Build: Synplify Pro (R) V-2023.09M-3, Build 307R, Jul 25 2024
#install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
#OS: Linux 
#Hostname: jessica-IdeaPad-Slim-3-14IAH8

# Sat Aug  9 14:26:38 2025

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys VHDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd":87:7:87:19|Top entity is set to COREFIR_PF_C0.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'.
VHDL syntax check successful!
@N: CD231 :"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Process completed successfully.
# Sat Aug  9 14:26:39 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Verilog Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v" (library work)
@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected

@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/combiner.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/four_pr.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/modulator.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/counter.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/symmap.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/upsampler.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/my_design/my_design.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/MSS_syn_comps.v" (library work)
@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/MSS_syn_comps.v":798:13:798:25|User defined pragma syn_black_box detected

@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Process completed successfully.
# Sat Aug  9 14:26:39 2025

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v" (library work)
@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected

@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/combiner.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/four_pr.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/modulator.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/counter.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/symmap.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/hdl/upsampler.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/work/my_design/my_design.v" (library work)
@I::"/home/jessica/Desktop/final_final_working/qam_16/component/MSS_syn_comps.v" (library work)
@W: CG100 :"/home/jessica/Desktop/final_final_working/qam_16/component/MSS_syn_comps.v":798:13:798:25|User defined pragma syn_black_box detected

@N|stack limit increased to max
Verilog syntax check successful!
File /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/MSS_syn_comps.v changed - recompiling
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/combiner.v":1:7:1:14|Synthesizing module combiner in library work.
Running optimization stage 1 on combiner .......
Finished optimization stage 1 on combiner (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
@N: CG775 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":66:7:66:46|Component CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC not found in library "work" or "__hyper__lib__", but found in library CORECORDIC_LIB
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":116:7:116:19|Synthesizing module cordic_countS in library CORECORDIC_LIB.

	WIDTH=32'b00000000000000000000000000000100
	DCVALUE=32'b00000000000000000000000000001111
	BUILD_DC=32'b00000000000000000000000000000001
   Generated name = cordic_countS_4s_15s_1s
Running optimization stage 1 on cordic_countS_4s_15s_1s .......
Finished optimization stage 1 on cordic_countS_4s_15s_1s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":451:7:451:27|Synthesizing module cordic_init_kickstart in library CORECORDIC_LIB.
Running optimization stage 1 on cordic_init_kickstart .......
Finished optimization stage 1 on cordic_init_kickstart (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":66:7:66:46|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC in library CORECORDIC_LIB.

	ARCHITECT=32'b00000000000000000000000000000010
	MODE=32'b00000000000000000000000000000011
	DP_OPTION=32'b00000000000000000000000000000000
	DP_WIDTH=32'b00000000000000000000000000010000
	IN_BITS=32'b00000000000000000000000000010000
	OUT_BITS=32'b00000000000000000000000000010000
	ROUND=32'b00000000000000000000000000000001
	ITERATIONS=32'b00000000000000000000000000010000
	COARSE=32'b00000000000000000000000000000001
	WORDSIZE_MAX=32'b00000000000000000000000000110000
	WORDSIZE_MIN=32'b00000000000000000000000000001000
	MODE_VECTOR=1'b0
	LOGITER=32'b00000000000000000000000000000100
	BITS00=32'b00000000000000000000000000010010
	BITS02=32'b00000000000000000000000000100100
	BITS0=32'b00000000000000000000000000010010
	BITS1=32'b00000000000000000000000000010010
	DP_BITS=32'b00000000000000000000000000010010
	EFFECT_OUT_BITS=32'b00000000000000000000000000010000
	IN_REG=32'b00000000000000000000000000000000
	OUT_REG=32'b00000000000000000000000000000000
	USE_RAM=32'b00000000000000000000000000000000
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	DIE_SIZE=32'b00000000000000000000000000010100
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":609:7:609:31|Synthesizing module cordic_coarse_pre_rotator in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000010000
	MODE_VECTOR=1'b0
	COARSE=32'b00000000000000000000000000000001
   Generated name = cordic_coarse_pre_rotator_16s_0_1s
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":73:7:73:25|Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000001
   Generated name = cordic_kitDelay_reg_16s_1s
Running optimization stage 1 on cordic_kitDelay_reg_16s_1s .......
Finished optimization stage 1 on cordic_kitDelay_reg_16s_1s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":33:7:33:29|Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000000001
   Generated name = cordic_kitDelay_bit_reg_1s
Running optimization stage 1 on cordic_kitDelay_bit_reg_1s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_1s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":73:7:73:25|Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000001
   Generated name = cordic_kitDelay_reg_2s_1s
Running optimization stage 1 on cordic_kitDelay_reg_2s_1s .......
Finished optimization stage 1 on cordic_kitDelay_reg_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
Running optimization stage 1 on cordic_coarse_pre_rotator_16s_0_1s .......
Finished optimization stage 1 on cordic_coarse_pre_rotator_16s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":73:7:73:25|Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000010010
   Generated name = cordic_kitDelay_reg_2s_18s
Running optimization stage 1 on cordic_kitDelay_reg_2s_18s .......
Finished optimization stage 1 on cordic_kitDelay_reg_2s_18s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":787:7:787:20|Synthesizing module cordic_signExt in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000010000
	OUTWIDTH=32'b00000000000000000000000000010010
	UNSIGNED=32'b00000000000000000000000000000000
	DROP_MSB=32'b00000000000000000000000000000000
   Generated name = cordic_signExt_16s_18_0s_0s
Running optimization stage 1 on cordic_signExt_16s_18_0s_0s .......
Finished optimization stage 1 on cordic_signExt_16s_18_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":507:7:507:26|Synthesizing module cordic_dp_bits_trans in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000010000
	DP_BITS=32'b00000000000000000000000000010010
   Generated name = cordic_dp_bits_trans_16s_18
Running optimization stage 1 on cordic_dp_bits_trans_16s_18 .......
Finished optimization stage 1 on cordic_dp_bits_trans_16s_18 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":33:7:33:29|Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000010000
   Generated name = cordic_kitDelay_bit_reg_16s
Running optimization stage 1 on cordic_kitDelay_bit_reg_16s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":33:7:33:55|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000010000
	DP_BITS=32'b00000000000000000000000000010010
	ITERATIONS=32'b00000000000000000000000000010000
	LOGITER=32'b00000000000000000000000000000100
	MODE_VECTOR=1'b0
	MODE=32'b00000000000000000000000000000011
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000000
   Generated name = cordic_par_calc_0_18_4_0s
Running optimization stage 1 on cordic_par_calc_0_18_4_0s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_0s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000000
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000001
   Generated name = cordic_par_calc_0_18_4_1s
Running optimization stage 1 on cordic_par_calc_0_18_4_1s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_1s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000001
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000010
   Generated name = cordic_par_calc_0_18_4_2s
Running optimization stage 1 on cordic_par_calc_0_18_4_2s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_2s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000010
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000011
   Generated name = cordic_par_calc_0_18_4_3s
Running optimization stage 1 on cordic_par_calc_0_18_4_3s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_3s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000011
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000100
   Generated name = cordic_par_calc_0_18_4_4s
Running optimization stage 1 on cordic_par_calc_0_18_4_4s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_4s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000100
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000101
   Generated name = cordic_par_calc_0_18_4_5s
Running optimization stage 1 on cordic_par_calc_0_18_4_5s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_5s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000101
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000110
   Generated name = cordic_par_calc_0_18_4_6s
Running optimization stage 1 on cordic_par_calc_0_18_4_6s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_6s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000110
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000111
   Generated name = cordic_par_calc_0_18_4_7s
Running optimization stage 1 on cordic_par_calc_0_18_4_7s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_7s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000111
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001000
   Generated name = cordic_par_calc_0_18_4_8s
Running optimization stage 1 on cordic_par_calc_0_18_4_8s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_8s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001000
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001001
   Generated name = cordic_par_calc_0_18_4_9s
Running optimization stage 1 on cordic_par_calc_0_18_4_9s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_9s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001001
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001010
   Generated name = cordic_par_calc_0_18_4_10s
Running optimization stage 1 on cordic_par_calc_0_18_4_10s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_10s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001010
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001011
   Generated name = cordic_par_calc_0_18_4_11s
Running optimization stage 1 on cordic_par_calc_0_18_4_11s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_11s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001011
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001100
   Generated name = cordic_par_calc_0_18_4_12s
Running optimization stage 1 on cordic_par_calc_0_18_4_12s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_12s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001100
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001101
   Generated name = cordic_par_calc_0_18_4_13s
Running optimization stage 1 on cordic_par_calc_0_18_4_13s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_13s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001101
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001110
   Generated name = cordic_par_calc_0_18_4_14s
Running optimization stage 1 on cordic_par_calc_0_18_4_14s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_14s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001110
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001111
   Generated name = cordic_par_calc_0_18_4_15s
Running optimization stage 1 on cordic_par_calc_0_18_4_15s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_15s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001111
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":365:7:365:24|Synthesizing module cordic_kitRoundTop in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000010010
	OUTWIDTH=32'b00000000000000000000000000010000
	ROUND=32'b00000000000000000000000000000001
	VALID_BIT=32'b00000000000000000000000000000001
   Generated name = cordic_kitRoundTop_18_16_1s_1s
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":73:7:73:25|Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000001
   Generated name = cordic_kitDelay_reg_16_1s
Running optimization stage 1 on cordic_kitDelay_reg_16_1s .......
Finished optimization stage 1 on cordic_kitDelay_reg_16_1s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":307:7:307:23|Synthesizing module cordic_kitRndEven in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000010010
	OUTWIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_kitRndEven_18_16
Running optimization stage 1 on cordic_kitRndEven_18_16 .......
Finished optimization stage 1 on cordic_kitRndEven_18_16 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":33:7:33:29|Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000000010
   Generated name = cordic_kitDelay_bit_reg_2s
Running optimization stage 1 on cordic_kitDelay_bit_reg_2s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_2s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@W: CG360 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":378:22:378:27|Removing wire outp_w, as there is no assignment to it.
Running optimization stage 1 on cordic_kitRoundTop_18_16_1s_1s .......
Finished optimization stage 1 on cordic_kitRoundTop_18_16_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":365:7:365:24|Synthesizing module cordic_kitRoundTop in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000010010
	OUTWIDTH=32'b00000000000000000000000000010000
	ROUND=32'b00000000000000000000000000000001
	VALID_BIT=32'b00000000000000000000000000000000
   Generated name = cordic_kitRoundTop_18_16_1s_0s
Running optimization stage 1 on cordic_kitRoundTop_18_16_1s_0s .......
@W: CL318 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":375:9:375:14|*Output valido has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on cordic_kitRoundTop_18_16_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":710:7:710:32|Synthesizing module cordic_coarse_post_rotator in library CORECORDIC_LIB.

	BITS=32'b00000000000000000000000000010000
	MODE_VECTOR=1'b0
	COARSE=32'b00000000000000000000000000000001
   Generated name = cordic_coarse_post_rotator_16_0_1s
@W: CG360 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":725:7:725:19|Removing wire coarse_flag_w, as there is no assignment to it.
Running optimization stage 1 on cordic_coarse_post_rotator_16_0_1s .......
Finished optimization stage 1 on cordic_coarse_post_rotator_16_0_1s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":98:7:98:46|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000010000
	OUT_BITS=32'b00000000000000000000000000010000
	ITERATIONS=32'b00000000000000000000000000010000
	MODE_VECTOR=1'b0
	MODE=32'b00000000000000000000000000000011
	DP_OPTION=32'b00000000000000000000000000000000
	DP_BITS=32'b00000000000000000000000000010010
	EFFECT_OUT_BITS=32'b00000000000000000000000000010000
	ROUND=32'b00000000000000000000000000000001
	COARSE=32'b00000000000000000000000000000001
	IN_REG=32'b00000000000000000000000000000000
	OUT_REG=32'b00000000000000000000000000000000
	WORDSIZE_MAX=32'b00000000000000000000000000110000
	WORDSIZE_MIN=32'b00000000000000000000000000001000
	LOGITER=32'b00000000000000000000000000000100
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0
@W: CG781 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":189:11:189:11|Input validi on instance roundy_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":194:11:194:11|Input validi on instance rounda_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":128:21:128:30|Removing wire iter_count, as there is no assignment to it.
@W: CG360 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":129:21:129:28|Removing wire romAngle, as there is no assignment to it.
@W: CG360 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":132:7:132:18|Removing wire ld_data2calc, as there is no assignment to it.
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v":30:7:30:19|Synthesizing module CORECORDIC_C0 in library work.
Running optimization stage 1 on CORECORDIC_C0 .......
Finished optimization stage 1 on CORECORDIC_C0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/four_pr.v":1:7:1:13|Synthesizing module four_pr in library work.
Running optimization stage 1 on four_pr .......
Finished optimization stage 1 on four_pr (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/modulator.v":1:7:1:15|Synthesizing module modulator in library work.
Running optimization stage 1 on modulator .......
Finished optimization stage 1 on modulator (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/counter.v":1:7:1:19|Synthesizing module phase_counter in library work.
Running optimization stage 1 on phase_counter .......
Finished optimization stage 1 on phase_counter (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/symmap.v":1:7:1:12|Synthesizing module symmap in library work.
Running optimization stage 1 on symmap .......
Finished optimization stage 1 on symmap (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/upsampler.v":1:7:1:15|Synthesizing module upsampler in library work.
Running optimization stage 1 on upsampler .......
Finished optimization stage 1 on upsampler (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/my_design/my_design.v":9:7:9:15|Synthesizing module my_design in library work.
@N: CG794 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/my_design/my_design.v":121:14:121:28|Using module COREFIR_PF_C0 from library work
Running optimization stage 1 on my_design .......
Finished optimization stage 1 on my_design (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on my_design .......
Finished optimization stage 2 on my_design (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on upsampler .......
Finished optimization stage 2 on upsampler (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on symmap .......
Finished optimization stage 2 on symmap (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on phase_counter .......
Finished optimization stage 2 on phase_counter (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on modulator .......
Finished optimization stage 2 on modulator (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on four_pr .......
Finished optimization stage 2 on four_pr (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on CORECORDIC_C0 .......
Finished optimization stage 2 on CORECORDIC_C0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on cordic_coarse_post_rotator_16_0_1s .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":718:27:718:28|Input au is unused.
Finished optimization stage 2 on cordic_coarse_post_rotator_16_0_1s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on cordic_kitRoundTop_18_16_1s_0s .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":373:25:373:30|Input validi is unused.
Finished optimization stage 2 on cordic_kitRoundTop_18_16_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_2s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_2s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on cordic_kitRndEven_18_16 .......
Finished optimization stage 2 on cordic_kitRndEven_18_16 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on cordic_kitDelay_reg_16_1s .......
Finished optimization stage 2 on cordic_kitDelay_reg_16_1s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on cordic_kitRoundTop_18_16_1s_1s .......
Finished optimization stage 2 on cordic_kitRoundTop_18_16_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_15s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_15s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_14s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_14s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_13s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_13s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_12s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_12s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_11s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_11s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_10s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_10s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_9s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_9s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_8s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_8s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_7s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_7s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_6s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_6s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_5s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_5s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_4s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_4s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_3s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_3s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_2s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_2s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_1s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_1s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_0s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_0s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_16s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_dp_bits_trans_16s_18 .......
Finished optimization stage 2 on cordic_dp_bits_trans_16s_18 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_signExt_16s_18_0s_0s .......
Finished optimization stage 2 on cordic_signExt_16s_18_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_kitDelay_reg_2s_18s .......
Finished optimization stage 2 on cordic_kitDelay_reg_2s_18s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_kitDelay_reg_2s_1s .......
Finished optimization stage 2 on cordic_kitDelay_reg_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_1s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_1s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_kitDelay_reg_16s_1s .......
Finished optimization stage 2 on cordic_kitDelay_reg_16s_1s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_coarse_pre_rotator_16s_0_1s .......
Finished optimization stage 2 on cordic_coarse_pre_rotator_16s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":116:23:116:27|Input DIN_X is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":116:30:116:34|Input DIN_Y is unused.
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_init_kickstart .......
Finished optimization stage 2 on cordic_init_kickstart (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on cordic_countS_4s_15s_1s .......
Finished optimization stage 2 on cordic_countS_4s_15s_1s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on combiner .......
Finished optimization stage 2 on combiner (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)


Process completed successfully.
# Sat Aug  9 14:26:39 2025

###########################################################]
###########################################################[
@N|stack limit increased to max
@N:"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd":87:7:87:19|Top entity is set to COREFIR_PF_C0.
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd changed - recompiling
File /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'.
VHDL syntax check successful!
@N: CD231 :"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd":87:7:87:19|Synthesizing work.corefir_pf_c0.rtl.
@W: CD276 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":68:4:68:15|Map for port coef_on_slot of component corefir_pf_c0_corefir_pf_c0_0_corefir_pf not found
@W: CD730 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd":209:0:209:14|Component declaration has 30 ports but entity declares 31 ports
@W: CD326 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd":209:0:209:14|Port coef_on_slot of entity corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":20:7:20:46|Synthesizing corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":142:9:142:14|Signal readyi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":145:9:145:17|Signal datai_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":146:9:146:17|Signal coefi_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":147:9:147:20|Signal coef_sel_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":148:9:148:23|Signal datai_valid_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":149:9:149:23|Signal coefi_valid_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":149:25:149:36|Signal coef_ref_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":150:9:150:19|Signal coef_on_act is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd":33:7:33:47|Synthesizing corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5.rtl.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":55:7:55:21|Synthesizing corefir_pf_lib.enum_fir_adv_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":231:9:231:26|Signal row_taps_array_dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":232:9:232:17|Signal cin_w_dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":235:9:235:11|Signal p_w_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":237:9:237:17|Signal ddly_symm_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":238:9:238:22|Signal ddly_forw_test is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":239:9:239:22|Signal ddly_symm_test is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":244:9:244:26|Signal coef_on_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":245:9:245:30|Signal coefi_valid_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":247:9:247:17|Signal coefi_dly is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":471:7:471:25|Synthesizing corefir_pf_lib.enum_g5_latency_adv.rtl.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":297:7:297:20|Synthesizing corefir_pf_lib.enum_kitcounts.rtl.
Post processing for corefir_pf_lib.enum_kitcounts.rtl
Running optimization stage 1 on enum_kitCountS .......
Finished optimization stage 1 on enum_kitCountS (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":42:7:42:27|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":386:7:386:18|Synthesizing corefir_pf_lib.enum_kitedge.rtl.
Post processing for corefir_pf_lib.enum_kitedge.rtl
Running optimization stage 1 on enum_kitEdge .......
Finished optimization stage 1 on enum_kitEdge (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":42:7:42:27|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Post processing for corefir_pf_lib.enum_g5_latency_adv.rtl
Running optimization stage 1 on enum_g5_latency_adv .......
Finished optimization stage 1 on enum_g5_latency_adv (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":35:7:35:26|Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":78:9:78:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":79:9:79:17|Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 0 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 1 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 2 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 3 of signal dout is floating -- simulation mismatch possible.
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":35:7:35:26|Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":78:9:78:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":79:9:79:17|Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":91:7:91:23|Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":39:7:39:17|Synthesizing corefir_pf_lib.enum_row_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":166:9:166:23|Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":91:7:91:23|Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":153:7:153:32|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg_attr .......
Finished optimization stage 1 on enum_kitDelay_bit_reg_attr (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":153:7:153:32|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg_attr .......
Finished optimization stage 1 on enum_kitDelay_bit_reg_attr (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":37:7:37:21|Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":367:7:367:28|Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Signal data_w_5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Signal coef_w_5 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Running optimization stage 1 on MACC_PA_BC_ROM .......
Finished optimization stage 1 on MACC_PA_BC_ROM (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Synthesizing corefir_pf_lib.debug_init.rtl.
@W: CD286 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Creating black box for empty architecture debug_INIT 
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 0 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 1 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 2 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 3 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 4 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 5 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 6 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 7 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 8 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 9 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 10 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 11 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 0 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 1 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 2 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 3 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 4 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 5 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 6 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 7 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 8 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 9 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 10 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 11 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 0 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 1 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 2 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 3 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 4 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 5 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 6 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 7 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 8 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 9 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 10 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 11 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log /home/jessica/Desktop/final_final_working/qam_16/synthesis/synlog/my_design_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 0 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 1 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 2 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 3 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 4 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 5 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 6 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 7 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 8 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 9 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 10 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 11 of signal coefo_w is floating -- simulation mismatch possible.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 0 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 1 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 2 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 3 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 4 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 5 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 6 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 7 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 8 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 9 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 10 of signal coefo_w is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Bit 11 of signal coefo_w is floating -- simulation mismatch possible.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Synthesizing corefir_pf_lib.debug_init.rtl.
@W: CD286 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Creating black box for empty architecture debug_INIT 
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 0 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 1 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 2 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 3 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 4 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 5 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 6 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 7 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 8 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 9 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 10 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 11 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 12 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 13 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 14 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 15 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 16 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 17 of signal data_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 0 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 1 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 2 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 3 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 4 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 5 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 6 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 7 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 8 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 9 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 10 of signal coef_w_5 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 11 of signal coef_w_5 is floating -- simulation mismatch possible.
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Bit 0 of signal turnback is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Bit 1 of signal turnback is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Bit 2 of signal turnback is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Bit 3 of signal turnback is floating -- simulation mismatch possible.
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":166:9:166:23|Bit 0 of signal symm_datai_syst is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":166:9:166:23|Bit 1 of signal symm_datai_syst is floating -- simulation mismatch possible.

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log /home/jessica/Desktop/final_final_working/qam_16/synthesis/synlog/my_design_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":39:7:39:17|Synthesizing corefir_pf_lib.enum_row_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":166:9:166:23|Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":37:7:37:21|Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":367:7:367:28|Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Synthesizing corefir_pf_lib.debug_init.rtl.
@W: CD286 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Creating black box for empty architecture debug_INIT 
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":46:7:46:17|Synthesizing corefir_pf_lib.enum_pad_g5.rtl.
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":91:7:91:23|Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":42:7:42:27|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_pad_g5.rtl
Running optimization stage 1 on enum_pad_g5 .......
@W: CL240 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":73:4:73:24|Signal coefi_valid_minus_row is floating; a simulation mismatch is possible.
Finished optimization stage 1 on enum_pad_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N: CD630 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":42:7:42:27|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_fir_adv_g5.rtl
Running optimization stage 1 on enum_fir_adv_g5 .......
Finished optimization stage 1 on enum_fir_adv_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5.rtl
Running optimization stage 1 on COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5 .......
Finished optimization stage 1 on COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf.rtl
Running optimization stage 1 on COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF .......
@W: CL240 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":86:1:86:21|Signal AXI4_M_CONFIGO_TVALID is floating; a simulation mismatch is possible.
@W: CL240 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":83:1:83:21|Signal AXI4_S_CONFIGI_TREADY is floating; a simulation mismatch is possible.
@W: CL240 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":79:1:79:19|Signal AXI4_S_COEFI_TREADY is floating; a simulation mismatch is possible.
@W: CL240 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":74:1:74:19|Signal AXI4_M_DATAO_TVALID is floating; a simulation mismatch is possible.
@W: CL240 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":71:1:71:19|Signal AXI4_S_DATAI_TREADY is floating; a simulation mismatch is possible.
Finished optimization stage 1 on COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for work.corefir_pf_c0.rtl
Running optimization stage 1 on COREFIR_PF_C0 .......
Finished optimization stage 1 on COREFIR_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_5 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_2 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_reg_4_7 .......
@N: CL135 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Found sequential shift delayLine with address depth of 7 words and data bit width of 4.
Finished optimization stage 2 on enum_kitDelay_reg_4_7 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_pad_g5_3_2_2_0_0_0_12_0_4 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":66:4:66:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":72:4:72:14|Input coefi_valid is unused.
Finished optimization stage 2 on enum_pad_g5_3_2_2_0_0_0_12_0_4 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on debug_INIT_96 .......
Finished optimization stage 2 on debug_INIT_96 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_10layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_10layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_5layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_5layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_9layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_9layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_6layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_6layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_8layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_8layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_7layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_7layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_7layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_7layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_8layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_8layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_6layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_6layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_9layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_9layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_5layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_5layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_10layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_10layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":75:4:75:26|Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_row_g5_work_corefir_pf_c0_rtl_0layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":76:4:76:22|Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on debug_INIT_80 .......
Finished optimization stage 2 on debug_INIT_80 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_4layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_4layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_0layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_3layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_3layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_1layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_2layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_2layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_1layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_3layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_3layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on debug_INIT_16 .......
Finished optimization stage 2 on debug_INIT_16 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM .......
Finished optimization stage 2 on MACC_PA_BC_ROM (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_0layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_4layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_4layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":75:4:75:26|Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_attr_3 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_attr_3 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_attr_2 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_attr_2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_reg_48_2 .......
Finished optimization stage 2 on enum_kitDelay_reg_48_2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_row_g5_work_corefir_pf_c0_rtl_1layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":76:4:76:22|Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_reg_4_11 .......
@N: CL135 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Found sequential shift delayLine with address depth of 11 words and data bit width of 4.
Finished optimization stage 2 on enum_kitDelay_reg_4_11 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_dly_line_18x192_4_11_1_0 .......
Finished optimization stage 2 on enum_dly_line_18x192_4_11_1_0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_dly_line_18x192_4_0_0_0 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":42:4:42:8|Input nGrst is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":43:4:43:6|Input rst is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":44:4:44:6|Input clk is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":45:4:45:12|Input din_valid is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":46:4:46:6|Input din is unused.
Finished optimization stage 2 on enum_dly_line_18x192_4_0_0_0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_3 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_3 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitEdge_1 .......
Finished optimization stage 2 on enum_kitEdge_1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_7 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_7 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitCountS_5_10_1 .......
Finished optimization stage 2 on enum_kitCountS_5_10_1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_g5_latency_adv_11_2_3_2_2_2_6 .......
Finished optimization stage 2 on enum_g5_latency_adv_11_2_3_2_2_2_6 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1 .......
Finished optimization stage 2 on enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2 .......
Finished optimization stage 2 on COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1 .......
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":64:4:64:11|Input COEF_REF is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":67:4:67:7|Input RCLK is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":70:1:70:19|Input AXI4_S_DATAI_TVALID is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":72:1:72:13|Input AXI4_S_TDATAI is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":75:1:75:19|Input AXI4_M_DATAO_TREADY is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":78:1:78:19|Input AXI4_S_COEFI_TVALID is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":80:1:80:12|Input AXI4_S_COEFI is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":82:1:82:21|Input AXI4_S_CONFIGI_TVALID is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":84:1:84:14|Input AXI4_S_CONFIGI is unused.
@N: CL159 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":87:1:87:21|Input AXI4_M_CONFIGO_TREADY is unused.
Finished optimization stage 2 on COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on COREFIR_PF_C0 .......
Finished optimization stage 2 on COREFIR_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/layer1.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 200MB peak: 200MB)


Process completed successfully.
# Sat Aug  9 14:26:39 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:38:07, @5544113

@N|Running in 64-bit mode
File /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/layer0.srs changed - recompiling
File /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/layer1.srs changed - recompiling
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Unbound component debug_INIT_96 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Unbound component debug_INIT_96 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Unbound component debug_INIT_80 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Unbound component debug_INIT_80 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/my_design_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 205MB peak: 205MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  9 14:26:40 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/my_design_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 37MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  9 14:26:40 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:38:07, @5544113

@N|Running in 64-bit mode
File /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/my_design_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 213MB peak: 213MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  9 14:26:41 2025

###########################################################]
Premap Report

# Sat Aug  9 14:26:41 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202309actp1, Build 008R, Built Jul 25 2024 09:00:52, @5544113


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 517MB peak: 518MB)

Reading constraint file: /home/jessica/Desktop/final_final_working/qam_16/designer/my_design/synthesis.fdc
@L: /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design_scck.rpt 
See clock summary report "/home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design_scck.rpt"
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 535MB peak: 536MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 535MB peak: 536MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 537MB peak: 537MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 539MB peak: 539MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_5layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_9layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_6layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_8layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_7layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_10layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_2layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_3layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_4layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.
NConnInternalConnection caching is on
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":467:2:467:7|User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. 
@N: FX1171 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/four_pr.v":9:0:9:5|Found instance four_pr_0.q[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/upsampler.v":11:4:11:9|User-specified initial value defined for instance upsampler_0.count[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0:4] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_1.delayLine[0:1] is being ignored due to limitations in architecture. 
@W: FX1183 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value set for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[0:2] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_1[47:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_0[47:0] is being ignored due to limitations in architecture. 
@W: FX1183 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value set for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.1.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0:2] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.shift_reg_1.delayLine[0:6] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 597MB peak: 597MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 597MB peak: 597MB)

@N: MO111 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":375:9:375:14|Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":375:9:375:14|Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) has its enable tied to GND.
@W: MO129 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":467:2:467:7|Sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":50:6:50:11|Sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.pre_rotat_0.coarse_regs.dly_0.genblk1.delayLine[0] is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 597MB peak: 597MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 597MB peak: 597MB)

@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":460:59:460:67|Removing instance counter_0 (in view: CORECORDIC_LIB.cordic_init_kickstart(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":653:59:653:72|Removing instance coarse_regs\.preCoarseReg_y (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":649:59:649:72|Removing instance coarse_regs\.preCoarseReg_x (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":662:42:662:46|Removing instance coarse_regs\.dly_0 (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":525:20:525:31|Removing instance sign_ext_x_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":530:20:530:31|Removing instance sign_ext_y_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":535:20:535:31|Removing instance sign_ext_a_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[3\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[15\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[13\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[11\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[1\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[9\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[10\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[8\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[6\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[12\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[4\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[5\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[2\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[14\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[7\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[0\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":89:49:89:53|Removing instance dly_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":434:42:434:53|Removing instance create_valid_bit\.valid_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":751:56:751:69|Removing instance coarse_regs\.preCoarseReg_a (in view: CORECORDIC_LIB.cordic_coarse_post_rotator_16_0_1s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":756:42:756:46|Removing instance coarse_regs\.dly_0 (in view: CORECORDIC_LIB.cordic_coarse_post_rotator_16_0_1s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":191:55:191:62|Removing instance rounda_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":154:40:154:53|Removing instance trans_inp2dp_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":126:6:126:16|Removing instance kickstart_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":144:4:144:19|Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_12_0_4_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":420:2:420:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":357:2:357:14|Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":455:4:455:12|Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":420:2:420:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":404:2:404:12|Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":421:4:421:14|Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":144:4:144:19|Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_12_0_4_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":420:2:420:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":357:2:357:14|Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":455:4:455:12|Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":420:2:420:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":404:2:404:12|Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":421:4:421:14|Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":426:46:426:57|Removing instance converg_round\.kitRndEven_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":346:58:346:70|Removing instance result_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[17:0] (in view: CORECORDIC_LIB.cordic_par_calc_0_18_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":395:2:395:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":395:2:395:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_1layer1_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":395:2:395:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":395:2:395:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_1layer1_1(rtl)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":91:6:91:11|Removing sequential instance genblk1\.delayLine\[0\][15:0] (in view: CORECORDIC_LIB.cordic_kitDelay_reg_16_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":332:40:332:54|Removing instance roundBit_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":339:58:339:67|Removing instance inp_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":50:6:50:11|Removing sequential instance genblk1\.delayLine\[0\] (in view: CORECORDIC_LIB.cordic_kitDelay_bit_reg_1s_1_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":91:6:91:11|Removing sequential instance genblk1\.delayLine\[0\][15:0] (in view: CORECORDIC_LIB.cordic_kitDelay_reg_16_1s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_3_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_5_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_4_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_3_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_5_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_4_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: FP130 |Promoting Net clk on CLKINT  I_1 
@N: FX1184 |Applying syn_allowed_resources blockrams=84,dsps=68 on top level netlist my_design 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 599MB peak: 599MB)



Clock Summary
******************

          Start             Requested     Requested     Clock        Clock               Clock
Level     Clock             Frequency     Period        Type         Group               Load 
----------------------------------------------------------------------------------------------
0 -       System            100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                              
0 -       my_design|clk     100.0 MHz     10.000        inferred     (multiple)          1607 
==============================================================================================



Clock Load Summary
***********************

                  Clock     Source        Clock Pin                                                                                          Non-clock Pin     Non-clock Pin
Clock             Load      Pin           Seq Example                                                                                        Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System            0         -             -                                                                                                  -                 -            
                                                                                                                                                                            
my_design|clk     1607      clk(port)     COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.init_rst.C     -                 I_1.A(CLKINT)
============================================================================================================================================================================

@W: MT530 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/combiner.v":9:4:9:9|Found inferred clock my_design|clk which controls 1607 sequential elements including combiner_0.combined_output[64:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 602MB peak: 602MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 602MB peak: 602MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 602MB peak: 602MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 602MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug  9 14:26:42 2025

###########################################################]
Map & Optimize Report

# Sat Aug  9 14:26:42 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309actp1, Build 008R, Built Jul 25 2024 09:00:52, @5544113


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 521MB peak: 521MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 575MB peak: 575MB)

@N: MO111 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":375:9:375:14|Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/counter.v":8:4:8:9|Removing sequential instance phase_counter_0.phase_angle_0[15:0] because it is equivalent to instance phase_counter_0.phase_angle[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 586MB peak: 586MB)

@N: MO231 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/counter.v":8:4:8:9|Found counter in view:work.my_design(verilog) instance phase_counter_0.phase_angle[15:0] 
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/upsampler.v":11:4:11:9|Removing instance upsampler_0.qup_mod[0] because it is equivalent to instance upsampler_0.iup_mod[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[9] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[6] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[17] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[16] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[15] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[13] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[12] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[8] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[7] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[5] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[4] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[14] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[11] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[10] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF135 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|RAM COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[3:0] is 16 words by 4 bits.
@W: FX107 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|RAM non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[3:0] (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":314:4:314:5|Found counter in view:COREFIR_PF_LIB.enum_g5_latency_adv_11_2_3_2_2_2_6(rtl) instance syst_counter_0.count[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 586MB peak: 586MB)

@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[1] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[2] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":400:4:400:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop1 because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":400:4:400:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop2 because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 586MB peak: 586MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[4] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":536:4:536:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.init_rst because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.init_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/modulator.v":23:27:23:44|Multiplier modulator_0.modulated_q_2[63:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: FF150 :"/home/jessica/Desktop/final_final_working/qam_16/hdl/modulator.v":22:27:22:46|Multiplier modulator_0.modulated_i_2[63:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.an[1] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.an[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[4\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[5\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[3\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[2\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[6\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 602MB peak: 602MB)

@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.xn[17] (in view: work.my_design(verilog)) because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.xn[16] (in view: work.my_design(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.yn[17] (in view: work.my_design(verilog)) because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.yn[16] (in view: work.my_design(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 603MB peak: 603MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 603MB peak: 603MB)

@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[2].par_calc_0.an[1] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.yn[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.yn[0] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.xn[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[7].par_calc_0.an[0] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.xn[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[8].par_calc_0.an[0] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[3].par_calc_0.an[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[9].par_calc_0.an[0] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[4].par_calc_0.an[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[5].par_calc_0.an[1] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[10].par_calc_0.an[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 603MB peak: 603MB)

@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.xn[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[3\]\.par_calc_0.an[1] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[4\]\.par_calc_0.an[1] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[11\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[10\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[12\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[6\]\.par_calc_0.an[1] (in view: work.my_design(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 603MB peak: 603MB)

@N: BN362 :"/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[13\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 605MB peak: 605MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     5.73ns		1241 /      1379

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 606MB peak: 606MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 609MB peak: 609MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 610MB peak: 610MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 610MB peak: 610MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 610MB peak: 610MB)

Writing Analyst data base /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/my_design_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 610MB peak: 610MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 610MB peak: 610MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 610MB peak: 610MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 610MB peak: 610MB)

@W: MT420 |Found inferred clock my_design|clk with period 10.00ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Aug  9 14:26:46 2025
#


Top view:               my_design
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/jessica/Desktop/final_final_working/qam_16/designer/my_design/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 5.434

                   Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group     
------------------------------------------------------------------------------------------------------------
my_design|clk      100.0 MHz     219.0 MHz     10.000        4.566         5.434     inferred     (multiple)
============================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
my_design|clk  my_design|clk  |  10.000      5.434  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: my_design|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                             Arrival          
Instance                     Reference         Type        Pin          Net                       Time        Slack
                             Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------
modulator_0.WideMult_0_0     my_design|clk     MACC_PA     CDOUT[0]     WideMult_1_0_cas[0]       0.387       5.434
modulator_0.WideMult_0_0     my_design|clk     MACC_PA     CDOUT[1]     WideMult_1_0_cas[1]       0.387       5.442
modulator_0.WideMult_0_0     my_design|clk     MACC_PA     CDOUT[2]     WideMult_1_0_cas[2]       0.387       5.450
modulator_0.WideMult_0_0     my_design|clk     MACC_PA     CDOUT[3]     WideMult_1_0_cas[3]       0.387       5.458
modulator_0.WideMult_0_0     my_design|clk     MACC_PA     CDOUT[4]     WideMult_1_0_cas[4]       0.387       5.466
modulator_0.WideMult_0_0     my_design|clk     MACC_PA     CDOUT[5]     WideMult_1_0_cas[5]       0.387       5.474
modulator_0.WideMult_0       my_design|clk     MACC_PA     CDOUT[0]     WideMult_1_0_cas_0[0]     0.387       5.477
modulator_0.WideMult_0_0     my_design|clk     MACC_PA     CDOUT[6]     WideMult_1_0_cas[6]       0.387       5.482
modulator_0.WideMult_0       my_design|clk     MACC_PA     CDOUT[1]     WideMult_1_0_cas_0[1]     0.387       5.485
modulator_0.WideMult_0_0     my_design|clk     MACC_PA     CDOUT[7]     WideMult_1_0_cas[7]       0.387       5.490
===================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                       Required          
Instance                           Reference         Type     Pin     Net                         Time         Slack
                                   Clock                                                                            
--------------------------------------------------------------------------------------------------------------------
combiner_0.combined_output[64]     my_design|clk     SLE      D       un2_combined_output[64]     10.000       5.434
combiner_0.combined_output[63]     my_design|clk     SLE      D       un2_combined_output[63]     10.000       5.442
combiner_0.combined_output[62]     my_design|clk     SLE      D       un2_combined_output[62]     10.000       5.450
combiner_0.combined_output[61]     my_design|clk     SLE      D       un2_combined_output[61]     10.000       5.458
combiner_0.combined_output[60]     my_design|clk     SLE      D       un2_combined_output[60]     10.000       5.466
combiner_0.combined_output[59]     my_design|clk     SLE      D       un2_combined_output[59]     10.000       5.474
combiner_0.combined_output[58]     my_design|clk     SLE      D       un2_combined_output[58]     10.000       5.482
combiner_0.combined_output[57]     my_design|clk     SLE      D       un2_combined_output[57]     10.000       5.490
combiner_0.combined_output[56]     my_design|clk     SLE      D       un2_combined_output[56]     10.000       5.498
combiner_0.combined_output[55]     my_design|clk     SLE      D       un2_combined_output[55]     10.000       5.506
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     5.434

    Number of logic level(s):                33
    Starting point:                          modulator_0.WideMult_0_0 / CDOUT[0]
    Ending point:                            combiner_0.combined_output[64] / D
    The start point is clocked by            my_design|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            my_design|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                          Pin          Pin               Arrival     No. of    
Name                                        Type        Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
modulator_0.WideMult_0_0                    MACC_PA     CDOUT[0]     Out     0.387     0.387 f     -         
WideMult_1_0_cas[0]                         Net         -            -       0.612     -           1         
modulator_0.WideMult_1_0                    MACC_PA     CDIN[0]      In      -         0.999 f     -         
modulator_0.WideMult_1_0                    MACC_PA     CDOUT[0]     Out     1.859     2.858 r     -         
WideMult_2_0_cas[0]                         Net         -            -       0.612     -           1         
modulator_0.WideMult_2_0                    MACC_PA     CDIN[0]      In      -         3.470 r     -         
modulator_0.WideMult_2_0                    MACC_PA     P[0]         Out     0.000     3.470 r     -         
modulated_q_2_0[34]                         Net         -            -       0.118     -           1         
combiner_0.un2_combined_output_0_cry_34     ARI1        B            In      -         3.588 r     -         
combiner_0.un2_combined_output_0_cry_34     ARI1        FCO          Out     0.328     3.916 r     -         
un2_combined_output_0_cry_34                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_35     ARI1        FCI          In      -         3.916 r     -         
combiner_0.un2_combined_output_0_cry_35     ARI1        FCO          Out     0.008     3.924 r     -         
un2_combined_output_0_cry_35                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_36     ARI1        FCI          In      -         3.924 r     -         
combiner_0.un2_combined_output_0_cry_36     ARI1        FCO          Out     0.008     3.932 r     -         
un2_combined_output_0_cry_36                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_37     ARI1        FCI          In      -         3.932 r     -         
combiner_0.un2_combined_output_0_cry_37     ARI1        FCO          Out     0.008     3.940 r     -         
un2_combined_output_0_cry_37                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_38     ARI1        FCI          In      -         3.940 r     -         
combiner_0.un2_combined_output_0_cry_38     ARI1        FCO          Out     0.008     3.948 r     -         
un2_combined_output_0_cry_38                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_39     ARI1        FCI          In      -         3.948 r     -         
combiner_0.un2_combined_output_0_cry_39     ARI1        FCO          Out     0.008     3.956 r     -         
un2_combined_output_0_cry_39                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_40     ARI1        FCI          In      -         3.956 r     -         
combiner_0.un2_combined_output_0_cry_40     ARI1        FCO          Out     0.008     3.964 r     -         
un2_combined_output_0_cry_40                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_41     ARI1        FCI          In      -         3.964 r     -         
combiner_0.un2_combined_output_0_cry_41     ARI1        FCO          Out     0.008     3.972 r     -         
un2_combined_output_0_cry_41                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_42     ARI1        FCI          In      -         3.972 r     -         
combiner_0.un2_combined_output_0_cry_42     ARI1        FCO          Out     0.008     3.980 r     -         
un2_combined_output_0_cry_42                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_43     ARI1        FCI          In      -         3.980 r     -         
combiner_0.un2_combined_output_0_cry_43     ARI1        FCO          Out     0.008     3.988 r     -         
un2_combined_output_0_cry_43                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_44     ARI1        FCI          In      -         3.988 r     -         
combiner_0.un2_combined_output_0_cry_44     ARI1        FCO          Out     0.008     3.996 r     -         
un2_combined_output_0_cry_44                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_45     ARI1        FCI          In      -         3.996 r     -         
combiner_0.un2_combined_output_0_cry_45     ARI1        FCO          Out     0.008     4.004 r     -         
un2_combined_output_0_cry_45                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_46     ARI1        FCI          In      -         4.004 r     -         
combiner_0.un2_combined_output_0_cry_46     ARI1        FCO          Out     0.008     4.012 r     -         
un2_combined_output_0_cry_46                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_47     ARI1        FCI          In      -         4.012 r     -         
combiner_0.un2_combined_output_0_cry_47     ARI1        FCO          Out     0.008     4.020 r     -         
un2_combined_output_0_cry_47                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_48     ARI1        FCI          In      -         4.020 r     -         
combiner_0.un2_combined_output_0_cry_48     ARI1        FCO          Out     0.008     4.028 r     -         
un2_combined_output_0_cry_48                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_49     ARI1        FCI          In      -         4.028 r     -         
combiner_0.un2_combined_output_0_cry_49     ARI1        FCO          Out     0.008     4.036 r     -         
un2_combined_output_0_cry_49                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_50     ARI1        FCI          In      -         4.036 r     -         
combiner_0.un2_combined_output_0_cry_50     ARI1        FCO          Out     0.008     4.044 r     -         
un2_combined_output_0_cry_50                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_51     ARI1        FCI          In      -         4.044 r     -         
combiner_0.un2_combined_output_0_cry_51     ARI1        FCO          Out     0.008     4.052 r     -         
un2_combined_output_0_cry_51                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_52     ARI1        FCI          In      -         4.052 r     -         
combiner_0.un2_combined_output_0_cry_52     ARI1        FCO          Out     0.008     4.060 r     -         
un2_combined_output_0_cry_52                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_53     ARI1        FCI          In      -         4.060 r     -         
combiner_0.un2_combined_output_0_cry_53     ARI1        FCO          Out     0.008     4.068 r     -         
un2_combined_output_0_cry_53                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_54     ARI1        FCI          In      -         4.068 r     -         
combiner_0.un2_combined_output_0_cry_54     ARI1        FCO          Out     0.008     4.076 r     -         
un2_combined_output_0_cry_54                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_55     ARI1        FCI          In      -         4.076 r     -         
combiner_0.un2_combined_output_0_cry_55     ARI1        FCO          Out     0.008     4.084 r     -         
un2_combined_output_0_cry_55                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_56     ARI1        FCI          In      -         4.084 r     -         
combiner_0.un2_combined_output_0_cry_56     ARI1        FCO          Out     0.008     4.092 r     -         
un2_combined_output_0_cry_56                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_57     ARI1        FCI          In      -         4.092 r     -         
combiner_0.un2_combined_output_0_cry_57     ARI1        FCO          Out     0.008     4.100 r     -         
un2_combined_output_0_cry_57                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_58     ARI1        FCI          In      -         4.100 r     -         
combiner_0.un2_combined_output_0_cry_58     ARI1        FCO          Out     0.008     4.108 r     -         
un2_combined_output_0_cry_58                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_59     ARI1        FCI          In      -         4.108 r     -         
combiner_0.un2_combined_output_0_cry_59     ARI1        FCO          Out     0.008     4.116 r     -         
un2_combined_output_0_cry_59                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_60     ARI1        FCI          In      -         4.116 r     -         
combiner_0.un2_combined_output_0_cry_60     ARI1        FCO          Out     0.008     4.124 r     -         
un2_combined_output_0_cry_60                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_61     ARI1        FCI          In      -         4.124 r     -         
combiner_0.un2_combined_output_0_cry_61     ARI1        FCO          Out     0.008     4.132 r     -         
un2_combined_output_0_cry_61                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_62     ARI1        FCI          In      -         4.132 r     -         
combiner_0.un2_combined_output_0_cry_62     ARI1        FCO          Out     0.008     4.140 r     -         
un2_combined_output_0_cry_62                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_cry_63     ARI1        FCI          In      -         4.140 r     -         
combiner_0.un2_combined_output_0_cry_63     ARI1        FCO          Out     0.008     4.148 r     -         
un2_combined_output_0_cry_63                Net         -            -       0.000     -           1         
combiner_0.un2_combined_output_0_s_64       ARI1        FCI          In      -         4.148 r     -         
combiner_0.un2_combined_output_0_s_64       ARI1        S            Out     0.300     4.448 r     -         
un2_combined_output[64]                     Net         -            -       0.118     -           1         
combiner_0.combined_output[64]              SLE         D            In      -         4.566 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 4.566 is 3.106(68.0%) logic and 1.460(32.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 610MB peak: 610MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 610MB peak: 610MB)

---------------------------------------
Resource Usage Report for my_design 

Mapping to part: mpfs025tfcvg484-1
Cell usage:
CLKINT          1 use
CFG1           23 uses
CFG2           64 uses
CFG3           45 uses
CFG4           126 uses

Carry cells:
ARI1            928 uses - used for arithmetic functions


Sequential Cells: 
SLE            1363 uses
SLE_INIT       8 uses - used for Seqshift to URAM mapping
Total SLE          1371 uses

DSP Blocks:   28 of 68 (41%)
 MACC_PA:         4 MultAdds
 MACC_PA:         2 Mults
 MACC_PA_BC_ROM: 22 Mults

I/O ports: 70
I/O primitives: 70
INBUF          2 uses
OUTBUF         68 uses


Global Clock Buffers: 1

RAM/ROM usage summary
Block RAMs (RAM64x12) : 2 - RAMs inferred for SeqShift
Total Block RAMs (RAM64x12) : 2 of 204 (0%)

Total LUTs:    1186

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 24; LUTs = 24;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 216; LUTs = 216;
MACC_PA_BC_ROM     Interface Logic : SLEs = 792; LUTs = 792;

Total number of SLEs after P&R:  1371 + 24 + 0 + 1008 = 2403;
Total number of LUTs after P&R:  1186 + 24 + 0 + 1008 = 2218;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 521MB peak: 610MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Sat Aug  9 14:26:47 2025

###########################################################]
