INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/project_2/project_2.srcs/sources_1/new/even_parity_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_parity_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_020/src/even_parity_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_parity_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/project_2/project_2.srcs/sim_1/new/even_parity_check_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_parity_check_tb
