// Seed: 3425157676
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_3 = 32'd56
) (
    input id_1,
    input id_2,
    input _id_3,
    output reg id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input id_10
    , id_11,
    input logic id_12,
    output logic id_13
);
  always @(posedge (1)) id_4 <= 1;
  logic id_14 = 1'h0;
  type_20 id_15 (
      .id_0(id_1[+(1'd0)==id_3 : 1]),
      .id_1(1'd0),
      .id_2(id_2),
      .id_3(1)
  );
endmodule
