{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740672273639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740672273645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 23:04:32 2025 " "Processing started: Thu Feb 27 23:04:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740672273645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672273645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off implement -c implement " "Command: quartus_map --read_settings_files=on --write_settings_files=off implement -c implement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672273645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740672274654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740672274654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/audio_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/audio_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../src/audio_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/audio_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/clk_12m.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/clk_12m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_12M " "Found entity 1: clk_12M" {  } { { "../src/clk_12M.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/clk_12M.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/clk_400k.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/clk_400k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_400K " "Found entity 1: clk_400K" {  } { { "../src/clk_400K.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/clk_400K.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "is_config IS_CONFIG config_codec.sv(5) " "Verilog HDL Declaration information at config_codec.sv(5): object \"is_config\" differs only in case from object \"IS_CONFIG\" in the same scope" {  } { { "../src/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/config_codec.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740672283579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done config_codec.sv(38) " "Verilog HDL Declaration information at config_codec.sv(38): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "../src/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/config_codec.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740672283580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/config_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/config_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_codec " "Found entity 1: config_codec" {  } { { "../src/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/config_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/count_addr_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/count_addr_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_addr_RAM " "Found entity 1: count_addr_RAM" {  } { { "../src/count_addr_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/count_addr_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../src/FIR.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/FIR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/fir_pipeline2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/fir_pipeline2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_pipeline2 " "Found entity 1: FIR_pipeline2" {  } { { "../src/FIR_pipeline2.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/FIR_pipeline2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/gain.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/gain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gain " "Found entity 1: gain" {  } { { "../src/gain.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/gain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START i2c_protocol.sv(4) " "Verilog HDL Declaration information at i2c_protocol.sv(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../src/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/i2c_protocol.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740672283591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE i2c_protocol.sv(11) " "Verilog HDL Declaration information at i2c_protocol.sv(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../src/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/i2c_protocol.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740672283591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/i2c_protocol.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/i2c_protocol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_protocol " "Found entity 1: i2c_protocol" {  } { { "../src/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/i2c_protocol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../src/multi.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF " "Found entity 1: my_DFF" {  } { { "../src/my_DFF.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/my_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/my_dff_40.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/my_dff_40.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF_40 " "Found entity 1: my_DFF_40" {  } { { "../src/my_DFF_40.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/my_DFF_40.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/paralell_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/paralell_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 paralell_serial " "Found entity 1: paralell_serial" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/single_port_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/single_port_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_RAM " "Found entity 1: single_port_RAM" {  } { { "../src/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/single_port_RAM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir_filter/src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir_filter/src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740672283606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672283606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740672283891 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_red top.sv(14) " "Output port \"led_red\" at top.sv(14) has no driver" {  } { { "../src/top.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740672283902 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_400K clk_400K:clock_gen_400K " "Elaborating entity \"clk_400K\" for hierarchy \"clk_400K:clock_gen_400K\"" {  } { { "../src/top.sv" "clock_gen_400K" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672283940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_12M clk_12M:clock_gen_12M " "Elaborating entity \"clk_12M\" for hierarchy \"clk_12M:clock_gen_12M\"" {  } { { "../src/top.sv" "clock_gen_12M" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672283953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_RAM single_port_RAM:data_in_RAM " "Elaborating entity \"single_port_RAM\" for hierarchy \"single_port_RAM:data_in_RAM\"" {  } { { "../src/top.sv" "data_in_RAM" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672283960 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "load data from text file ... single_port_RAM.sv(18) " "Verilog HDL Display System Task info at single_port_RAM.sv(18): load data from text file ..." {  } { { "../src/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/single_port_RAM.sv" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672284379 "|top|single_port_RAM:data_in_RAM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1000 0 65535 single_port_RAM.sv(19) " "Verilog HDL warning at single_port_RAM.sv(19): number of words (1000) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../src/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/single_port_RAM.sv" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1740672284392 "|top|single_port_RAM:data_in_RAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "completed single_port_RAM.sv(20) " "Verilog HDL Display System Task info at single_port_RAM.sv(20): completed" {  } { { "../src/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/single_port_RAM.sv" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672284393 "|top|single_port_RAM:data_in_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_addr_RAM count_addr_RAM:count_addr " "Elaborating entity \"count_addr_RAM\" for hierarchy \"count_addr_RAM:count_addr\"" {  } { { "../src/top.sv" "count_addr" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672463946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_pipeline2 FIR_pipeline2:fir " "Elaborating entity \"FIR_pipeline2\" for hierarchy \"FIR_pipeline2:fir\"" {  } { { "../src/top.sv" "fir" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672463952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi FIR_pipeline2:fir\|multi:multi_datain_coeff\[0\].mult " "Elaborating entity \"multi\" for hierarchy \"FIR_pipeline2:fir\|multi:multi_datain_coeff\[0\].mult\"" {  } { { "../src/FIR_pipeline2.sv" "multi_datain_coeff\[0\].mult" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/FIR_pipeline2.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672464068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_DFF_40 FIR_pipeline2:fir\|my_DFF_40:pipeline_stage\[0\].delay_e " "Elaborating entity \"my_DFF_40\" for hierarchy \"FIR_pipeline2:fir\|my_DFF_40:pipeline_stage\[0\].delay_e\"" {  } { { "../src/FIR_pipeline2.sv" "pipeline_stage\[0\].delay_e" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/FIR_pipeline2.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672464101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain gain:gain_amp " "Elaborating entity \"gain\" for hierarchy \"gain:gain_amp\"" {  } { { "../src/top.sv" "gain_amp" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672464172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "../src/top.sv" "codec" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672464179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_codec audio_codec:codec\|config_codec:configcodec " "Elaborating entity \"config_codec\" for hierarchy \"audio_codec:codec\|config_codec:configcodec\"" {  } { { "../src/audio_codec.sv" "configcodec" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/audio_codec.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672464183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 config_codec.sv(103) " "Verilog HDL assignment warning at config_codec.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "../src/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/config_codec.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464186 "|top|audio_codec:codec|config_codec:configcodec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_protocol audio_codec:codec\|i2c_protocol:i2c " "Elaborating entity \"i2c_protocol\" for hierarchy \"audio_codec:codec\|i2c_protocol:i2c\"" {  } { { "../src/audio_codec.sv" "i2c" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/audio_codec.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672464199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_protocol.sv(128) " "Verilog HDL assignment warning at i2c_protocol.sv(128): truncated value with size 32 to match size of target (5)" {  } { { "../src/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/i2c_protocol.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464202 "|top|audio_codec:codec|i2c_protocol:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paralell_serial paralell_serial:p2s " "Elaborating entity \"paralell_serial\" for hierarchy \"paralell_serial:p2s\"" {  } { { "../src/top.sv" "p2s" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672464212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(58) " "Verilog HDL assignment warning at paralell_serial.sv(58): truncated value with size 32 to match size of target (9)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464213 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(65) " "Verilog HDL assignment warning at paralell_serial.sv(65): truncated value with size 32 to match size of target (9)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464213 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 paralell_serial.sv(74) " "Verilog HDL assignment warning at paralell_serial.sv(74): truncated value with size 32 to match size of target (5)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464214 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(76) " "Verilog HDL assignment warning at paralell_serial.sv(76): truncated value with size 32 to match size of target (9)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464214 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(88) " "Verilog HDL assignment warning at paralell_serial.sv(88): truncated value with size 32 to match size of target (9)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464214 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(96) " "Verilog HDL assignment warning at paralell_serial.sv(96): truncated value with size 32 to match size of target (9)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464215 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(103) " "Verilog HDL assignment warning at paralell_serial.sv(103): truncated value with size 32 to match size of target (9)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464215 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 paralell_serial.sv(112) " "Verilog HDL assignment warning at paralell_serial.sv(112): truncated value with size 32 to match size of target (5)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464215 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(114) " "Verilog HDL assignment warning at paralell_serial.sv(114): truncated value with size 32 to match size of target (9)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464215 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(124) " "Verilog HDL assignment warning at paralell_serial.sv(124): truncated value with size 32 to match size of target (9)" {  } { { "../src/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/paralell_serial.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740672464216 "|top|paralell_serial:p2s"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk_i fir " "Port \"clk_i\" does not exist in macrofunction \"fir\"" {  } { { "../src/top.sv" "fir" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/top.sv" 59 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740672464531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740672464560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lecture/DSPonFPGA/fir_filter/quartus/output_files/implement.map.smsg " "Generated suppressed messages file E:/Lecture/DSPonFPGA/fir_filter/quartus/output_files/implement.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672464652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5077 " "Peak virtual memory: 5077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740672464884 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 27 23:07:44 2025 " "Processing ended: Thu Feb 27 23:07:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740672464884 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:12 " "Elapsed time: 00:03:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740672464884 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740672464884 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672464884 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740672465613 ""}
