
TEAM6_Elevator_ALL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003674  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  0800380c  0800380c  0000480c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003854  08003854  00005088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003854  08003854  00004854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800385c  0800385c  00005088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800385c  0800385c  0000485c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003860  08003860  00004860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08003864  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000088  080038ec  00005088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  080038ec  00005168  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d42a  00000000  00000000  000050b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028a9  00000000  00000000  000124e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  00014d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a1  00000000  00000000  00015a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b87  00000000  00000000  000163b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd0d  00000000  00000000  0002cf40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a9c3  00000000  00000000  0003cc4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7610  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003178  00000000  00000000  000c7654  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000ca7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000088 	.word	0x20000088
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080037f4 	.word	0x080037f4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000008c 	.word	0x2000008c
 80001d4:	080037f4 	.word	0x080037f4

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <dataOut_SEG>:

#include "7seg.h"


void dataOut_SEG(uint8_t data)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 800050e:	2307      	movs	r3, #7
 8000510:	60fb      	str	r3, [r7, #12]
 8000512:	e029      	b.n	8000568 <dataOut_SEG+0x64>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 8000514:	79fa      	ldrb	r2, [r7, #7]
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	fa42 f303 	asr.w	r3, r2, r3
 800051c:	f003 0301 	and.w	r3, r3, #1
 8000520:	2b00      	cmp	r3, #0
 8000522:	d006      	beq.n	8000532 <dataOut_SEG+0x2e>
		{

			HAL_GPIO_WritePin(SER_PORT_SEG, SER_PIN_SEG, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800052a:	481a      	ldr	r0, [pc, #104]	@ (8000594 <dataOut_SEG+0x90>)
 800052c:	f001 fbf0 	bl	8001d10 <HAL_GPIO_WritePin>
 8000530:	e005      	b.n	800053e <dataOut_SEG+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_SEG, SER_PIN_SEG, GPIO_PIN_RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000538:	4816      	ldr	r0, [pc, #88]	@ (8000594 <dataOut_SEG+0x90>)
 800053a:	f001 fbe9 	bl	8001d10 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_SEG, SRCLK_PIN_SEG, GPIO_PIN_SET);
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000544:	4814      	ldr	r0, [pc, #80]	@ (8000598 <dataOut_SEG+0x94>)
 8000546:	f001 fbe3 	bl	8001d10 <HAL_GPIO_WritePin>
		delay_us(5);
 800054a:	2005      	movs	r0, #5
 800054c:	f000 f88a 	bl	8000664 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_SEG, SRCLK_PIN_SEG, GPIO_PIN_RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000556:	4810      	ldr	r0, [pc, #64]	@ (8000598 <dataOut_SEG+0x94>)
 8000558:	f001 fbda 	bl	8001d10 <HAL_GPIO_WritePin>
		delay_us(5);
 800055c:	2005      	movs	r0, #5
 800055e:	f000 f881 	bl	8000664 <delay_us>
	for(int i = 7; i >= 0; i--)
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	3b01      	subs	r3, #1
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	2b00      	cmp	r3, #0
 800056c:	dad2      	bge.n	8000514 <dataOut_SEG+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_SEG, RCLK_PIN_SEG, GPIO_PIN_SET);
 800056e:	2201      	movs	r2, #1
 8000570:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000574:	4807      	ldr	r0, [pc, #28]	@ (8000594 <dataOut_SEG+0x90>)
 8000576:	f001 fbcb 	bl	8001d10 <HAL_GPIO_WritePin>
	delay_us(10);
 800057a:	200a      	movs	r0, #10
 800057c:	f000 f872 	bl	8000664 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_SEG, RCLK_PIN_SEG, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000586:	4803      	ldr	r0, [pc, #12]	@ (8000594 <dataOut_SEG+0x90>)
 8000588:	f001 fbc2 	bl	8001d10 <HAL_GPIO_WritePin>
}
 800058c:	bf00      	nop
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40020000 	.word	0x40020000
 8000598:	40020400 	.word	0x40020400

0800059c <SEVEN_SEG_Init>:
    0x3F, 0x06, 0x5B, 0x4F, 0x66,
    0x6D, 0x7D, 0x27, 0x7F, 0x67
};

void SEVEN_SEG_Init()
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	dataOut_SEG(SEG_NUMBER[1]);
 80005a0:	2306      	movs	r3, #6
 80005a2:	4618      	mov	r0, r3
 80005a4:	f7ff ffae 	bl	8000504 <dataOut_SEG>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}

080005ac <SEVEN_SEG>:

void SEVEN_SEG(uint8_t floor)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	dataOut_SEG(SEG_NUMBER[floor]);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a04      	ldr	r2, [pc, #16]	@ (80005cc <SEVEN_SEG+0x20>)
 80005ba:	5cd3      	ldrb	r3, [r2, r3]
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff ffa1 	bl	8000504 <dataOut_SEG>
}
 80005c2:	bf00      	nop
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	0800380c 	.word	0x0800380c

080005d0 <buttonGetPressed>:




bool buttonGetPressed(uint8_t num)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
  static uint32_t prevTime = 0;
  bool ret = false;
 80005da:	2300      	movs	r3, #0
 80005dc:	73fb      	strb	r3, [r7, #15]

  if(HAL_GPIO_ReadPin(button[num].port,button[num].number) == button[num].onState)
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	4a1e      	ldr	r2, [pc, #120]	@ (800065c <buttonGetPressed+0x8c>)
 80005e2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	491c      	ldr	r1, [pc, #112]	@ (800065c <buttonGetPressed+0x8c>)
 80005ea:	00db      	lsls	r3, r3, #3
 80005ec:	440b      	add	r3, r1
 80005ee:	889b      	ldrh	r3, [r3, #4]
 80005f0:	4619      	mov	r1, r3
 80005f2:	4610      	mov	r0, r2
 80005f4:	f001 fb74 	bl	8001ce0 <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	4619      	mov	r1, r3
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	4a17      	ldr	r2, [pc, #92]	@ (800065c <buttonGetPressed+0x8c>)
 8000600:	00db      	lsls	r3, r3, #3
 8000602:	4413      	add	r3, r2
 8000604:	799b      	ldrb	r3, [r3, #6]
 8000606:	4299      	cmp	r1, r3
 8000608:	d123      	bne.n	8000652 <buttonGetPressed+0x82>
  {
    uint32_t currTime = HAL_GetTick();
 800060a:	f001 f835 	bl	8001678 <HAL_GetTick>
 800060e:	60b8      	str	r0, [r7, #8]
    if(currTime - prevTime > 100)
 8000610:	4b13      	ldr	r3, [pc, #76]	@ (8000660 <buttonGetPressed+0x90>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	68ba      	ldr	r2, [r7, #8]
 8000616:	1ad3      	subs	r3, r2, r3
 8000618:	2b64      	cmp	r3, #100	@ 0x64
 800061a:	d91a      	bls.n	8000652 <buttonGetPressed+0x82>
    {
      if(HAL_GPIO_ReadPin(button[num].port,button[num].number) == button[num].onState)
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	4a0f      	ldr	r2, [pc, #60]	@ (800065c <buttonGetPressed+0x8c>)
 8000620:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	490d      	ldr	r1, [pc, #52]	@ (800065c <buttonGetPressed+0x8c>)
 8000628:	00db      	lsls	r3, r3, #3
 800062a:	440b      	add	r3, r1
 800062c:	889b      	ldrh	r3, [r3, #4]
 800062e:	4619      	mov	r1, r3
 8000630:	4610      	mov	r0, r2
 8000632:	f001 fb55 	bl	8001ce0 <HAL_GPIO_ReadPin>
 8000636:	4603      	mov	r3, r0
 8000638:	4619      	mov	r1, r3
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	4a07      	ldr	r2, [pc, #28]	@ (800065c <buttonGetPressed+0x8c>)
 800063e:	00db      	lsls	r3, r3, #3
 8000640:	4413      	add	r3, r2
 8000642:	799b      	ldrb	r3, [r3, #6]
 8000644:	4299      	cmp	r1, r3
 8000646:	d101      	bne.n	800064c <buttonGetPressed+0x7c>
      {
            ret = true;
 8000648:	2301      	movs	r3, #1
 800064a:	73fb      	strb	r3, [r7, #15]
      }
      prevTime = currTime;
 800064c:	4a04      	ldr	r2, [pc, #16]	@ (8000660 <buttonGetPressed+0x90>)
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	6013      	str	r3, [r2, #0]
    }
  }
  return ret;
 8000652:	7bfb      	ldrb	r3, [r7, #15]
}
 8000654:	4618      	mov	r0, r3
 8000656:	3710      	adds	r7, #16
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20000000 	.word	0x20000000
 8000660:	200000a4 	.word	0x200000a4

08000664 <delay_us>:
#include "delay.h"

void delay_us(uint16_t us)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim11,0);
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <delay_us+0x30>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2200      	movs	r2, #0
 8000674:	625a      	str	r2, [r3, #36]	@ 0x24
	while((__HAL_TIM_GET_COUNTER(&htim11)) < us);
 8000676:	bf00      	nop
 8000678:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <delay_us+0x30>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800067e:	88fb      	ldrh	r3, [r7, #6]
 8000680:	429a      	cmp	r2, r3
 8000682:	d3f9      	bcc.n	8000678 <delay_us+0x14>
}
 8000684:	bf00      	nop
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	200000d4 	.word	0x200000d4

08000698 <ButtonMove>:




void ButtonMove(uint8_t current_floor)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	71fb      	strb	r3, [r7, #7]
  if(button_flag == 0)
 80006a2:	4ba4      	ldr	r3, [pc, #656]	@ (8000934 <ButtonMove+0x29c>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d130      	bne.n	800070c <ButtonMove+0x74>
  {
    if(buttonGetPressed(0)) // 내부 1층 버튼
 80006aa:	2000      	movs	r0, #0
 80006ac:	f7ff ff90 	bl	80005d0 <buttonGetPressed>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d006      	beq.n	80006c4 <ButtonMove+0x2c>
        {
          after_floor = 1;
 80006b6:	4ba0      	ldr	r3, [pc, #640]	@ (8000938 <ButtonMove+0x2a0>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
          button_flag = 1;
 80006bc:	4b9d      	ldr	r3, [pc, #628]	@ (8000934 <ButtonMove+0x29c>)
 80006be:	2201      	movs	r2, #1
 80006c0:	701a      	strb	r2, [r3, #0]
 80006c2:	e018      	b.n	80006f6 <ButtonMove+0x5e>
        }
    else if(buttonGetPressed(1)) // 내부 2층 버튼
 80006c4:	2001      	movs	r0, #1
 80006c6:	f7ff ff83 	bl	80005d0 <buttonGetPressed>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d006      	beq.n	80006de <ButtonMove+0x46>
        {
          after_floor = 2;
 80006d0:	4b99      	ldr	r3, [pc, #612]	@ (8000938 <ButtonMove+0x2a0>)
 80006d2:	2202      	movs	r2, #2
 80006d4:	701a      	strb	r2, [r3, #0]
          button_flag = 1;
 80006d6:	4b97      	ldr	r3, [pc, #604]	@ (8000934 <ButtonMove+0x29c>)
 80006d8:	2201      	movs	r2, #1
 80006da:	701a      	strb	r2, [r3, #0]
 80006dc:	e00b      	b.n	80006f6 <ButtonMove+0x5e>
        }
    else if(buttonGetPressed(2)) // 내부 3층 버튼
 80006de:	2002      	movs	r0, #2
 80006e0:	f7ff ff76 	bl	80005d0 <buttonGetPressed>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d005      	beq.n	80006f6 <ButtonMove+0x5e>
        {
          after_floor = 3;
 80006ea:	4b93      	ldr	r3, [pc, #588]	@ (8000938 <ButtonMove+0x2a0>)
 80006ec:	2203      	movs	r2, #3
 80006ee:	701a      	strb	r2, [r3, #0]
          button_flag = 1;
 80006f0:	4b90      	ldr	r3, [pc, #576]	@ (8000934 <ButtonMove+0x29c>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	701a      	strb	r2, [r3, #0]
        }
      if(buttonGetPressed(3)) // 비상버튼
 80006f6:	2003      	movs	r0, #3
 80006f8:	f7ff ff6a 	bl	80005d0 <buttonGetPressed>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	f000 8114 	beq.w	800092c <ButtonMove+0x294>
        {
          button_flag = 2;
 8000704:	4b8b      	ldr	r3, [pc, #556]	@ (8000934 <ButtonMove+0x29c>)
 8000706:	2202      	movs	r2, #2
 8000708:	701a      	strb	r2, [r3, #0]
 800070a:	e10f      	b.n	800092c <ButtonMove+0x294>
//        button_flag = 4;
//        openorclose = 2;
//      }
  }

  else if(button_flag == 1) // 눌림
 800070c:	4b89      	ldr	r3, [pc, #548]	@ (8000934 <ButtonMove+0x29c>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b01      	cmp	r3, #1
 8000712:	d154      	bne.n	80007be <ButtonMove+0x126>
  {
    if(buttonGetPressed(3))
 8000714:	2003      	movs	r0, #3
 8000716:	f7ff ff5b 	bl	80005d0 <buttonGetPressed>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d002      	beq.n	8000726 <ButtonMove+0x8e>
    {
      button_flag = 3;
 8000720:	4b84      	ldr	r3, [pc, #528]	@ (8000934 <ButtonMove+0x29c>)
 8000722:	2203      	movs	r2, #3
 8000724:	701a      	strb	r2, [r3, #0]
    }

    // 같은 층
    if(current_floor == after_floor) // 목표 층에 도착하면 정지하며 모든 변수 초기화
 8000726:	4b84      	ldr	r3, [pc, #528]	@ (8000938 <ButtonMove+0x2a0>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	79fa      	ldrb	r2, [r7, #7]
 800072c:	429a      	cmp	r2, r3
 800072e:	d10c      	bne.n	800074a <ButtonMove+0xb2>
    {
      button_flag = 0;
 8000730:	4b80      	ldr	r3, [pc, #512]	@ (8000934 <ButtonMove+0x29c>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]
      upordown = 0;
 8000736:	4b81      	ldr	r3, [pc, #516]	@ (800093c <ButtonMove+0x2a4>)
 8000738:	2200      	movs	r2, #0
 800073a:	701a      	strb	r2, [r3, #0]
      rotateInit();
 800073c:	f000 fdb8 	bl	80012b0 <rotateInit>
      rotateSteps(0, 0);
 8000740:	2100      	movs	r1, #0
 8000742:	2000      	movs	r0, #0
 8000744:	f000 fd5a 	bl	80011fc <rotateSteps>
 8000748:	e010      	b.n	800076c <ButtonMove+0xd4>
    }

    // 올라가야 함
    else if(current_floor < after_floor)
 800074a:	4b7b      	ldr	r3, [pc, #492]	@ (8000938 <ButtonMove+0x2a0>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	79fa      	ldrb	r2, [r7, #7]
 8000750:	429a      	cmp	r2, r3
 8000752:	d203      	bcs.n	800075c <ButtonMove+0xc4>
    {
      upordown = 1; // 올라가도록 설정
 8000754:	4b79      	ldr	r3, [pc, #484]	@ (800093c <ButtonMove+0x2a4>)
 8000756:	2201      	movs	r2, #1
 8000758:	701a      	strb	r2, [r3, #0]
 800075a:	e007      	b.n	800076c <ButtonMove+0xd4>
    }

    // 내려가야 함
    else if(current_floor > after_floor)
 800075c:	4b76      	ldr	r3, [pc, #472]	@ (8000938 <ButtonMove+0x2a0>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	79fa      	ldrb	r2, [r7, #7]
 8000762:	429a      	cmp	r2, r3
 8000764:	d902      	bls.n	800076c <ButtonMove+0xd4>
    {
      upordown = 2; // 내려가도록 설정
 8000766:	4b75      	ldr	r3, [pc, #468]	@ (800093c <ButtonMove+0x2a4>)
 8000768:	2202      	movs	r2, #2
 800076a:	701a      	strb	r2, [r3, #0]
    }

    if(upordown == 1) // 올라가도록 설정되어 있다면
 800076c:	4b73      	ldr	r3, [pc, #460]	@ (800093c <ButtonMove+0x2a4>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b01      	cmp	r3, #1
 8000772:	d10f      	bne.n	8000794 <ButtonMove+0xfc>
    {
      rotateSteps(1000, 0); // 올라가는 방향으로 아무튼 오래 돌리기
 8000774:	2100      	movs	r1, #0
 8000776:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800077a:	f000 fd3f 	bl	80011fc <rotateSteps>
      FND_UP(current_floor);
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	4618      	mov	r0, r3
 8000782:	f000 fa09 	bl	8000b98 <FND_UP>
      SEVEN_SEG(current_floor);
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	4618      	mov	r0, r3
 800078a:	f7ff ff0f 	bl	80005ac <SEVEN_SEG>
      LED_BAR_UP_ing();
 800078e:	f000 fb7d 	bl	8000e8c <LED_BAR_UP_ing>
 8000792:	e0cb      	b.n	800092c <ButtonMove+0x294>
    }
    else if(upordown == 2) // 내려가도록 설정되어 있다면
 8000794:	4b69      	ldr	r3, [pc, #420]	@ (800093c <ButtonMove+0x2a4>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b02      	cmp	r3, #2
 800079a:	f040 80c7 	bne.w	800092c <ButtonMove+0x294>
    {
      rotateSteps(1000, 1); // 내려가는 방향으로 아무튼 오래 돌리기
 800079e:	2101      	movs	r1, #1
 80007a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007a4:	f000 fd2a 	bl	80011fc <rotateSteps>
      FND_DOWN(current_floor);
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f000 fa12 	bl	8000bd4 <FND_DOWN>
      SEVEN_SEG(current_floor);
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff fefa 	bl	80005ac <SEVEN_SEG>
      LED_BAR_DOWN_ing();
 80007b8:	f000 fbd2 	bl	8000f60 <LED_BAR_DOWN_ing>
 80007bc:	e0b6      	b.n	800092c <ButtonMove+0x294>

    }
  }

  else if(button_flag == 2) // 다른 버튼 안누르고 비상만 누름
 80007be:	4b5d      	ldr	r3, [pc, #372]	@ (8000934 <ButtonMove+0x29c>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b02      	cmp	r3, #2
 80007c4:	d123      	bne.n	800080e <ButtonMove+0x176>
  {
    if(step_count >= 4) // 4번 동작하고 정지
 80007c6:	4b5e      	ldr	r3, [pc, #376]	@ (8000940 <ButtonMove+0x2a8>)
 80007c8:	881b      	ldrh	r3, [r3, #0]
 80007ca:	2b03      	cmp	r3, #3
 80007cc:	d906      	bls.n	80007dc <ButtonMove+0x144>
      {
        button_flag = 0;
 80007ce:	4b59      	ldr	r3, [pc, #356]	@ (8000934 <ButtonMove+0x29c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	701a      	strb	r2, [r3, #0]
        step_count = 0;
 80007d4:	4b5a      	ldr	r3, [pc, #360]	@ (8000940 <ButtonMove+0x2a8>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	801a      	strh	r2, [r3, #0]
        return;
 80007da:	e0a7      	b.n	800092c <ButtonMove+0x294>
      }
      uint32_t now = HAL_GetTick();
 80007dc:	f000 ff4c 	bl	8001678 <HAL_GetTick>
 80007e0:	60f8      	str	r0, [r7, #12]
      if (now - prevMoveTime >= 1000)   // 1000ms
 80007e2:	4b58      	ldr	r3, [pc, #352]	@ (8000944 <ButtonMove+0x2ac>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	68fa      	ldr	r2, [r7, #12]
 80007e8:	1ad3      	subs	r3, r2, r3
 80007ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80007ee:	f0c0 809d 	bcc.w	800092c <ButtonMove+0x294>
      {
        prevMoveTime = now;
 80007f2:	4a54      	ldr	r2, [pc, #336]	@ (8000944 <ButtonMove+0x2ac>)
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	6013      	str	r3, [r2, #0]
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // 정지 알림 용. 이후 다른 것으로 교체
 80007f8:	2120      	movs	r1, #32
 80007fa:	4853      	ldr	r0, [pc, #332]	@ (8000948 <ButtonMove+0x2b0>)
 80007fc:	f001 faa1 	bl	8001d42 <HAL_GPIO_TogglePin>
        step_count++;
 8000800:	4b4f      	ldr	r3, [pc, #316]	@ (8000940 <ButtonMove+0x2a8>)
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	3301      	adds	r3, #1
 8000806:	b29a      	uxth	r2, r3
 8000808:	4b4d      	ldr	r3, [pc, #308]	@ (8000940 <ButtonMove+0x2a8>)
 800080a:	801a      	strh	r2, [r3, #0]
 800080c:	e08e      	b.n	800092c <ButtonMove+0x294>
      }
  }

  else if(button_flag == 3) // 이동 중 비상 버튼 누름
 800080e:	4b49      	ldr	r3, [pc, #292]	@ (8000934 <ButtonMove+0x29c>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	2b03      	cmp	r3, #3
 8000814:	d139      	bne.n	800088a <ButtonMove+0x1f2>
  {
    rotateSteps(0, 0); // 일단 정지
 8000816:	2100      	movs	r1, #0
 8000818:	2000      	movs	r0, #0
 800081a:	f000 fcef 	bl	80011fc <rotateSteps>
    if(step_count >= 4) // 4번 동작하고 정지
 800081e:	4b48      	ldr	r3, [pc, #288]	@ (8000940 <ButtonMove+0x2a8>)
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	2b03      	cmp	r3, #3
 8000824:	d919      	bls.n	800085a <ButtonMove+0x1c2>
      {
        button_flag = 1;
 8000826:	4b43      	ldr	r3, [pc, #268]	@ (8000934 <ButtonMove+0x29c>)
 8000828:	2201      	movs	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
        step_count = 0;
 800082c:	4b44      	ldr	r3, [pc, #272]	@ (8000940 <ButtonMove+0x2a8>)
 800082e:	2200      	movs	r2, #0
 8000830:	801a      	strh	r2, [r3, #0]
        if(upordown == 1)
 8000832:	4b42      	ldr	r3, [pc, #264]	@ (800093c <ButtonMove+0x2a4>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	2b01      	cmp	r3, #1
 8000838:	d105      	bne.n	8000846 <ButtonMove+0x1ae>
        {
          after_floor = current_floor + 1;
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	3301      	adds	r3, #1
 800083e:	b2da      	uxtb	r2, r3
 8000840:	4b3d      	ldr	r3, [pc, #244]	@ (8000938 <ButtonMove+0x2a0>)
 8000842:	701a      	strb	r2, [r3, #0]
        }
        else if(upordown == 2)
        {
          after_floor = current_floor - 1;
        }
        return;
 8000844:	e071      	b.n	800092a <ButtonMove+0x292>
        else if(upordown == 2)
 8000846:	4b3d      	ldr	r3, [pc, #244]	@ (800093c <ButtonMove+0x2a4>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b02      	cmp	r3, #2
 800084c:	d16d      	bne.n	800092a <ButtonMove+0x292>
          after_floor = current_floor - 1;
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	3b01      	subs	r3, #1
 8000852:	b2da      	uxtb	r2, r3
 8000854:	4b38      	ldr	r3, [pc, #224]	@ (8000938 <ButtonMove+0x2a0>)
 8000856:	701a      	strb	r2, [r3, #0]
        return;
 8000858:	e067      	b.n	800092a <ButtonMove+0x292>
      }
      uint32_t now = HAL_GetTick();
 800085a:	f000 ff0d 	bl	8001678 <HAL_GetTick>
 800085e:	6138      	str	r0, [r7, #16]
      if (now - prevMoveTime >= 1000)   // 1000ms
 8000860:	4b38      	ldr	r3, [pc, #224]	@ (8000944 <ButtonMove+0x2ac>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	693a      	ldr	r2, [r7, #16]
 8000866:	1ad3      	subs	r3, r2, r3
 8000868:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800086c:	d35e      	bcc.n	800092c <ButtonMove+0x294>
      {
        prevMoveTime = now;
 800086e:	4a35      	ldr	r2, [pc, #212]	@ (8000944 <ButtonMove+0x2ac>)
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	6013      	str	r3, [r2, #0]
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // 정지 알림 용. 이후 다른 것으로 교체
 8000874:	2120      	movs	r1, #32
 8000876:	4834      	ldr	r0, [pc, #208]	@ (8000948 <ButtonMove+0x2b0>)
 8000878:	f001 fa63 	bl	8001d42 <HAL_GPIO_TogglePin>
        step_count++;
 800087c:	4b30      	ldr	r3, [pc, #192]	@ (8000940 <ButtonMove+0x2a8>)
 800087e:	881b      	ldrh	r3, [r3, #0]
 8000880:	3301      	adds	r3, #1
 8000882:	b29a      	uxth	r2, r3
 8000884:	4b2e      	ldr	r3, [pc, #184]	@ (8000940 <ButtonMove+0x2a8>)
 8000886:	801a      	strh	r2, [r3, #0]
 8000888:	e050      	b.n	800092c <ButtonMove+0x294>
      }
  }
  // 여닫힘 버튼 누름
  else if(button_flag == 4)
 800088a:	4b2a      	ldr	r3, [pc, #168]	@ (8000934 <ButtonMove+0x29c>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b04      	cmp	r3, #4
 8000890:	d14c      	bne.n	800092c <ButtonMove+0x294>
  {
    if(openorclose == 1) // 열림 버튼
 8000892:	4b2e      	ldr	r3, [pc, #184]	@ (800094c <ButtonMove+0x2b4>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d13a      	bne.n	8000910 <ButtonMove+0x278>
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1); // 열림 대체. 추후에 변경
 800089a:	2201      	movs	r2, #1
 800089c:	2120      	movs	r1, #32
 800089e:	482a      	ldr	r0, [pc, #168]	@ (8000948 <ButtonMove+0x2b0>)
 80008a0:	f001 fa36 	bl	8001d10 <HAL_GPIO_WritePin>
      if(buttonGetPressed(1)) // 열린 와중에 닫힘 버튼 누름
 80008a4:	2001      	movs	r0, #1
 80008a6:	f7ff fe93 	bl	80005d0 <buttonGetPressed>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d00b      	beq.n	80008c8 <ButtonMove+0x230>
        {
          button_flag = 0;
 80008b0:	4b20      	ldr	r3, [pc, #128]	@ (8000934 <ButtonMove+0x29c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	701a      	strb	r2, [r3, #0]
          step_count = 0;
 80008b6:	4b22      	ldr	r3, [pc, #136]	@ (8000940 <ButtonMove+0x2a8>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	801a      	strh	r2, [r3, #0]
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0); // 닫힘 대체. 추후에 변경
 80008bc:	2200      	movs	r2, #0
 80008be:	2120      	movs	r1, #32
 80008c0:	4821      	ldr	r0, [pc, #132]	@ (8000948 <ButtonMove+0x2b0>)
 80008c2:	f001 fa25 	bl	8001d10 <HAL_GPIO_WritePin>
          return;
 80008c6:	e031      	b.n	800092c <ButtonMove+0x294>
        }
      if(step_count >= 4) // 4번 동작하고 정지
 80008c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000940 <ButtonMove+0x2a8>)
 80008ca:	881b      	ldrh	r3, [r3, #0]
 80008cc:	2b03      	cmp	r3, #3
 80008ce:	d90b      	bls.n	80008e8 <ButtonMove+0x250>
        {
          button_flag = 0;
 80008d0:	4b18      	ldr	r3, [pc, #96]	@ (8000934 <ButtonMove+0x29c>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	701a      	strb	r2, [r3, #0]
          step_count = 0;
 80008d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000940 <ButtonMove+0x2a8>)
 80008d8:	2200      	movs	r2, #0
 80008da:	801a      	strh	r2, [r3, #0]
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0); // 닫힘 대체. 추후에 변경
 80008dc:	2200      	movs	r2, #0
 80008de:	2120      	movs	r1, #32
 80008e0:	4819      	ldr	r0, [pc, #100]	@ (8000948 <ButtonMove+0x2b0>)
 80008e2:	f001 fa15 	bl	8001d10 <HAL_GPIO_WritePin>
          return;
 80008e6:	e021      	b.n	800092c <ButtonMove+0x294>
        }
        uint32_t now = HAL_GetTick();
 80008e8:	f000 fec6 	bl	8001678 <HAL_GetTick>
 80008ec:	6178      	str	r0, [r7, #20]
        if (now - prevMoveTime >= 1000)   // 1000ms
 80008ee:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <ButtonMove+0x2ac>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	697a      	ldr	r2, [r7, #20]
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80008fa:	d317      	bcc.n	800092c <ButtonMove+0x294>
        {
          prevMoveTime = now;
 80008fc:	4a11      	ldr	r2, [pc, #68]	@ (8000944 <ButtonMove+0x2ac>)
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	6013      	str	r3, [r2, #0]
          step_count++;
 8000902:	4b0f      	ldr	r3, [pc, #60]	@ (8000940 <ButtonMove+0x2a8>)
 8000904:	881b      	ldrh	r3, [r3, #0]
 8000906:	3301      	adds	r3, #1
 8000908:	b29a      	uxth	r2, r3
 800090a:	4b0d      	ldr	r3, [pc, #52]	@ (8000940 <ButtonMove+0x2a8>)
 800090c:	801a      	strh	r2, [r3, #0]
 800090e:	e00d      	b.n	800092c <ButtonMove+0x294>
        }
    }
    else if(openorclose == 2)
 8000910:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <ButtonMove+0x2b4>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b02      	cmp	r3, #2
 8000916:	d109      	bne.n	800092c <ButtonMove+0x294>
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0); // 닫힘 대체. 추후에 변경
 8000918:	2200      	movs	r2, #0
 800091a:	2120      	movs	r1, #32
 800091c:	480a      	ldr	r0, [pc, #40]	@ (8000948 <ButtonMove+0x2b0>)
 800091e:	f001 f9f7 	bl	8001d10 <HAL_GPIO_WritePin>
      button_flag = 0;
 8000922:	4b04      	ldr	r3, [pc, #16]	@ (8000934 <ButtonMove+0x29c>)
 8000924:	2200      	movs	r2, #0
 8000926:	701a      	strb	r2, [r3, #0]
 8000928:	e000      	b.n	800092c <ButtonMove+0x294>
        return;
 800092a:	bf00      	nop
    }
  }
}
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200000b1 	.word	0x200000b1
 8000938:	200000b0 	.word	0x200000b0
 800093c:	200000b2 	.word	0x200000b2
 8000940:	200000a8 	.word	0x200000a8
 8000944:	200000ac 	.word	0x200000ac
 8000948:	40020000 	.word	0x40020000
 800094c:	200000b3 	.word	0x200000b3

08000950 <dataOut_FND>:
#include "fnd.h"


void dataOut_FND(uint8_t data)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 800095a:	2307      	movs	r3, #7
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	e029      	b.n	80009b4 <dataOut_FND+0x64>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 8000960:	79fa      	ldrb	r2, [r7, #7]
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	fa42 f303 	asr.w	r3, r2, r3
 8000968:	f003 0301 	and.w	r3, r3, #1
 800096c:	2b00      	cmp	r3, #0
 800096e:	d006      	beq.n	800097e <dataOut_FND+0x2e>
		{

			HAL_GPIO_WritePin(SER_PORT_FND, SER_PIN_FND, GPIO_PIN_SET);
 8000970:	2201      	movs	r2, #1
 8000972:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000976:	4819      	ldr	r0, [pc, #100]	@ (80009dc <dataOut_FND+0x8c>)
 8000978:	f001 f9ca 	bl	8001d10 <HAL_GPIO_WritePin>
 800097c:	e005      	b.n	800098a <dataOut_FND+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_FND, SER_PIN_FND, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000984:	4815      	ldr	r0, [pc, #84]	@ (80009dc <dataOut_FND+0x8c>)
 8000986:	f001 f9c3 	bl	8001d10 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_FND, SRCLK_PIN_FND, GPIO_PIN_SET);
 800098a:	2201      	movs	r2, #1
 800098c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000990:	4813      	ldr	r0, [pc, #76]	@ (80009e0 <dataOut_FND+0x90>)
 8000992:	f001 f9bd 	bl	8001d10 <HAL_GPIO_WritePin>
		delay_us(5);
 8000996:	2005      	movs	r0, #5
 8000998:	f7ff fe64 	bl	8000664 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_FND, SRCLK_PIN_FND, GPIO_PIN_RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009a2:	480f      	ldr	r0, [pc, #60]	@ (80009e0 <dataOut_FND+0x90>)
 80009a4:	f001 f9b4 	bl	8001d10 <HAL_GPIO_WritePin>
		delay_us(5);
 80009a8:	2005      	movs	r0, #5
 80009aa:	f7ff fe5b 	bl	8000664 <delay_us>
	for(int i = 7; i >= 0; i--)
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3b01      	subs	r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	dad2      	bge.n	8000960 <dataOut_FND+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_FND, RCLK_PIN_FND, GPIO_PIN_SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	2110      	movs	r1, #16
 80009be:	4809      	ldr	r0, [pc, #36]	@ (80009e4 <dataOut_FND+0x94>)
 80009c0:	f001 f9a6 	bl	8001d10 <HAL_GPIO_WritePin>
	delay_us(10);
 80009c4:	200a      	movs	r0, #10
 80009c6:	f7ff fe4d 	bl	8000664 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_FND, RCLK_PIN_FND, GPIO_PIN_RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2110      	movs	r1, #16
 80009ce:	4805      	ldr	r0, [pc, #20]	@ (80009e4 <dataOut_FND+0x94>)
 80009d0:	f001 f99e 	bl	8001d10 <HAL_GPIO_WritePin>
}
 80009d4:	bf00      	nop
 80009d6:	3710      	adds	r7, #16
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40020400 	.word	0x40020400
 80009e0:	40020000 	.word	0x40020000
 80009e4:	40020800 	.word	0x40020800

080009e8 <Dig_AllOff>:
{
	dataOut_FND(0x00);
}

void Dig_AllOff(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++)
 80009ee:	2300      	movs	r3, #0
 80009f0:	71fb      	strb	r3, [r7, #7]
 80009f2:	e014      	b.n	8000a1e <Dig_AllOff+0x36>
	{
		HAL_GPIO_WritePin(FND_SET[FND_IDX[i]].port, FND_SET[FND_IDX[i]].pin, DIG_OFF);
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a30 <Dig_AllOff+0x48>)
 80009f8:	5cd3      	ldrb	r3, [r2, r3]
 80009fa:	461a      	mov	r2, r3
 80009fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000a34 <Dig_AllOff+0x4c>)
 80009fe:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 8000a02:	79fb      	ldrb	r3, [r7, #7]
 8000a04:	4a0a      	ldr	r2, [pc, #40]	@ (8000a30 <Dig_AllOff+0x48>)
 8000a06:	5cd3      	ldrb	r3, [r2, r3]
 8000a08:	4a0a      	ldr	r2, [pc, #40]	@ (8000a34 <Dig_AllOff+0x4c>)
 8000a0a:	00db      	lsls	r3, r3, #3
 8000a0c:	4413      	add	r3, r2
 8000a0e:	889b      	ldrh	r3, [r3, #4]
 8000a10:	2201      	movs	r2, #1
 8000a12:	4619      	mov	r1, r3
 8000a14:	f001 f97c 	bl	8001d10 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < 4; i++)
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	71fb      	strb	r3, [r7, #7]
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	2b03      	cmp	r3, #3
 8000a22:	d9e7      	bls.n	80009f4 <Dig_AllOff+0xc>
	}


}
 8000a24:	bf00      	nop
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	08003818 	.word	0x08003818
 8000a34:	20000054 	.word	0x20000054

08000a38 <Dig_SINGLE_ON>:

void Dig_SINGLE_ON(uint8_t i) // 0~3
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
		Dig_AllOff();
 8000a42:	f7ff ffd1 	bl	80009e8 <Dig_AllOff>
		HAL_GPIO_WritePin(FND_SET[FND_IDX[i]].port, FND_SET[FND_IDX[i]].pin, DIG_ON);
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	4a0a      	ldr	r2, [pc, #40]	@ (8000a74 <Dig_SINGLE_ON+0x3c>)
 8000a4a:	5cd3      	ldrb	r3, [r2, r3]
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a78 <Dig_SINGLE_ON+0x40>)
 8000a50:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	4a07      	ldr	r2, [pc, #28]	@ (8000a74 <Dig_SINGLE_ON+0x3c>)
 8000a58:	5cd3      	ldrb	r3, [r2, r3]
 8000a5a:	4a07      	ldr	r2, [pc, #28]	@ (8000a78 <Dig_SINGLE_ON+0x40>)
 8000a5c:	00db      	lsls	r3, r3, #3
 8000a5e:	4413      	add	r3, r2
 8000a60:	889b      	ldrh	r3, [r3, #4]
 8000a62:	2200      	movs	r2, #0
 8000a64:	4619      	mov	r1, r3
 8000a66:	f001 f953 	bl	8001d10 <HAL_GPIO_WritePin>


}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	08003818 	.word	0x08003818
 8000a78:	20000054 	.word	0x20000054

08000a7c <FND_ScanOnce>:

static uint8_t display[4] = {0,0,0,0}; // DIG1~DIG4에 나갈 세그 패턴
static uint8_t scan = 0;

void FND_ScanOnce(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
    Dig_AllOff();
 8000a80:	f7ff ffb2 	bl	80009e8 <Dig_AllOff>
    tiny_delay();                 // 고스트 줄이기(선택)
 8000a84:	f000 f820 	bl	8000ac8 <tiny_delay>

    dataOut_FND(display[scan]);   // 세그 패턴 먼저 출력
 8000a88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <FND_ScanOnce+0x44>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac4 <FND_ScanOnce+0x48>)
 8000a90:	5c9b      	ldrb	r3, [r3, r2]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff ff5c 	bl	8000950 <dataOut_FND>
    Dig_SINGLE_ON(scan);             // 해당 자리만 ON
 8000a98:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <FND_ScanOnce+0x44>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ffcb 	bl	8000a38 <Dig_SINGLE_ON>

    scan++;
 8000aa2:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <FND_ScanOnce+0x44>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	4b05      	ldr	r3, [pc, #20]	@ (8000ac0 <FND_ScanOnce+0x44>)
 8000aac:	701a      	strb	r2, [r3, #0]
    if (scan >= 4) scan = 0;
 8000aae:	4b04      	ldr	r3, [pc, #16]	@ (8000ac0 <FND_ScanOnce+0x44>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b03      	cmp	r3, #3
 8000ab4:	d902      	bls.n	8000abc <FND_ScanOnce+0x40>
 8000ab6:	4b02      	ldr	r3, [pc, #8]	@ (8000ac0 <FND_ScanOnce+0x44>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
}
 8000abc:	bf00      	nop
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	200000b8 	.word	0x200000b8
 8000ac4:	200000b4 	.word	0x200000b4

08000ac8 <tiny_delay>:

/* tiny delay to reduce ghosting */
static inline void tiny_delay(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
    for (volatile int i = 0; i < 80; i++) { __NOP(); }
 8000ace:	2300      	movs	r3, #0
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	e003      	b.n	8000adc <tiny_delay+0x14>
 8000ad4:	bf00      	nop
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2b4f      	cmp	r3, #79	@ 0x4f
 8000ae0:	ddf8      	ble.n	8000ad4 <tiny_delay+0xc>
}
 8000ae2:	bf00      	nop
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <floor_to_seg>:

static inline uint8_t floor_to_seg(uint8_t floor)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	71fb      	strb	r3, [r7, #7]
    switch(floor){
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	d00a      	beq.n	8000b16 <floor_to_seg+0x26>
 8000b00:	2b03      	cmp	r3, #3
 8000b02:	dc0a      	bgt.n	8000b1a <floor_to_seg+0x2a>
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d002      	beq.n	8000b0e <floor_to_seg+0x1e>
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	d002      	beq.n	8000b12 <floor_to_seg+0x22>
 8000b0c:	e005      	b.n	8000b1a <floor_to_seg+0x2a>
        case 1: return SEG_1;
 8000b0e:	2306      	movs	r3, #6
 8000b10:	e004      	b.n	8000b1c <floor_to_seg+0x2c>
        case 2: return SEG_2;
 8000b12:	235b      	movs	r3, #91	@ 0x5b
 8000b14:	e002      	b.n	8000b1c <floor_to_seg+0x2c>
        case 3: return SEG_3;
 8000b16:	234f      	movs	r3, #79	@ 0x4f
 8000b18:	e000      	b.n	8000b1c <floor_to_seg+0x2c>
        default: return SEG_1;
 8000b1a:	2306      	movs	r3, #6
    }
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <FND_SetUp>:

void FND_SetUp(uint8_t floor)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
    display[0] = SEG_U;                 // DIG1
 8000b32:	4b0a      	ldr	r3, [pc, #40]	@ (8000b5c <FND_SetUp+0x34>)
 8000b34:	223e      	movs	r2, #62	@ 0x3e
 8000b36:	701a      	strb	r2, [r3, #0]
    display[1] = SEG_P;                 // DIG2
 8000b38:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <FND_SetUp+0x34>)
 8000b3a:	2273      	movs	r2, #115	@ 0x73
 8000b3c:	705a      	strb	r2, [r3, #1]
    display[2] = floor_to_seg(floor);   // DIG3
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff ffd5 	bl	8000af0 <floor_to_seg>
 8000b46:	4603      	mov	r3, r0
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4b04      	ldr	r3, [pc, #16]	@ (8000b5c <FND_SetUp+0x34>)
 8000b4c:	709a      	strb	r2, [r3, #2]
    display[3] = SEG_F;                 // DIG4
 8000b4e:	4b03      	ldr	r3, [pc, #12]	@ (8000b5c <FND_SetUp+0x34>)
 8000b50:	2271      	movs	r2, #113	@ 0x71
 8000b52:	70da      	strb	r2, [r3, #3]
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	200000b4 	.word	0x200000b4

08000b60 <FND_SetDown>:

void FND_SetDown(uint8_t floor)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
    display[0] = SEG_d;
 8000b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b94 <FND_SetDown+0x34>)
 8000b6c:	225e      	movs	r2, #94	@ 0x5e
 8000b6e:	701a      	strb	r2, [r3, #0]
    display[1] = SEG_o;
 8000b70:	4b08      	ldr	r3, [pc, #32]	@ (8000b94 <FND_SetDown+0x34>)
 8000b72:	225c      	movs	r2, #92	@ 0x5c
 8000b74:	705a      	strb	r2, [r3, #1]
    display[2] = floor_to_seg(floor);
 8000b76:	79fb      	ldrb	r3, [r7, #7]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff ffb9 	bl	8000af0 <floor_to_seg>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b04      	ldr	r3, [pc, #16]	@ (8000b94 <FND_SetDown+0x34>)
 8000b84:	709a      	strb	r2, [r3, #2]
    display[3] = SEG_F;
 8000b86:	4b03      	ldr	r3, [pc, #12]	@ (8000b94 <FND_SetDown+0x34>)
 8000b88:	2271      	movs	r2, #113	@ 0x71
 8000b8a:	70da      	strb	r2, [r3, #3]
}
 8000b8c:	bf00      	nop
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	200000b4 	.word	0x200000b4

08000b98 <FND_UP>:
const static uint32_t waitTick = 200;



void FND_UP(uint8_t floor)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]
	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 8000ba2:	f000 fd69 	bl	8001678 <HAL_GetTick>
 8000ba6:	60f8      	str	r0, [r7, #12]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8000ba8:	4b09      	ldr	r3, [pc, #36]	@ (8000bd0 <FND_UP+0x38>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	68fa      	ldr	r2, [r7, #12]
 8000bae:	1ad3      	subs	r3, r2, r3
 8000bb0:	22c8      	movs	r2, #200	@ 0xc8
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d307      	bcc.n	8000bc6 <FND_UP+0x2e>
	prevTick = currentTick;
 8000bb6:	4a06      	ldr	r2, [pc, #24]	@ (8000bd0 <FND_UP+0x38>)
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	6013      	str	r3, [r2, #0]
	FND_SetUp(floor);
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f7ff ffb2 	bl	8000b28 <FND_SetUp>
 8000bc4:	e000      	b.n	8000bc8 <FND_UP+0x30>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8000bc6:	bf00      	nop
}
 8000bc8:	3710      	adds	r7, #16
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200000bc 	.word	0x200000bc

08000bd4 <FND_DOWN>:

void FND_DOWN(uint8_t floor)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 8000bde:	f000 fd4b 	bl	8001678 <HAL_GetTick>
 8000be2:	60f8      	str	r0, [r7, #12]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8000be4:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <FND_DOWN+0x38>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	68fa      	ldr	r2, [r7, #12]
 8000bea:	1ad3      	subs	r3, r2, r3
 8000bec:	22c8      	movs	r2, #200	@ 0xc8
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d307      	bcc.n	8000c02 <FND_DOWN+0x2e>
	prevTick = currentTick;
 8000bf2:	4a06      	ldr	r2, [pc, #24]	@ (8000c0c <FND_DOWN+0x38>)
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	6013      	str	r3, [r2, #0]
	FND_SetDown(floor);
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff ffb0 	bl	8000b60 <FND_SetDown>
 8000c00:	e000      	b.n	8000c04 <FND_DOWN+0x30>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8000c02:	bf00      	nop
}
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	200000bc 	.word	0x200000bc

08000c10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08a      	sub	sp, #40	@ 0x28
 8000c14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c16:	f107 0314 	add.w	r3, r7, #20
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	609a      	str	r2, [r3, #8]
 8000c22:	60da      	str	r2, [r3, #12]
 8000c24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	613b      	str	r3, [r7, #16]
 8000c2a:	4b71      	ldr	r3, [pc, #452]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	4a70      	ldr	r2, [pc, #448]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c36:	4b6e      	ldr	r3, [pc, #440]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	60fb      	str	r3, [r7, #12]
 8000c46:	4b6a      	ldr	r3, [pc, #424]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4a:	4a69      	ldr	r2, [pc, #420]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c4c:	f043 0304 	orr.w	r3, r3, #4
 8000c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c52:	4b67      	ldr	r3, [pc, #412]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	f003 0304 	and.w	r3, r3, #4
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	4b63      	ldr	r3, [pc, #396]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	4a62      	ldr	r2, [pc, #392]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c68:	f043 0301 	orr.w	r3, r3, #1
 8000c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6e:	4b60      	ldr	r3, [pc, #384]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	f003 0301 	and.w	r3, r3, #1
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	607b      	str	r3, [r7, #4]
 8000c7e:	4b5c      	ldr	r3, [pc, #368]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	4a5b      	ldr	r2, [pc, #364]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c84:	f043 0302 	orr.w	r3, r3, #2
 8000c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8a:	4b59      	ldr	r3, [pc, #356]	@ (8000df0 <MX_GPIO_Init+0x1e0>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	f003 0302 	and.w	r3, r3, #2
 8000c92:	607b      	str	r3, [r7, #4]
 8000c94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_10
 8000c96:	2200      	movs	r2, #0
 8000c98:	f641 4113 	movw	r1, #7187	@ 0x1c13
 8000c9c:	4855      	ldr	r0, [pc, #340]	@ (8000df4 <MX_GPIO_Init+0x1e4>)
 8000c9e:	f001 f837 	bl	8001d10 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 8000ca8:	4853      	ldr	r0, [pc, #332]	@ (8000df8 <MX_GPIO_Init+0x1e8>)
 8000caa:	f001 f831 	bl	8001d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f24f 0107 	movw	r1, #61447	@ 0xf007
 8000cb4:	4851      	ldr	r0, [pc, #324]	@ (8000dfc <MX_GPIO_Init+0x1ec>)
 8000cb6:	f001 f82b 	bl	8001d10 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000cba:	230e      	movs	r3, #14
 8000cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cbe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc8:	f107 0314 	add.w	r3, r7, #20
 8000ccc:	4619      	mov	r1, r3
 8000cce:	484a      	ldr	r0, [pc, #296]	@ (8000df8 <MX_GPIO_Init+0x1e8>)
 8000cd0:	f000 fe82 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8000cd4:	2313      	movs	r3, #19
 8000cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4842      	ldr	r0, [pc, #264]	@ (8000df4 <MX_GPIO_Init+0x1e4>)
 8000cec:	f000 fe74 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 8000cf0:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000cf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	4619      	mov	r1, r3
 8000d04:	483b      	ldr	r0, [pc, #236]	@ (8000df4 <MX_GPIO_Init+0x1e4>)
 8000d06:	f000 fe67 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 8000d0a:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 8000d0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d10:	2301      	movs	r3, #1
 8000d12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d1c:	f107 0314 	add.w	r3, r7, #20
 8000d20:	4619      	mov	r1, r3
 8000d22:	4835      	ldr	r0, [pc, #212]	@ (8000df8 <MX_GPIO_Init+0x1e8>)
 8000d24:	f000 fe58 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14
 8000d28:	f24c 0307 	movw	r3, #49159	@ 0xc007
 8000d2c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2300      	movs	r3, #0
 8000d38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3a:	f107 0314 	add.w	r3, r7, #20
 8000d3e:	4619      	mov	r1, r3
 8000d40:	482e      	ldr	r0, [pc, #184]	@ (8000dfc <MX_GPIO_Init+0x1ec>)
 8000d42:	f000 fe49 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8
 8000d46:	f44f 63ea 	mov.w	r3, #1872	@ 0x750
 8000d4a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4828      	ldr	r0, [pc, #160]	@ (8000dfc <MX_GPIO_Init+0x1ec>)
 8000d5c:	f000 fe3c 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000d60:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d66:	2301      	movs	r3, #1
 8000d68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4619      	mov	r1, r3
 8000d78:	4820      	ldr	r0, [pc, #128]	@ (8000dfc <MX_GPIO_Init+0x1ec>)
 8000d7a:	f000 fe2d 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000d7e:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000d82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d84:	2300      	movs	r3, #0
 8000d86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	4619      	mov	r1, r3
 8000d92:	4819      	ldr	r0, [pc, #100]	@ (8000df8 <MX_GPIO_Init+0x1e8>)
 8000d94:	f000 fe20 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000d98:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000d9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000da6:	2302      	movs	r3, #2
 8000da8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	4619      	mov	r1, r3
 8000db0:	4810      	ldr	r0, [pc, #64]	@ (8000df4 <MX_GPIO_Init+0x1e4>)
 8000db2:	f000 fe11 	bl	80019d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2100      	movs	r1, #0
 8000dba:	2007      	movs	r0, #7
 8000dbc:	f000 fd43 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000dc0:	2007      	movs	r0, #7
 8000dc2:	f000 fd5c 	bl	800187e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2008      	movs	r0, #8
 8000dcc:	f000 fd3b 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000dd0:	2008      	movs	r0, #8
 8000dd2:	f000 fd54 	bl	800187e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2100      	movs	r1, #0
 8000dda:	2009      	movs	r0, #9
 8000ddc:	f000 fd33 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000de0:	2009      	movs	r0, #9
 8000de2:	f000 fd4c 	bl	800187e <HAL_NVIC_EnableIRQ>

}
 8000de6:	bf00      	nop
 8000de8:	3728      	adds	r7, #40	@ 0x28
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40023800 	.word	0x40023800
 8000df4:	40020000 	.word	0x40020000
 8000df8:	40020800 	.word	0x40020800
 8000dfc:	40020400 	.word	0x40020400

08000e00 <dataOut_LED>:

#include "ledbar.h"

void dataOut_LED(uint8_t data)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
    /*
     * i = 7 → 0
     * MSB부터 LSB까지 순차적으로 전송
     */
	for(int i = 7; i >= 0; i--)
 8000e0a:	2307      	movs	r3, #7
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	e027      	b.n	8000e60 <dataOut_LED+0x60>
         * data의 i번째 비트가 1이면 HIGH, 0이면 LOW
         *
         * 이 시점에서는 아직 74HC595 내부로 들어가지 않고
         * 단순히 입력 핀에 값만 세팅된 상태
         */
		if(data & (1 << i))
 8000e10:	79fa      	ldrb	r2, [r7, #7]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	fa42 f303 	asr.w	r3, r2, r3
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d006      	beq.n	8000e2e <dataOut_LED+0x2e>
		{
			HAL_GPIO_WritePin(SER_PORT_LED, SER_PIN_LED, GPIO_PIN_SET);
 8000e20:	2201      	movs	r2, #1
 8000e22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e26:	4818      	ldr	r0, [pc, #96]	@ (8000e88 <dataOut_LED+0x88>)
 8000e28:	f000 ff72 	bl	8001d10 <HAL_GPIO_WritePin>
 8000e2c:	e005      	b.n	8000e3a <dataOut_LED+0x3a>
		}
		else
		{
			HAL_GPIO_WritePin(SER_PORT_LED, SER_PIN_LED, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e34:	4814      	ldr	r0, [pc, #80]	@ (8000e88 <dataOut_LED+0x88>)
 8000e36:	f000 ff6b 	bl	8001d10 <HAL_GPIO_WritePin>
         *   내부 쉬프트 레지스터로 이동
         * - 이후 비트들은 한 칸씩 밀려남
         *
         * delay_us()는 setup/hold time 확보용 여유
         */
		HAL_GPIO_WritePin(SRCLK_PORT_LED, SRCLK_PIN_LED, GPIO_PIN_SET);
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	2120      	movs	r1, #32
 8000e3e:	4812      	ldr	r0, [pc, #72]	@ (8000e88 <dataOut_LED+0x88>)
 8000e40:	f000 ff66 	bl	8001d10 <HAL_GPIO_WritePin>
		delay_us(5);
 8000e44:	2005      	movs	r0, #5
 8000e46:	f7ff fc0d 	bl	8000664 <delay_us>

		HAL_GPIO_WritePin(SRCLK_PORT_LED, SRCLK_PIN_LED, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2120      	movs	r1, #32
 8000e4e:	480e      	ldr	r0, [pc, #56]	@ (8000e88 <dataOut_LED+0x88>)
 8000e50:	f000 ff5e 	bl	8001d10 <HAL_GPIO_WritePin>
		delay_us(5);
 8000e54:	2005      	movs	r0, #5
 8000e56:	f7ff fc05 	bl	8000664 <delay_us>
	for(int i = 7; i >= 0; i--)
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	3b01      	subs	r3, #1
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	dad4      	bge.n	8000e10 <dataOut_LED+0x10>
     *
     * 장점:
     * - 데이터 전송 중에는 출력이 바뀌지 않음
     * - LED/FND 사용 시 중간 상태가 보이지 않음
     */
	HAL_GPIO_WritePin(RCLK_PORT_LED, RCLK_PIN_LED, GPIO_PIN_SET);
 8000e66:	2201      	movs	r2, #1
 8000e68:	2140      	movs	r1, #64	@ 0x40
 8000e6a:	4807      	ldr	r0, [pc, #28]	@ (8000e88 <dataOut_LED+0x88>)
 8000e6c:	f000 ff50 	bl	8001d10 <HAL_GPIO_WritePin>
	delay_us(10);
 8000e70:	200a      	movs	r0, #10
 8000e72:	f7ff fbf7 	bl	8000664 <delay_us>
	HAL_GPIO_WritePin(RCLK_PORT_LED, RCLK_PIN_LED, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2140      	movs	r1, #64	@ 0x40
 8000e7a:	4803      	ldr	r0, [pc, #12]	@ (8000e88 <dataOut_LED+0x88>)
 8000e7c:	f000 ff48 	bl	8001d10 <HAL_GPIO_WritePin>
}
 8000e80:	bf00      	nop
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40020800 	.word	0x40020800

08000e8c <LED_BAR_UP_ing>:
	}
}


void LED_BAR_UP_ing()		//위로이동시
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0

	uint32_t currentTick = HAL_GetTick();		//Non-blocking
 8000e92:	f000 fbf1 	bl	8001678 <HAL_GetTick>
 8000e96:	6078      	str	r0, [r7, #4]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8000e98:	4b2d      	ldr	r3, [pc, #180]	@ (8000f50 <LED_BAR_UP_ing+0xc4>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	687a      	ldr	r2, [r7, #4]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	22c8      	movs	r2, #200	@ 0xc8
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d350      	bcc.n	8000f48 <LED_BAR_UP_ing+0xbc>
	prevTick = currentTick;
 8000ea6:	4a2a      	ldr	r2, [pc, #168]	@ (8000f50 <LED_BAR_UP_ing+0xc4>)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6013      	str	r3, [r2, #0]

	if(role1 != 1)
 8000eac:	4b29      	ldr	r3, [pc, #164]	@ (8000f54 <LED_BAR_UP_ing+0xc8>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d023      	beq.n	8000efc <LED_BAR_UP_ing+0x70>
	{
		Pattern |= (1 << (uint8_t)idx1);
 8000eb4:	4b28      	ldr	r3, [pc, #160]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	461a      	mov	r2, r3
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	4093      	lsls	r3, r2
 8000ec0:	b25a      	sxtb	r2, r3
 8000ec2:	4b26      	ldr	r3, [pc, #152]	@ (8000f5c <LED_BAR_UP_ing+0xd0>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	b25b      	sxtb	r3, r3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	b25b      	sxtb	r3, r3
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	4b23      	ldr	r3, [pc, #140]	@ (8000f5c <LED_BAR_UP_ing+0xd0>)
 8000ed0:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 8000ed2:	4b22      	ldr	r3, [pc, #136]	@ (8000f5c <LED_BAR_UP_ing+0xd0>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff ff92 	bl	8000e00 <dataOut_LED>

		idx1 = idx1 - 1;
 8000edc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000ee4:	6013      	str	r3, [r2, #0]
		if(idx1 < 0)
 8000ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	da2d      	bge.n	8000f4a <LED_BAR_UP_ing+0xbe>
		{
			idx1 = 3;
 8000eee:	4b1a      	ldr	r3, [pc, #104]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	601a      	str	r2, [r3, #0]
			role1 = 1;
 8000ef4:	4b17      	ldr	r3, [pc, #92]	@ (8000f54 <LED_BAR_UP_ing+0xc8>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
 8000efa:	e026      	b.n	8000f4a <LED_BAR_UP_ing+0xbe>
		}
	}
	else
	{
		Pattern = Pattern & ~(1 << (uint8_t)idx1);
 8000efc:	4b16      	ldr	r3, [pc, #88]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	461a      	mov	r2, r3
 8000f04:	2301      	movs	r3, #1
 8000f06:	4093      	lsls	r3, r2
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	b25a      	sxtb	r2, r3
 8000f0e:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <LED_BAR_UP_ing+0xd0>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b25b      	sxtb	r3, r3
 8000f14:	4013      	ands	r3, r2
 8000f16:	b25b      	sxtb	r3, r3
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <LED_BAR_UP_ing+0xd0>)
 8000f1c:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <LED_BAR_UP_ing+0xd0>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff ff6c 	bl	8000e00 <dataOut_LED>
		idx1 = idx1 - 1;
 8000f28:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000f30:	6013      	str	r3, [r2, #0]

		if(idx1 < 0)
 8000f32:	4b09      	ldr	r3, [pc, #36]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	da07      	bge.n	8000f4a <LED_BAR_UP_ing+0xbe>
		{
			idx1 = 3;
 8000f3a:	4b07      	ldr	r3, [pc, #28]	@ (8000f58 <LED_BAR_UP_ing+0xcc>)
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	601a      	str	r2, [r3, #0]
			role1 = 0;
 8000f40:	4b04      	ldr	r3, [pc, #16]	@ (8000f54 <LED_BAR_UP_ing+0xc8>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	701a      	strb	r2, [r3, #0]
 8000f46:	e000      	b.n	8000f4a <LED_BAR_UP_ing+0xbe>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8000f48:	bf00      	nop
		}
	}

}
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	200000c4 	.word	0x200000c4
 8000f54:	200000c8 	.word	0x200000c8
 8000f58:	20000074 	.word	0x20000074
 8000f5c:	200000c0 	.word	0x200000c0

08000f60 <LED_BAR_DOWN_ing>:

void LED_BAR_DOWN_ing()				//아래로 이동시
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0


	uint32_t currentTick = HAL_GetTick();
 8000f66:	f000 fb87 	bl	8001678 <HAL_GetTick>
 8000f6a:	6078      	str	r0, [r7, #4]
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 8000f6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001024 <LED_BAR_DOWN_ing+0xc4>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	22c8      	movs	r2, #200	@ 0xc8
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d350      	bcc.n	800101c <LED_BAR_DOWN_ing+0xbc>
	prevTick = currentTick;
 8000f7a:	4a2a      	ldr	r2, [pc, #168]	@ (8001024 <LED_BAR_DOWN_ing+0xc4>)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6013      	str	r3, [r2, #0]

	if(role2 != 1)
 8000f80:	4b29      	ldr	r3, [pc, #164]	@ (8001028 <LED_BAR_DOWN_ing+0xc8>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d023      	beq.n	8000fd0 <LED_BAR_DOWN_ing+0x70>
	{
		Pattern |= (1 << (uint8_t)idx2);
 8000f88:	4b28      	ldr	r3, [pc, #160]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	461a      	mov	r2, r3
 8000f90:	2301      	movs	r3, #1
 8000f92:	4093      	lsls	r3, r2
 8000f94:	b25a      	sxtb	r2, r3
 8000f96:	4b26      	ldr	r3, [pc, #152]	@ (8001030 <LED_BAR_DOWN_ing+0xd0>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	b25b      	sxtb	r3, r3
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	b25b      	sxtb	r3, r3
 8000fa0:	b2da      	uxtb	r2, r3
 8000fa2:	4b23      	ldr	r3, [pc, #140]	@ (8001030 <LED_BAR_DOWN_ing+0xd0>)
 8000fa4:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 8000fa6:	4b22      	ldr	r3, [pc, #136]	@ (8001030 <LED_BAR_DOWN_ing+0xd0>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff ff28 	bl	8000e00 <dataOut_LED>

		idx2 = idx2 + 1;
 8000fb0:	4b1e      	ldr	r3, [pc, #120]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8000fb8:	6013      	str	r3, [r2, #0]
		if(idx2 > 7)
 8000fba:	4b1c      	ldr	r3, [pc, #112]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b07      	cmp	r3, #7
 8000fc0:	dd2d      	ble.n	800101e <LED_BAR_DOWN_ing+0xbe>
		{
			idx2 = 4;
 8000fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8000fc4:	2204      	movs	r2, #4
 8000fc6:	601a      	str	r2, [r3, #0]
			role2 = 1;
 8000fc8:	4b17      	ldr	r3, [pc, #92]	@ (8001028 <LED_BAR_DOWN_ing+0xc8>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
 8000fce:	e026      	b.n	800101e <LED_BAR_DOWN_ing+0xbe>
		}
	}
	else
	{
		Pattern = Pattern & ~(1 << (uint8_t)idx2);
 8000fd0:	4b16      	ldr	r3, [pc, #88]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	2301      	movs	r3, #1
 8000fda:	4093      	lsls	r3, r2
 8000fdc:	b25b      	sxtb	r3, r3
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	b25a      	sxtb	r2, r3
 8000fe2:	4b13      	ldr	r3, [pc, #76]	@ (8001030 <LED_BAR_DOWN_ing+0xd0>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b25b      	sxtb	r3, r3
 8000fe8:	4013      	ands	r3, r2
 8000fea:	b25b      	sxtb	r3, r3
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <LED_BAR_DOWN_ing+0xd0>)
 8000ff0:	701a      	strb	r2, [r3, #0]
		dataOut_LED(Pattern);
 8000ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8001030 <LED_BAR_DOWN_ing+0xd0>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ff02 	bl	8000e00 <dataOut_LED>
		idx2 = idx2 + 1;
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	3301      	adds	r3, #1
 8001002:	4a0a      	ldr	r2, [pc, #40]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8001004:	6013      	str	r3, [r2, #0]

		if(idx2 > 7)
 8001006:	4b09      	ldr	r3, [pc, #36]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2b07      	cmp	r3, #7
 800100c:	dd07      	ble.n	800101e <LED_BAR_DOWN_ing+0xbe>
		{
			idx2 = 4;
 800100e:	4b07      	ldr	r3, [pc, #28]	@ (800102c <LED_BAR_DOWN_ing+0xcc>)
 8001010:	2204      	movs	r2, #4
 8001012:	601a      	str	r2, [r3, #0]
			role2 = 0;
 8001014:	4b04      	ldr	r3, [pc, #16]	@ (8001028 <LED_BAR_DOWN_ing+0xc8>)
 8001016:	2200      	movs	r2, #0
 8001018:	701a      	strb	r2, [r3, #0]
 800101a:	e000      	b.n	800101e <LED_BAR_DOWN_ing+0xbe>
	if ((currentTick - prevTick) < waitTick) return; // 200ms 아직 안 됨
 800101c:	bf00      	nop
		}
	}

}
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200000c4 	.word	0x200000c4
 8001028:	200000c9 	.word	0x200000c9
 800102c:	20000078 	.word	0x20000078
 8001030:	200000c0 	.word	0x200000c0

08001034 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_1)
 800103e:	88fb      	ldrh	r3, [r7, #6]
 8001040:	2b02      	cmp	r3, #2
 8001042:	d103      	bne.n	800104c <HAL_GPIO_EXTI_Callback+0x18>
  {
    current_floor = 1;
 8001044:	4b0b      	ldr	r3, [pc, #44]	@ (8001074 <HAL_GPIO_EXTI_Callback+0x40>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
    }
  else if(GPIO_Pin == GPIO_PIN_3)
    {
      current_floor = 3;
    }
}
 800104a:	e00c      	b.n	8001066 <HAL_GPIO_EXTI_Callback+0x32>
  else if(GPIO_Pin == GPIO_PIN_2)
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	2b04      	cmp	r3, #4
 8001050:	d103      	bne.n	800105a <HAL_GPIO_EXTI_Callback+0x26>
      current_floor = 2;
 8001052:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <HAL_GPIO_EXTI_Callback+0x40>)
 8001054:	2202      	movs	r2, #2
 8001056:	701a      	strb	r2, [r3, #0]
}
 8001058:	e005      	b.n	8001066 <HAL_GPIO_EXTI_Callback+0x32>
  else if(GPIO_Pin == GPIO_PIN_3)
 800105a:	88fb      	ldrh	r3, [r7, #6]
 800105c:	2b08      	cmp	r3, #8
 800105e:	d102      	bne.n	8001066 <HAL_GPIO_EXTI_Callback+0x32>
      current_floor = 3;
 8001060:	4b04      	ldr	r3, [pc, #16]	@ (8001074 <HAL_GPIO_EXTI_Callback+0x40>)
 8001062:	2203      	movs	r2, #3
 8001064:	701a      	strb	r2, [r3, #0]
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000050 	.word	0x20000050

08001078 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800107c:	f000 fa96 	bl	80015ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001080:	f000 f818 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001084:	f7ff fdc4 	bl	8000c10 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001088:	f000 f9ec 	bl	8001464 <MX_USART2_UART_Init>
  MX_TIM11_Init();
 800108c:	f000 f9a4 	bl	80013d8 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim11);
 8001090:	4806      	ldr	r0, [pc, #24]	@ (80010ac <main+0x34>)
 8001092:	f001 fb71 	bl	8002778 <HAL_TIM_Base_Start>


  SEVEN_SEG_Init();
 8001096:	f7ff fa81 	bl	800059c <SEVEN_SEG_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ButtonMove(current_floor);
 800109a:	4b05      	ldr	r3, [pc, #20]	@ (80010b0 <main+0x38>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fafa 	bl	8000698 <ButtonMove>
	  FND_ScanOnce();
 80010a4:	f7ff fcea 	bl	8000a7c <FND_ScanOnce>
  {
 80010a8:	bf00      	nop
 80010aa:	e7f6      	b.n	800109a <main+0x22>
 80010ac:	200000d4 	.word	0x200000d4
 80010b0:	20000050 	.word	0x20000050

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b094      	sub	sp, #80	@ 0x50
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 0320 	add.w	r3, r7, #32
 80010be:	2230      	movs	r2, #48	@ 0x30
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f002 fb6a 	bl	800379c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	4b27      	ldr	r3, [pc, #156]	@ (800117c <SystemClock_Config+0xc8>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e0:	4a26      	ldr	r2, [pc, #152]	@ (800117c <SystemClock_Config+0xc8>)
 80010e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e8:	4b24      	ldr	r3, [pc, #144]	@ (800117c <SystemClock_Config+0xc8>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	4b21      	ldr	r3, [pc, #132]	@ (8001180 <SystemClock_Config+0xcc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a20      	ldr	r2, [pc, #128]	@ (8001180 <SystemClock_Config+0xcc>)
 80010fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b1e      	ldr	r3, [pc, #120]	@ (8001180 <SystemClock_Config+0xcc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001110:	2301      	movs	r3, #1
 8001112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001114:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111a:	2302      	movs	r3, #2
 800111c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800111e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001122:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001124:	2304      	movs	r3, #4
 8001126:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001128:	2364      	movs	r3, #100	@ 0x64
 800112a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001130:	2304      	movs	r3, #4
 8001132:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001134:	f107 0320 	add.w	r3, r7, #32
 8001138:	4618      	mov	r0, r3
 800113a:	f000 fe35 	bl	8001da8 <HAL_RCC_OscConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001144:	f000 f81e 	bl	8001184 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001148:	230f      	movs	r3, #15
 800114a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800114c:	2302      	movs	r3, #2
 800114e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001158:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800115e:	f107 030c 	add.w	r3, r7, #12
 8001162:	2103      	movs	r1, #3
 8001164:	4618      	mov	r0, r3
 8001166:	f001 f897 	bl	8002298 <HAL_RCC_ClockConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001170:	f000 f808 	bl	8001184 <Error_Handler>
  }
}
 8001174:	bf00      	nop
 8001176:	3750      	adds	r7, #80	@ 0x50
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40023800 	.word	0x40023800
 8001180:	40007000 	.word	0x40007000

08001184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001188:	b672      	cpsid	i
}
 800118a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <Error_Handler+0x8>

08001190 <stepMotor>:
    {1, 0, 0, 1}  // step 8
};
// 1-2 상 여자

void stepMotor(uint8_t step)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, HALF_STEP_SEQ[step][0]);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	4a14      	ldr	r2, [pc, #80]	@ (80011f0 <stepMotor+0x60>)
 800119e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80011a2:	461a      	mov	r2, r3
 80011a4:	2101      	movs	r1, #1
 80011a6:	4813      	ldr	r0, [pc, #76]	@ (80011f4 <stepMotor+0x64>)
 80011a8:	f000 fdb2 	bl	8001d10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, HALF_STEP_SEQ[step][1]);
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	4a10      	ldr	r2, [pc, #64]	@ (80011f0 <stepMotor+0x60>)
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	4413      	add	r3, r2
 80011b4:	785b      	ldrb	r3, [r3, #1]
 80011b6:	461a      	mov	r2, r3
 80011b8:	2102      	movs	r1, #2
 80011ba:	480e      	ldr	r0, [pc, #56]	@ (80011f4 <stepMotor+0x64>)
 80011bc:	f000 fda8 	bl	8001d10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, HALF_STEP_SEQ[step][2]);
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	4a0b      	ldr	r2, [pc, #44]	@ (80011f0 <stepMotor+0x60>)
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	4413      	add	r3, r2
 80011c8:	789b      	ldrb	r3, [r3, #2]
 80011ca:	461a      	mov	r2, r3
 80011cc:	2110      	movs	r1, #16
 80011ce:	4809      	ldr	r0, [pc, #36]	@ (80011f4 <stepMotor+0x64>)
 80011d0:	f000 fd9e 	bl	8001d10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, HALF_STEP_SEQ[step][3]);
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4a06      	ldr	r2, [pc, #24]	@ (80011f0 <stepMotor+0x60>)
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	4413      	add	r3, r2
 80011dc:	78db      	ldrb	r3, [r3, #3]
 80011de:	461a      	mov	r2, r3
 80011e0:	2101      	movs	r1, #1
 80011e2:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <stepMotor+0x68>)
 80011e4:	f000 fd94 	bl	8001d10 <HAL_GPIO_WritePin>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	0800381c 	.word	0x0800381c
 80011f4:	40020000 	.word	0x40020000
 80011f8:	40020400 	.word	0x40020400

080011fc <rotateSteps>:



void rotateSteps(uint16_t degrees, uint8_t direction)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	460a      	mov	r2, r1
 8001206:	80fb      	strh	r3, [r7, #6]
 8001208:	4613      	mov	r3, r2
 800120a:	717b      	strb	r3, [r7, #5]
  uint16_t steps = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	81fb      	strh	r3, [r7, #14]
  steps = (uint16_t)((uint32_t)(degrees * STEPS_PER_REVOLATION) / 360);
 8001210:	88fb      	ldrh	r3, [r7, #6]
 8001212:	031b      	lsls	r3, r3, #12
 8001214:	08db      	lsrs	r3, r3, #3
 8001216:	4a22      	ldr	r2, [pc, #136]	@ (80012a0 <rotateSteps+0xa4>)
 8001218:	fba2 2303 	umull	r2, r3, r2, r3
 800121c:	089b      	lsrs	r3, r3, #2
 800121e:	81fb      	strh	r3, [r7, #14]
  if(step_count >= steps)
 8001220:	4b20      	ldr	r3, [pc, #128]	@ (80012a4 <rotateSteps+0xa8>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	89fa      	ldrh	r2, [r7, #14]
 8001226:	429a      	cmp	r2, r3
 8001228:	d935      	bls.n	8001296 <rotateSteps+0x9a>
  {
    return;
  }
  uint32_t now = HAL_GetTick();
 800122a:	f000 fa25 	bl	8001678 <HAL_GetTick>
 800122e:	60b8      	str	r0, [r7, #8]
  if (now - prevMoveTime >= 2)   // 2ms
 8001230:	4b1d      	ldr	r3, [pc, #116]	@ (80012a8 <rotateSteps+0xac>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	68ba      	ldr	r2, [r7, #8]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	2b01      	cmp	r3, #1
 800123a:	d92d      	bls.n	8001298 <rotateSteps+0x9c>
  {
    prevMoveTime = now;
 800123c:	4a1a      	ldr	r2, [pc, #104]	@ (80012a8 <rotateSteps+0xac>)
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	6013      	str	r3, [r2, #0]
    // 회전 방향에 따른 스탭 설정
    if(direction == DIR_CCW)
 8001242:	797b      	ldrb	r3, [r7, #5]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d10d      	bne.n	8001264 <rotateSteps+0x68>
    {
      step = (step+1) % 8; // 반시계 방향
 8001248:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <rotateSteps+0xb0>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	3301      	adds	r3, #1
 800124e:	425a      	negs	r2, r3
 8001250:	f003 0307 	and.w	r3, r3, #7
 8001254:	f002 0207 	and.w	r2, r2, #7
 8001258:	bf58      	it	pl
 800125a:	4253      	negpl	r3, r2
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <rotateSteps+0xb0>)
 8001260:	701a      	strb	r2, [r3, #0]
 8001262:	e00c      	b.n	800127e <rotateSteps+0x82>
    }
    else
    {
      step = (step+7) % 8; // 시계 방향
 8001264:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <rotateSteps+0xb0>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	3307      	adds	r3, #7
 800126a:	425a      	negs	r2, r3
 800126c:	f003 0307 	and.w	r3, r3, #7
 8001270:	f002 0207 	and.w	r2, r2, #7
 8001274:	bf58      	it	pl
 8001276:	4253      	negpl	r3, r2
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <rotateSteps+0xb0>)
 800127c:	701a      	strb	r2, [r3, #0]
    }
    stepMotor(step);
 800127e:	4b0b      	ldr	r3, [pc, #44]	@ (80012ac <rotateSteps+0xb0>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff ff84 	bl	8001190 <stepMotor>
    step_count++;
 8001288:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <rotateSteps+0xa8>)
 800128a:	881b      	ldrh	r3, [r3, #0]
 800128c:	3301      	adds	r3, #1
 800128e:	b29a      	uxth	r2, r3
 8001290:	4b04      	ldr	r3, [pc, #16]	@ (80012a4 <rotateSteps+0xa8>)
 8001292:	801a      	strh	r2, [r3, #0]
 8001294:	e000      	b.n	8001298 <rotateSteps+0x9c>
    return;
 8001296:	bf00      	nop
  }
}
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	16c16c17 	.word	0x16c16c17
 80012a4:	200000cc 	.word	0x200000cc
 80012a8:	200000d0 	.word	0x200000d0
 80012ac:	200000ca 	.word	0x200000ca

080012b0 <rotateInit>:

void rotateInit()
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  step_count = 0;
 80012b4:	4b03      	ldr	r3, [pc, #12]	@ (80012c4 <rotateInit+0x14>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	801a      	strh	r2, [r3, #0]
}
 80012ba:	bf00      	nop
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	200000cc 	.word	0x200000cc

080012c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	4b10      	ldr	r3, [pc, #64]	@ (8001314 <HAL_MspInit+0x4c>)
 80012d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001314 <HAL_MspInit+0x4c>)
 80012d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80012de:	4b0d      	ldr	r3, [pc, #52]	@ (8001314 <HAL_MspInit+0x4c>)
 80012e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012e6:	607b      	str	r3, [r7, #4]
 80012e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	603b      	str	r3, [r7, #0]
 80012ee:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <HAL_MspInit+0x4c>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	4a08      	ldr	r2, [pc, #32]	@ (8001314 <HAL_MspInit+0x4c>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012fa:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <HAL_MspInit+0x4c>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001302:	603b      	str	r3, [r7, #0]
 8001304:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001306:	bf00      	nop
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	40023800 	.word	0x40023800

08001318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <NMI_Handler+0x4>

08001320 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <HardFault_Handler+0x4>

08001328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800132c:	bf00      	nop
 800132e:	e7fd      	b.n	800132c <MemManage_Handler+0x4>

08001330 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001334:	bf00      	nop
 8001336:	e7fd      	b.n	8001334 <BusFault_Handler+0x4>

08001338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <UsageFault_Handler+0x4>

08001340 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr

0800136a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800136e:	f000 f96f 	bl	8001650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}

08001376 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800137a:	2002      	movs	r0, #2
 800137c:	f000 fcfc 	bl	8001d78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}

08001384 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001388:	2004      	movs	r0, #4
 800138a:	f000 fcf5 	bl	8001d78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}

08001392 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001396:	2008      	movs	r0, #8
 8001398:	f000 fcee 	bl	8001d78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}

080013a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013a4:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <USART2_IRQHandler+0x10>)
 80013a6:	f001 fb17 	bl	80029d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000011c 	.word	0x2000011c

080013b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013b8:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <SystemInit+0x20>)
 80013ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013be:	4a05      	ldr	r2, [pc, #20]	@ (80013d4 <SystemInit+0x20>)
 80013c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000ed00 	.word	0xe000ed00

080013d8 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80013dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <MX_TIM11_Init+0x40>)
 80013de:	4a0f      	ldr	r2, [pc, #60]	@ (800141c <MX_TIM11_Init+0x44>)
 80013e0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 80013e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001418 <MX_TIM11_Init+0x40>)
 80013e4:	2263      	movs	r2, #99	@ 0x63
 80013e6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001418 <MX_TIM11_Init+0x40>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80013ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <MX_TIM11_Init+0x40>)
 80013f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013f4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f6:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <MX_TIM11_Init+0x40>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fc:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <MX_TIM11_Init+0x40>)
 80013fe:	2200      	movs	r2, #0
 8001400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001402:	4805      	ldr	r0, [pc, #20]	@ (8001418 <MX_TIM11_Init+0x40>)
 8001404:	f001 f968 	bl	80026d8 <HAL_TIM_Base_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800140e:	f7ff feb9 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	200000d4 	.word	0x200000d4
 800141c:	40014800 	.word	0x40014800

08001420 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a0b      	ldr	r2, [pc, #44]	@ (800145c <HAL_TIM_Base_MspInit+0x3c>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d10d      	bne.n	800144e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <HAL_TIM_Base_MspInit+0x40>)
 8001438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800143a:	4a09      	ldr	r2, [pc, #36]	@ (8001460 <HAL_TIM_Base_MspInit+0x40>)
 800143c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001440:	6453      	str	r3, [r2, #68]	@ 0x44
 8001442:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <HAL_TIM_Base_MspInit+0x40>)
 8001444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001446:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 800144e:	bf00      	nop
 8001450:	3714      	adds	r7, #20
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	40014800 	.word	0x40014800
 8001460:	40023800 	.word	0x40023800

08001464 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001468:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800146a:	4a12      	ldr	r2, [pc, #72]	@ (80014b4 <MX_USART2_UART_Init+0x50>)
 800146c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800146e:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b0c      	ldr	r3, [pc, #48]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001482:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001488:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800148a:	220c      	movs	r2, #12
 800148c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800149c:	f001 fa4c 	bl	8002938 <HAL_UART_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014a6:	f7ff fe6d 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	2000011c 	.word	0x2000011c
 80014b4:	40004400 	.word	0x40004400

080014b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	@ 0x28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a1d      	ldr	r2, [pc, #116]	@ (800154c <HAL_UART_MspInit+0x94>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d133      	bne.n	8001542 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
 80014de:	4b1c      	ldr	r3, [pc, #112]	@ (8001550 <HAL_UART_MspInit+0x98>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001550 <HAL_UART_MspInit+0x98>)
 80014e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ea:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <HAL_UART_MspInit+0x98>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <HAL_UART_MspInit+0x98>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a14      	ldr	r2, [pc, #80]	@ (8001550 <HAL_UART_MspInit+0x98>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <HAL_UART_MspInit+0x98>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001512:	230c      	movs	r3, #12
 8001514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001516:	2302      	movs	r3, #2
 8001518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151e:	2303      	movs	r3, #3
 8001520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001522:	2307      	movs	r3, #7
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	4619      	mov	r1, r3
 800152c:	4809      	ldr	r0, [pc, #36]	@ (8001554 <HAL_UART_MspInit+0x9c>)
 800152e:	f000 fa53 	bl	80019d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	2026      	movs	r0, #38	@ 0x26
 8001538:	f000 f985 	bl	8001846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800153c:	2026      	movs	r0, #38	@ 0x26
 800153e:	f000 f99e 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001542:	bf00      	nop
 8001544:	3728      	adds	r7, #40	@ 0x28
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40004400 	.word	0x40004400
 8001550:	40023800 	.word	0x40023800
 8001554:	40020000 	.word	0x40020000

08001558 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001558:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001590 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800155c:	f7ff ff2a 	bl	80013b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001560:	480c      	ldr	r0, [pc, #48]	@ (8001594 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001562:	490d      	ldr	r1, [pc, #52]	@ (8001598 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001564:	4a0d      	ldr	r2, [pc, #52]	@ (800159c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001568:	e002      	b.n	8001570 <LoopCopyDataInit>

0800156a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800156c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156e:	3304      	adds	r3, #4

08001570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001574:	d3f9      	bcc.n	800156a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001576:	4a0a      	ldr	r2, [pc, #40]	@ (80015a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001578:	4c0a      	ldr	r4, [pc, #40]	@ (80015a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800157c:	e001      	b.n	8001582 <LoopFillZerobss>

0800157e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001580:	3204      	adds	r2, #4

08001582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001584:	d3fb      	bcc.n	800157e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001586:	f002 f911 	bl	80037ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800158a:	f7ff fd75 	bl	8001078 <main>
  bx  lr    
 800158e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001590:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001598:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 800159c:	08003864 	.word	0x08003864
  ldr r2, =_sbss
 80015a0:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80015a4:	20000168 	.word	0x20000168

080015a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a8:	e7fe      	b.n	80015a8 <ADC_IRQHandler>
	...

080015ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015b0:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <HAL_Init+0x40>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <HAL_Init+0x40>)
 80015b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015bc:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <HAL_Init+0x40>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0a      	ldr	r2, [pc, #40]	@ (80015ec <HAL_Init+0x40>)
 80015c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c8:	4b08      	ldr	r3, [pc, #32]	@ (80015ec <HAL_Init+0x40>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a07      	ldr	r2, [pc, #28]	@ (80015ec <HAL_Init+0x40>)
 80015ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f000 f92b 	bl	8001830 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015da:	200f      	movs	r0, #15
 80015dc:	f000 f808 	bl	80015f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e0:	f7ff fe72 	bl	80012c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023c00 	.word	0x40023c00

080015f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f8:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <HAL_InitTick+0x54>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b12      	ldr	r3, [pc, #72]	@ (8001648 <HAL_InitTick+0x58>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	4619      	mov	r1, r3
 8001602:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001606:	fbb3 f3f1 	udiv	r3, r3, r1
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f000 f943 	bl	800189a <HAL_SYSTICK_Config>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e00e      	b.n	800163c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b0f      	cmp	r3, #15
 8001622:	d80a      	bhi.n	800163a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001624:	2200      	movs	r2, #0
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800162c:	f000 f90b 	bl	8001846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001630:	4a06      	ldr	r2, [pc, #24]	@ (800164c <HAL_InitTick+0x5c>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
 8001638:	e000      	b.n	800163c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	2000007c 	.word	0x2000007c
 8001648:	20000084 	.word	0x20000084
 800164c:	20000080 	.word	0x20000080

08001650 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <HAL_IncTick+0x20>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <HAL_IncTick+0x24>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	4a04      	ldr	r2, [pc, #16]	@ (8001674 <HAL_IncTick+0x24>)
 8001662:	6013      	str	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20000084 	.word	0x20000084
 8001674:	20000164 	.word	0x20000164

08001678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return uwTick;
 800167c:	4b03      	ldr	r3, [pc, #12]	@ (800168c <HAL_GetTick+0x14>)
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	20000164 	.word	0x20000164

08001690 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f003 0307 	and.w	r3, r3, #7
 800169e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016a0:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <__NVIC_SetPriorityGrouping+0x44>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016a6:	68ba      	ldr	r2, [r7, #8]
 80016a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016ac:	4013      	ands	r3, r2
 80016ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016c2:	4a04      	ldr	r2, [pc, #16]	@ (80016d4 <__NVIC_SetPriorityGrouping+0x44>)
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	60d3      	str	r3, [r2, #12]
}
 80016c8:	bf00      	nop
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016dc:	4b04      	ldr	r3, [pc, #16]	@ (80016f0 <__NVIC_GetPriorityGrouping+0x18>)
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	0a1b      	lsrs	r3, r3, #8
 80016e2:	f003 0307 	and.w	r3, r3, #7
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001702:	2b00      	cmp	r3, #0
 8001704:	db0b      	blt.n	800171e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	f003 021f 	and.w	r2, r3, #31
 800170c:	4907      	ldr	r1, [pc, #28]	@ (800172c <__NVIC_EnableIRQ+0x38>)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	095b      	lsrs	r3, r3, #5
 8001714:	2001      	movs	r0, #1
 8001716:	fa00 f202 	lsl.w	r2, r0, r2
 800171a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000e100 	.word	0xe000e100

08001730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	6039      	str	r1, [r7, #0]
 800173a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800173c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001740:	2b00      	cmp	r3, #0
 8001742:	db0a      	blt.n	800175a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	b2da      	uxtb	r2, r3
 8001748:	490c      	ldr	r1, [pc, #48]	@ (800177c <__NVIC_SetPriority+0x4c>)
 800174a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174e:	0112      	lsls	r2, r2, #4
 8001750:	b2d2      	uxtb	r2, r2
 8001752:	440b      	add	r3, r1
 8001754:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001758:	e00a      	b.n	8001770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	b2da      	uxtb	r2, r3
 800175e:	4908      	ldr	r1, [pc, #32]	@ (8001780 <__NVIC_SetPriority+0x50>)
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	f003 030f 	and.w	r3, r3, #15
 8001766:	3b04      	subs	r3, #4
 8001768:	0112      	lsls	r2, r2, #4
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	440b      	add	r3, r1
 800176e:	761a      	strb	r2, [r3, #24]
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	e000e100 	.word	0xe000e100
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001784:	b480      	push	{r7}
 8001786:	b089      	sub	sp, #36	@ 0x24
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	f1c3 0307 	rsb	r3, r3, #7
 800179e:	2b04      	cmp	r3, #4
 80017a0:	bf28      	it	cs
 80017a2:	2304      	movcs	r3, #4
 80017a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	3304      	adds	r3, #4
 80017aa:	2b06      	cmp	r3, #6
 80017ac:	d902      	bls.n	80017b4 <NVIC_EncodePriority+0x30>
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	3b03      	subs	r3, #3
 80017b2:	e000      	b.n	80017b6 <NVIC_EncodePriority+0x32>
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43da      	mvns	r2, r3
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	401a      	ands	r2, r3
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	fa01 f303 	lsl.w	r3, r1, r3
 80017d6:	43d9      	mvns	r1, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017dc:	4313      	orrs	r3, r2
         );
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3724      	adds	r7, #36	@ 0x24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017fc:	d301      	bcc.n	8001802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017fe:	2301      	movs	r3, #1
 8001800:	e00f      	b.n	8001822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <SysTick_Config+0x40>)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3b01      	subs	r3, #1
 8001808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800180a:	210f      	movs	r1, #15
 800180c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001810:	f7ff ff8e 	bl	8001730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001814:	4b05      	ldr	r3, [pc, #20]	@ (800182c <SysTick_Config+0x40>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800181a:	4b04      	ldr	r3, [pc, #16]	@ (800182c <SysTick_Config+0x40>)
 800181c:	2207      	movs	r2, #7
 800181e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	e000e010 	.word	0xe000e010

08001830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff ff29 	bl	8001690 <__NVIC_SetPriorityGrouping>
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001846:	b580      	push	{r7, lr}
 8001848:	b086      	sub	sp, #24
 800184a:	af00      	add	r7, sp, #0
 800184c:	4603      	mov	r3, r0
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
 8001852:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001858:	f7ff ff3e 	bl	80016d8 <__NVIC_GetPriorityGrouping>
 800185c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	68b9      	ldr	r1, [r7, #8]
 8001862:	6978      	ldr	r0, [r7, #20]
 8001864:	f7ff ff8e 	bl	8001784 <NVIC_EncodePriority>
 8001868:	4602      	mov	r2, r0
 800186a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800186e:	4611      	mov	r1, r2
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff5d 	bl	8001730 <__NVIC_SetPriority>
}
 8001876:	bf00      	nop
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b082      	sub	sp, #8
 8001882:	af00      	add	r7, sp, #0
 8001884:	4603      	mov	r3, r0
 8001886:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff ff31 	bl	80016f4 <__NVIC_EnableIRQ>
}
 8001892:	bf00      	nop
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b082      	sub	sp, #8
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff ffa2 	bl	80017ec <SysTick_Config>
 80018a8:	4603      	mov	r3, r0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b084      	sub	sp, #16
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018be:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018c0:	f7ff feda 	bl	8001678 <HAL_GetTick>
 80018c4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d008      	beq.n	80018e4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2280      	movs	r2, #128	@ 0x80
 80018d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e052      	b.n	800198a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0216 	bic.w	r2, r2, #22
 80018f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	695a      	ldr	r2, [r3, #20]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001902:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001908:	2b00      	cmp	r3, #0
 800190a:	d103      	bne.n	8001914 <HAL_DMA_Abort+0x62>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001910:	2b00      	cmp	r3, #0
 8001912:	d007      	beq.n	8001924 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f022 0208 	bic.w	r2, r2, #8
 8001922:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 0201 	bic.w	r2, r2, #1
 8001932:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001934:	e013      	b.n	800195e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001936:	f7ff fe9f 	bl	8001678 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b05      	cmp	r3, #5
 8001942:	d90c      	bls.n	800195e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2220      	movs	r2, #32
 8001948:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2203      	movs	r2, #3
 800194e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e015      	b.n	800198a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	2b00      	cmp	r3, #0
 800196a:	d1e4      	bne.n	8001936 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001970:	223f      	movs	r2, #63	@ 0x3f
 8001972:	409a      	lsls	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001992:	b480      	push	{r7}
 8001994:	b083      	sub	sp, #12
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d004      	beq.n	80019b0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2280      	movs	r2, #128	@ 0x80
 80019aa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e00c      	b.n	80019ca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2205      	movs	r2, #5
 80019b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f022 0201 	bic.w	r2, r2, #1
 80019c6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d8:	b480      	push	{r7}
 80019da:	b089      	sub	sp, #36	@ 0x24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	61fb      	str	r3, [r7, #28]
 80019f2:	e159      	b.n	8001ca8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019f4:	2201      	movs	r2, #1
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	697a      	ldr	r2, [r7, #20]
 8001a04:	4013      	ands	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	f040 8148 	bne.w	8001ca2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d005      	beq.n	8001a2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d130      	bne.n	8001a8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	2203      	movs	r2, #3
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	43db      	mvns	r3, r3
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	68da      	ldr	r2, [r3, #12]
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a60:	2201      	movs	r2, #1
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	091b      	lsrs	r3, r3, #4
 8001a76:	f003 0201 	and.w	r2, r3, #1
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	2b03      	cmp	r3, #3
 8001a96:	d017      	beq.n	8001ac8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	2203      	movs	r2, #3
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4013      	ands	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f003 0303 	and.w	r3, r3, #3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d123      	bne.n	8001b1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	08da      	lsrs	r2, r3, #3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	3208      	adds	r2, #8
 8001adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	f003 0307 	and.w	r3, r3, #7
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	220f      	movs	r2, #15
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	4013      	ands	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	691a      	ldr	r2, [r3, #16]
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	08da      	lsrs	r2, r3, #3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	3208      	adds	r2, #8
 8001b16:	69b9      	ldr	r1, [r7, #24]
 8001b18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	2203      	movs	r2, #3
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 0203 	and.w	r2, r3, #3
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f000 80a2 	beq.w	8001ca2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	4b57      	ldr	r3, [pc, #348]	@ (8001cc0 <HAL_GPIO_Init+0x2e8>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	4a56      	ldr	r2, [pc, #344]	@ (8001cc0 <HAL_GPIO_Init+0x2e8>)
 8001b68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b6e:	4b54      	ldr	r3, [pc, #336]	@ (8001cc0 <HAL_GPIO_Init+0x2e8>)
 8001b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b7a:	4a52      	ldr	r2, [pc, #328]	@ (8001cc4 <HAL_GPIO_Init+0x2ec>)
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	089b      	lsrs	r3, r3, #2
 8001b80:	3302      	adds	r3, #2
 8001b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	f003 0303 	and.w	r3, r3, #3
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	220f      	movs	r2, #15
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43db      	mvns	r3, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a49      	ldr	r2, [pc, #292]	@ (8001cc8 <HAL_GPIO_Init+0x2f0>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d019      	beq.n	8001bda <HAL_GPIO_Init+0x202>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a48      	ldr	r2, [pc, #288]	@ (8001ccc <HAL_GPIO_Init+0x2f4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d013      	beq.n	8001bd6 <HAL_GPIO_Init+0x1fe>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a47      	ldr	r2, [pc, #284]	@ (8001cd0 <HAL_GPIO_Init+0x2f8>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d00d      	beq.n	8001bd2 <HAL_GPIO_Init+0x1fa>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a46      	ldr	r2, [pc, #280]	@ (8001cd4 <HAL_GPIO_Init+0x2fc>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d007      	beq.n	8001bce <HAL_GPIO_Init+0x1f6>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a45      	ldr	r2, [pc, #276]	@ (8001cd8 <HAL_GPIO_Init+0x300>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d101      	bne.n	8001bca <HAL_GPIO_Init+0x1f2>
 8001bc6:	2304      	movs	r3, #4
 8001bc8:	e008      	b.n	8001bdc <HAL_GPIO_Init+0x204>
 8001bca:	2307      	movs	r3, #7
 8001bcc:	e006      	b.n	8001bdc <HAL_GPIO_Init+0x204>
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e004      	b.n	8001bdc <HAL_GPIO_Init+0x204>
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	e002      	b.n	8001bdc <HAL_GPIO_Init+0x204>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <HAL_GPIO_Init+0x204>
 8001bda:	2300      	movs	r3, #0
 8001bdc:	69fa      	ldr	r2, [r7, #28]
 8001bde:	f002 0203 	and.w	r2, r2, #3
 8001be2:	0092      	lsls	r2, r2, #2
 8001be4:	4093      	lsls	r3, r2
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bec:	4935      	ldr	r1, [pc, #212]	@ (8001cc4 <HAL_GPIO_Init+0x2ec>)
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	089b      	lsrs	r3, r3, #2
 8001bf2:	3302      	adds	r3, #2
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bfa:	4b38      	ldr	r3, [pc, #224]	@ (8001cdc <HAL_GPIO_Init+0x304>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	43db      	mvns	r3, r3
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	4013      	ands	r3, r2
 8001c08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d003      	beq.n	8001c1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c1e:	4a2f      	ldr	r2, [pc, #188]	@ (8001cdc <HAL_GPIO_Init+0x304>)
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c24:	4b2d      	ldr	r3, [pc, #180]	@ (8001cdc <HAL_GPIO_Init+0x304>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c48:	4a24      	ldr	r2, [pc, #144]	@ (8001cdc <HAL_GPIO_Init+0x304>)
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c4e:	4b23      	ldr	r3, [pc, #140]	@ (8001cdc <HAL_GPIO_Init+0x304>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c72:	4a1a      	ldr	r2, [pc, #104]	@ (8001cdc <HAL_GPIO_Init+0x304>)
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c78:	4b18      	ldr	r3, [pc, #96]	@ (8001cdc <HAL_GPIO_Init+0x304>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c9c:	4a0f      	ldr	r2, [pc, #60]	@ (8001cdc <HAL_GPIO_Init+0x304>)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	61fb      	str	r3, [r7, #28]
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	2b0f      	cmp	r3, #15
 8001cac:	f67f aea2 	bls.w	80019f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	bf00      	nop
 8001cb4:	3724      	adds	r7, #36	@ 0x24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40013800 	.word	0x40013800
 8001cc8:	40020000 	.word	0x40020000
 8001ccc:	40020400 	.word	0x40020400
 8001cd0:	40020800 	.word	0x40020800
 8001cd4:	40020c00 	.word	0x40020c00
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	40013c00 	.word	0x40013c00

08001ce0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	691a      	ldr	r2, [r3, #16]
 8001cf0:	887b      	ldrh	r3, [r7, #2]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d002      	beq.n	8001cfe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	73fb      	strb	r3, [r7, #15]
 8001cfc:	e001      	b.n	8001d02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	460b      	mov	r3, r1
 8001d1a:	807b      	strh	r3, [r7, #2]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d20:	787b      	ldrb	r3, [r7, #1]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d26:	887a      	ldrh	r2, [r7, #2]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d2c:	e003      	b.n	8001d36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d2e:	887b      	ldrh	r3, [r7, #2]
 8001d30:	041a      	lsls	r2, r3, #16
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	619a      	str	r2, [r3, #24]
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b085      	sub	sp, #20
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	695b      	ldr	r3, [r3, #20]
 8001d52:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d54:	887a      	ldrh	r2, [r7, #2]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	041a      	lsls	r2, r3, #16
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	43d9      	mvns	r1, r3
 8001d60:	887b      	ldrh	r3, [r7, #2]
 8001d62:	400b      	ands	r3, r1
 8001d64:	431a      	orrs	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	619a      	str	r2, [r3, #24]
}
 8001d6a:	bf00      	nop
 8001d6c:	3714      	adds	r7, #20
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
	...

08001d78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001d82:	4b08      	ldr	r3, [pc, #32]	@ (8001da4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d84:	695a      	ldr	r2, [r3, #20]
 8001d86:	88fb      	ldrh	r3, [r7, #6]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d006      	beq.n	8001d9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d8e:	4a05      	ldr	r2, [pc, #20]	@ (8001da4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d94:	88fb      	ldrh	r3, [r7, #6]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff f94c 	bl	8001034 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40013c00 	.word	0x40013c00

08001da8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e267      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d075      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dc6:	4b88      	ldr	r3, [pc, #544]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f003 030c 	and.w	r3, r3, #12
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	d00c      	beq.n	8001dec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dd2:	4b85      	ldr	r3, [pc, #532]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dda:	2b08      	cmp	r3, #8
 8001ddc:	d112      	bne.n	8001e04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dde:	4b82      	ldr	r3, [pc, #520]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001de6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001dea:	d10b      	bne.n	8001e04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dec:	4b7e      	ldr	r3, [pc, #504]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d05b      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x108>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d157      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e242      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e0c:	d106      	bne.n	8001e1c <HAL_RCC_OscConfig+0x74>
 8001e0e:	4b76      	ldr	r3, [pc, #472]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a75      	ldr	r2, [pc, #468]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e18:	6013      	str	r3, [r2, #0]
 8001e1a:	e01d      	b.n	8001e58 <HAL_RCC_OscConfig+0xb0>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e24:	d10c      	bne.n	8001e40 <HAL_RCC_OscConfig+0x98>
 8001e26:	4b70      	ldr	r3, [pc, #448]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a6f      	ldr	r2, [pc, #444]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	4b6d      	ldr	r3, [pc, #436]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a6c      	ldr	r2, [pc, #432]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e3c:	6013      	str	r3, [r2, #0]
 8001e3e:	e00b      	b.n	8001e58 <HAL_RCC_OscConfig+0xb0>
 8001e40:	4b69      	ldr	r3, [pc, #420]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a68      	ldr	r2, [pc, #416]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e4a:	6013      	str	r3, [r2, #0]
 8001e4c:	4b66      	ldr	r3, [pc, #408]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a65      	ldr	r2, [pc, #404]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d013      	beq.n	8001e88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e60:	f7ff fc0a 	bl	8001678 <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e68:	f7ff fc06 	bl	8001678 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b64      	cmp	r3, #100	@ 0x64
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e207      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0f0      	beq.n	8001e68 <HAL_RCC_OscConfig+0xc0>
 8001e86:	e014      	b.n	8001eb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e88:	f7ff fbf6 	bl	8001678 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e90:	f7ff fbf2 	bl	8001678 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b64      	cmp	r3, #100	@ 0x64
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e1f3      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ea2:	4b51      	ldr	r3, [pc, #324]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1f0      	bne.n	8001e90 <HAL_RCC_OscConfig+0xe8>
 8001eae:	e000      	b.n	8001eb2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d063      	beq.n	8001f86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ebe:	4b4a      	ldr	r3, [pc, #296]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f003 030c 	and.w	r3, r3, #12
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00b      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eca:	4b47      	ldr	r3, [pc, #284]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ed2:	2b08      	cmp	r3, #8
 8001ed4:	d11c      	bne.n	8001f10 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ed6:	4b44      	ldr	r3, [pc, #272]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d116      	bne.n	8001f10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ee2:	4b41      	ldr	r3, [pc, #260]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d005      	beq.n	8001efa <HAL_RCC_OscConfig+0x152>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d001      	beq.n	8001efa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e1c7      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001efa:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	4937      	ldr	r1, [pc, #220]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f0e:	e03a      	b.n	8001f86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d020      	beq.n	8001f5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f18:	4b34      	ldr	r3, [pc, #208]	@ (8001fec <HAL_RCC_OscConfig+0x244>)
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f1e:	f7ff fbab 	bl	8001678 <HAL_GetTick>
 8001f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f24:	e008      	b.n	8001f38 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f26:	f7ff fba7 	bl	8001678 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d901      	bls.n	8001f38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e1a8      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f38:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0f0      	beq.n	8001f26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f44:	4b28      	ldr	r3, [pc, #160]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	691b      	ldr	r3, [r3, #16]
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	4925      	ldr	r1, [pc, #148]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	600b      	str	r3, [r1, #0]
 8001f58:	e015      	b.n	8001f86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f5a:	4b24      	ldr	r3, [pc, #144]	@ (8001fec <HAL_RCC_OscConfig+0x244>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f60:	f7ff fb8a 	bl	8001678 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f68:	f7ff fb86 	bl	8001678 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e187      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f0      	bne.n	8001f68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0308 	and.w	r3, r3, #8
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d036      	beq.n	8002000 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d016      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ff0 <HAL_RCC_OscConfig+0x248>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fa0:	f7ff fb6a 	bl	8001678 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fa8:	f7ff fb66 	bl	8001678 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e167      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fba:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <HAL_RCC_OscConfig+0x240>)
 8001fbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x200>
 8001fc6:	e01b      	b.n	8002000 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fc8:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <HAL_RCC_OscConfig+0x248>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fce:	f7ff fb53 	bl	8001678 <HAL_GetTick>
 8001fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd4:	e00e      	b.n	8001ff4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd6:	f7ff fb4f 	bl	8001678 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d907      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e150      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	42470000 	.word	0x42470000
 8001ff0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff4:	4b88      	ldr	r3, [pc, #544]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8001ff6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d1ea      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	2b00      	cmp	r3, #0
 800200a:	f000 8097 	beq.w	800213c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800200e:	2300      	movs	r3, #0
 8002010:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002012:	4b81      	ldr	r3, [pc, #516]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10f      	bne.n	800203e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	60bb      	str	r3, [r7, #8]
 8002022:	4b7d      	ldr	r3, [pc, #500]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	4a7c      	ldr	r2, [pc, #496]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800202c:	6413      	str	r3, [r2, #64]	@ 0x40
 800202e:	4b7a      	ldr	r3, [pc, #488]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002036:	60bb      	str	r3, [r7, #8]
 8002038:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800203a:	2301      	movs	r3, #1
 800203c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203e:	4b77      	ldr	r3, [pc, #476]	@ (800221c <HAL_RCC_OscConfig+0x474>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002046:	2b00      	cmp	r3, #0
 8002048:	d118      	bne.n	800207c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800204a:	4b74      	ldr	r3, [pc, #464]	@ (800221c <HAL_RCC_OscConfig+0x474>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a73      	ldr	r2, [pc, #460]	@ (800221c <HAL_RCC_OscConfig+0x474>)
 8002050:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002054:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002056:	f7ff fb0f 	bl	8001678 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800205e:	f7ff fb0b 	bl	8001678 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e10c      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002070:	4b6a      	ldr	r3, [pc, #424]	@ (800221c <HAL_RCC_OscConfig+0x474>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0f0      	beq.n	800205e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d106      	bne.n	8002092 <HAL_RCC_OscConfig+0x2ea>
 8002084:	4b64      	ldr	r3, [pc, #400]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002088:	4a63      	ldr	r2, [pc, #396]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 800208a:	f043 0301 	orr.w	r3, r3, #1
 800208e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002090:	e01c      	b.n	80020cc <HAL_RCC_OscConfig+0x324>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	2b05      	cmp	r3, #5
 8002098:	d10c      	bne.n	80020b4 <HAL_RCC_OscConfig+0x30c>
 800209a:	4b5f      	ldr	r3, [pc, #380]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 800209c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800209e:	4a5e      	ldr	r2, [pc, #376]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80020a0:	f043 0304 	orr.w	r3, r3, #4
 80020a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80020a6:	4b5c      	ldr	r3, [pc, #368]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80020a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020aa:	4a5b      	ldr	r2, [pc, #364]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80020b2:	e00b      	b.n	80020cc <HAL_RCC_OscConfig+0x324>
 80020b4:	4b58      	ldr	r3, [pc, #352]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80020b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b8:	4a57      	ldr	r2, [pc, #348]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80020ba:	f023 0301 	bic.w	r3, r3, #1
 80020be:	6713      	str	r3, [r2, #112]	@ 0x70
 80020c0:	4b55      	ldr	r3, [pc, #340]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80020c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c4:	4a54      	ldr	r2, [pc, #336]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80020c6:	f023 0304 	bic.w	r3, r3, #4
 80020ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d015      	beq.n	8002100 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d4:	f7ff fad0 	bl	8001678 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020da:	e00a      	b.n	80020f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020dc:	f7ff facc 	bl	8001678 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e0cb      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f2:	4b49      	ldr	r3, [pc, #292]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80020f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0ee      	beq.n	80020dc <HAL_RCC_OscConfig+0x334>
 80020fe:	e014      	b.n	800212a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002100:	f7ff faba 	bl	8001678 <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002106:	e00a      	b.n	800211e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002108:	f7ff fab6 	bl	8001678 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002116:	4293      	cmp	r3, r2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e0b5      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800211e:	4b3e      	ldr	r3, [pc, #248]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1ee      	bne.n	8002108 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800212a:	7dfb      	ldrb	r3, [r7, #23]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d105      	bne.n	800213c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002130:	4b39      	ldr	r3, [pc, #228]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002134:	4a38      	ldr	r2, [pc, #224]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002136:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800213a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 80a1 	beq.w	8002288 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002146:	4b34      	ldr	r3, [pc, #208]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 030c 	and.w	r3, r3, #12
 800214e:	2b08      	cmp	r3, #8
 8002150:	d05c      	beq.n	800220c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	2b02      	cmp	r3, #2
 8002158:	d141      	bne.n	80021de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800215a:	4b31      	ldr	r3, [pc, #196]	@ (8002220 <HAL_RCC_OscConfig+0x478>)
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002160:	f7ff fa8a 	bl	8001678 <HAL_GetTick>
 8002164:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002166:	e008      	b.n	800217a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002168:	f7ff fa86 	bl	8001678 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b02      	cmp	r3, #2
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e087      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800217a:	4b27      	ldr	r3, [pc, #156]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1f0      	bne.n	8002168 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	69da      	ldr	r2, [r3, #28]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a1b      	ldr	r3, [r3, #32]
 800218e:	431a      	orrs	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002194:	019b      	lsls	r3, r3, #6
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800219c:	085b      	lsrs	r3, r3, #1
 800219e:	3b01      	subs	r3, #1
 80021a0:	041b      	lsls	r3, r3, #16
 80021a2:	431a      	orrs	r2, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a8:	061b      	lsls	r3, r3, #24
 80021aa:	491b      	ldr	r1, [pc, #108]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002220 <HAL_RCC_OscConfig+0x478>)
 80021b2:	2201      	movs	r2, #1
 80021b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b6:	f7ff fa5f 	bl	8001678 <HAL_GetTick>
 80021ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021bc:	e008      	b.n	80021d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021be:	f7ff fa5b 	bl	8001678 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e05c      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d0:	4b11      	ldr	r3, [pc, #68]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d0f0      	beq.n	80021be <HAL_RCC_OscConfig+0x416>
 80021dc:	e054      	b.n	8002288 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021de:	4b10      	ldr	r3, [pc, #64]	@ (8002220 <HAL_RCC_OscConfig+0x478>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e4:	f7ff fa48 	bl	8001678 <HAL_GetTick>
 80021e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ea:	e008      	b.n	80021fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ec:	f7ff fa44 	bl	8001678 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e045      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fe:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <HAL_RCC_OscConfig+0x470>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f0      	bne.n	80021ec <HAL_RCC_OscConfig+0x444>
 800220a:	e03d      	b.n	8002288 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d107      	bne.n	8002224 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e038      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
 8002218:	40023800 	.word	0x40023800
 800221c:	40007000 	.word	0x40007000
 8002220:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002224:	4b1b      	ldr	r3, [pc, #108]	@ (8002294 <HAL_RCC_OscConfig+0x4ec>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d028      	beq.n	8002284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800223c:	429a      	cmp	r2, r3
 800223e:	d121      	bne.n	8002284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800224a:	429a      	cmp	r2, r3
 800224c:	d11a      	bne.n	8002284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002254:	4013      	ands	r3, r2
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800225a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800225c:	4293      	cmp	r3, r2
 800225e:	d111      	bne.n	8002284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226a:	085b      	lsrs	r3, r3, #1
 800226c:	3b01      	subs	r3, #1
 800226e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002270:	429a      	cmp	r2, r3
 8002272:	d107      	bne.n	8002284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800227e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002280:	429a      	cmp	r2, r3
 8002282:	d001      	beq.n	8002288 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40023800 	.word	0x40023800

08002298 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e0cc      	b.n	8002446 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022ac:	4b68      	ldr	r3, [pc, #416]	@ (8002450 <HAL_RCC_ClockConfig+0x1b8>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d90c      	bls.n	80022d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ba:	4b65      	ldr	r3, [pc, #404]	@ (8002450 <HAL_RCC_ClockConfig+0x1b8>)
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c2:	4b63      	ldr	r3, [pc, #396]	@ (8002450 <HAL_RCC_ClockConfig+0x1b8>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	683a      	ldr	r2, [r7, #0]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d001      	beq.n	80022d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e0b8      	b.n	8002446 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d020      	beq.n	8002322 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0304 	and.w	r3, r3, #4
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d005      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022ec:	4b59      	ldr	r3, [pc, #356]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	4a58      	ldr	r2, [pc, #352]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 80022f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0308 	and.w	r3, r3, #8
 8002300:	2b00      	cmp	r3, #0
 8002302:	d005      	beq.n	8002310 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002304:	4b53      	ldr	r3, [pc, #332]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	4a52      	ldr	r2, [pc, #328]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 800230a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800230e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002310:	4b50      	ldr	r3, [pc, #320]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	494d      	ldr	r1, [pc, #308]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 800231e:	4313      	orrs	r3, r2
 8002320:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d044      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d107      	bne.n	8002346 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002336:	4b47      	ldr	r3, [pc, #284]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d119      	bne.n	8002376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e07f      	b.n	8002446 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	2b02      	cmp	r3, #2
 800234c:	d003      	beq.n	8002356 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002352:	2b03      	cmp	r3, #3
 8002354:	d107      	bne.n	8002366 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002356:	4b3f      	ldr	r3, [pc, #252]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e06f      	b.n	8002446 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002366:	4b3b      	ldr	r3, [pc, #236]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e067      	b.n	8002446 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002376:	4b37      	ldr	r3, [pc, #220]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f023 0203 	bic.w	r2, r3, #3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	4934      	ldr	r1, [pc, #208]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 8002384:	4313      	orrs	r3, r2
 8002386:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002388:	f7ff f976 	bl	8001678 <HAL_GetTick>
 800238c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238e:	e00a      	b.n	80023a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002390:	f7ff f972 	bl	8001678 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800239e:	4293      	cmp	r3, r2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e04f      	b.n	8002446 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 020c 	and.w	r2, r3, #12
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d1eb      	bne.n	8002390 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023b8:	4b25      	ldr	r3, [pc, #148]	@ (8002450 <HAL_RCC_ClockConfig+0x1b8>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d20c      	bcs.n	80023e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c6:	4b22      	ldr	r3, [pc, #136]	@ (8002450 <HAL_RCC_ClockConfig+0x1b8>)
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	b2d2      	uxtb	r2, r2
 80023cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ce:	4b20      	ldr	r3, [pc, #128]	@ (8002450 <HAL_RCC_ClockConfig+0x1b8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d001      	beq.n	80023e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e032      	b.n	8002446 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d008      	beq.n	80023fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023ec:	4b19      	ldr	r3, [pc, #100]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	4916      	ldr	r1, [pc, #88]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0308 	and.w	r3, r3, #8
 8002406:	2b00      	cmp	r3, #0
 8002408:	d009      	beq.n	800241e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800240a:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	490e      	ldr	r1, [pc, #56]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	4313      	orrs	r3, r2
 800241c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800241e:	f000 f821 	bl	8002464 <HAL_RCC_GetSysClockFreq>
 8002422:	4602      	mov	r2, r0
 8002424:	4b0b      	ldr	r3, [pc, #44]	@ (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	091b      	lsrs	r3, r3, #4
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	490a      	ldr	r1, [pc, #40]	@ (8002458 <HAL_RCC_ClockConfig+0x1c0>)
 8002430:	5ccb      	ldrb	r3, [r1, r3]
 8002432:	fa22 f303 	lsr.w	r3, r2, r3
 8002436:	4a09      	ldr	r2, [pc, #36]	@ (800245c <HAL_RCC_ClockConfig+0x1c4>)
 8002438:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800243a:	4b09      	ldr	r3, [pc, #36]	@ (8002460 <HAL_RCC_ClockConfig+0x1c8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff f8d6 	bl	80015f0 <HAL_InitTick>

  return HAL_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	40023c00 	.word	0x40023c00
 8002454:	40023800 	.word	0x40023800
 8002458:	0800383c 	.word	0x0800383c
 800245c:	2000007c 	.word	0x2000007c
 8002460:	20000080 	.word	0x20000080

08002464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002468:	b094      	sub	sp, #80	@ 0x50
 800246a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002470:	2300      	movs	r3, #0
 8002472:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800247c:	4b79      	ldr	r3, [pc, #484]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x200>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 030c 	and.w	r3, r3, #12
 8002484:	2b08      	cmp	r3, #8
 8002486:	d00d      	beq.n	80024a4 <HAL_RCC_GetSysClockFreq+0x40>
 8002488:	2b08      	cmp	r3, #8
 800248a:	f200 80e1 	bhi.w	8002650 <HAL_RCC_GetSysClockFreq+0x1ec>
 800248e:	2b00      	cmp	r3, #0
 8002490:	d002      	beq.n	8002498 <HAL_RCC_GetSysClockFreq+0x34>
 8002492:	2b04      	cmp	r3, #4
 8002494:	d003      	beq.n	800249e <HAL_RCC_GetSysClockFreq+0x3a>
 8002496:	e0db      	b.n	8002650 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002498:	4b73      	ldr	r3, [pc, #460]	@ (8002668 <HAL_RCC_GetSysClockFreq+0x204>)
 800249a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800249c:	e0db      	b.n	8002656 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800249e:	4b73      	ldr	r3, [pc, #460]	@ (800266c <HAL_RCC_GetSysClockFreq+0x208>)
 80024a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024a2:	e0d8      	b.n	8002656 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024a4:	4b6f      	ldr	r3, [pc, #444]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x200>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x200>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d063      	beq.n	8002582 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x200>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	099b      	lsrs	r3, r3, #6
 80024c0:	2200      	movs	r2, #0
 80024c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80024c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80024ce:	2300      	movs	r3, #0
 80024d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80024d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80024d6:	4622      	mov	r2, r4
 80024d8:	462b      	mov	r3, r5
 80024da:	f04f 0000 	mov.w	r0, #0
 80024de:	f04f 0100 	mov.w	r1, #0
 80024e2:	0159      	lsls	r1, r3, #5
 80024e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024e8:	0150      	lsls	r0, r2, #5
 80024ea:	4602      	mov	r2, r0
 80024ec:	460b      	mov	r3, r1
 80024ee:	4621      	mov	r1, r4
 80024f0:	1a51      	subs	r1, r2, r1
 80024f2:	6139      	str	r1, [r7, #16]
 80024f4:	4629      	mov	r1, r5
 80024f6:	eb63 0301 	sbc.w	r3, r3, r1
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	f04f 0300 	mov.w	r3, #0
 8002504:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002508:	4659      	mov	r1, fp
 800250a:	018b      	lsls	r3, r1, #6
 800250c:	4651      	mov	r1, sl
 800250e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002512:	4651      	mov	r1, sl
 8002514:	018a      	lsls	r2, r1, #6
 8002516:	4651      	mov	r1, sl
 8002518:	ebb2 0801 	subs.w	r8, r2, r1
 800251c:	4659      	mov	r1, fp
 800251e:	eb63 0901 	sbc.w	r9, r3, r1
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	f04f 0300 	mov.w	r3, #0
 800252a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800252e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002532:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002536:	4690      	mov	r8, r2
 8002538:	4699      	mov	r9, r3
 800253a:	4623      	mov	r3, r4
 800253c:	eb18 0303 	adds.w	r3, r8, r3
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	462b      	mov	r3, r5
 8002544:	eb49 0303 	adc.w	r3, r9, r3
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	f04f 0200 	mov.w	r2, #0
 800254e:	f04f 0300 	mov.w	r3, #0
 8002552:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002556:	4629      	mov	r1, r5
 8002558:	024b      	lsls	r3, r1, #9
 800255a:	4621      	mov	r1, r4
 800255c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002560:	4621      	mov	r1, r4
 8002562:	024a      	lsls	r2, r1, #9
 8002564:	4610      	mov	r0, r2
 8002566:	4619      	mov	r1, r3
 8002568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800256a:	2200      	movs	r2, #0
 800256c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800256e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002570:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002574:	f7fd fe30 	bl	80001d8 <__aeabi_uldivmod>
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	4613      	mov	r3, r2
 800257e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002580:	e058      	b.n	8002634 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002582:	4b38      	ldr	r3, [pc, #224]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x200>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	099b      	lsrs	r3, r3, #6
 8002588:	2200      	movs	r2, #0
 800258a:	4618      	mov	r0, r3
 800258c:	4611      	mov	r1, r2
 800258e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002592:	623b      	str	r3, [r7, #32]
 8002594:	2300      	movs	r3, #0
 8002596:	627b      	str	r3, [r7, #36]	@ 0x24
 8002598:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800259c:	4642      	mov	r2, r8
 800259e:	464b      	mov	r3, r9
 80025a0:	f04f 0000 	mov.w	r0, #0
 80025a4:	f04f 0100 	mov.w	r1, #0
 80025a8:	0159      	lsls	r1, r3, #5
 80025aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025ae:	0150      	lsls	r0, r2, #5
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4641      	mov	r1, r8
 80025b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80025ba:	4649      	mov	r1, r9
 80025bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80025c0:	f04f 0200 	mov.w	r2, #0
 80025c4:	f04f 0300 	mov.w	r3, #0
 80025c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80025cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80025d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80025d4:	ebb2 040a 	subs.w	r4, r2, sl
 80025d8:	eb63 050b 	sbc.w	r5, r3, fp
 80025dc:	f04f 0200 	mov.w	r2, #0
 80025e0:	f04f 0300 	mov.w	r3, #0
 80025e4:	00eb      	lsls	r3, r5, #3
 80025e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025ea:	00e2      	lsls	r2, r4, #3
 80025ec:	4614      	mov	r4, r2
 80025ee:	461d      	mov	r5, r3
 80025f0:	4643      	mov	r3, r8
 80025f2:	18e3      	adds	r3, r4, r3
 80025f4:	603b      	str	r3, [r7, #0]
 80025f6:	464b      	mov	r3, r9
 80025f8:	eb45 0303 	adc.w	r3, r5, r3
 80025fc:	607b      	str	r3, [r7, #4]
 80025fe:	f04f 0200 	mov.w	r2, #0
 8002602:	f04f 0300 	mov.w	r3, #0
 8002606:	e9d7 4500 	ldrd	r4, r5, [r7]
 800260a:	4629      	mov	r1, r5
 800260c:	028b      	lsls	r3, r1, #10
 800260e:	4621      	mov	r1, r4
 8002610:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002614:	4621      	mov	r1, r4
 8002616:	028a      	lsls	r2, r1, #10
 8002618:	4610      	mov	r0, r2
 800261a:	4619      	mov	r1, r3
 800261c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800261e:	2200      	movs	r2, #0
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	61fa      	str	r2, [r7, #28]
 8002624:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002628:	f7fd fdd6 	bl	80001d8 <__aeabi_uldivmod>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4613      	mov	r3, r2
 8002632:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002634:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x200>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	0c1b      	lsrs	r3, r3, #16
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	3301      	adds	r3, #1
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002644:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002648:	fbb2 f3f3 	udiv	r3, r2, r3
 800264c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800264e:	e002      	b.n	8002656 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002650:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <HAL_RCC_GetSysClockFreq+0x204>)
 8002652:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002654:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002658:	4618      	mov	r0, r3
 800265a:	3750      	adds	r7, #80	@ 0x50
 800265c:	46bd      	mov	sp, r7
 800265e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002662:	bf00      	nop
 8002664:	40023800 	.word	0x40023800
 8002668:	00f42400 	.word	0x00f42400
 800266c:	007a1200 	.word	0x007a1200

08002670 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002674:	4b03      	ldr	r3, [pc, #12]	@ (8002684 <HAL_RCC_GetHCLKFreq+0x14>)
 8002676:	681b      	ldr	r3, [r3, #0]
}
 8002678:	4618      	mov	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	2000007c 	.word	0x2000007c

08002688 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800268c:	f7ff fff0 	bl	8002670 <HAL_RCC_GetHCLKFreq>
 8002690:	4602      	mov	r2, r0
 8002692:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	0a9b      	lsrs	r3, r3, #10
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	4903      	ldr	r1, [pc, #12]	@ (80026ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800269e:	5ccb      	ldrb	r3, [r1, r3]
 80026a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40023800 	.word	0x40023800
 80026ac:	0800384c 	.word	0x0800384c

080026b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026b4:	f7ff ffdc 	bl	8002670 <HAL_RCC_GetHCLKFreq>
 80026b8:	4602      	mov	r2, r0
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	0b5b      	lsrs	r3, r3, #13
 80026c0:	f003 0307 	and.w	r3, r3, #7
 80026c4:	4903      	ldr	r1, [pc, #12]	@ (80026d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026c6:	5ccb      	ldrb	r3, [r1, r3]
 80026c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40023800 	.word	0x40023800
 80026d4:	0800384c 	.word	0x0800384c

080026d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e041      	b.n	800276e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d106      	bne.n	8002704 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7fe fe8e 	bl	8001420 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2202      	movs	r2, #2
 8002708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3304      	adds	r3, #4
 8002714:	4619      	mov	r1, r3
 8002716:	4610      	mov	r0, r2
 8002718:	f000 f888 	bl	800282c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d001      	beq.n	8002790 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e03c      	b.n	800280a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2202      	movs	r2, #2
 8002794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a1e      	ldr	r2, [pc, #120]	@ (8002818 <HAL_TIM_Base_Start+0xa0>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d018      	beq.n	80027d4 <HAL_TIM_Base_Start+0x5c>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027aa:	d013      	beq.n	80027d4 <HAL_TIM_Base_Start+0x5c>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a1a      	ldr	r2, [pc, #104]	@ (800281c <HAL_TIM_Base_Start+0xa4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d00e      	beq.n	80027d4 <HAL_TIM_Base_Start+0x5c>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a19      	ldr	r2, [pc, #100]	@ (8002820 <HAL_TIM_Base_Start+0xa8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d009      	beq.n	80027d4 <HAL_TIM_Base_Start+0x5c>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a17      	ldr	r2, [pc, #92]	@ (8002824 <HAL_TIM_Base_Start+0xac>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d004      	beq.n	80027d4 <HAL_TIM_Base_Start+0x5c>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a16      	ldr	r2, [pc, #88]	@ (8002828 <HAL_TIM_Base_Start+0xb0>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d111      	bne.n	80027f8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2b06      	cmp	r3, #6
 80027e4:	d010      	beq.n	8002808 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f042 0201 	orr.w	r2, r2, #1
 80027f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027f6:	e007      	b.n	8002808 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 0201 	orr.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40010000 	.word	0x40010000
 800281c:	40000400 	.word	0x40000400
 8002820:	40000800 	.word	0x40000800
 8002824:	40000c00 	.word	0x40000c00
 8002828:	40014000 	.word	0x40014000

0800282c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a37      	ldr	r2, [pc, #220]	@ (800291c <TIM_Base_SetConfig+0xf0>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d00f      	beq.n	8002864 <TIM_Base_SetConfig+0x38>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800284a:	d00b      	beq.n	8002864 <TIM_Base_SetConfig+0x38>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a34      	ldr	r2, [pc, #208]	@ (8002920 <TIM_Base_SetConfig+0xf4>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d007      	beq.n	8002864 <TIM_Base_SetConfig+0x38>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4a33      	ldr	r2, [pc, #204]	@ (8002924 <TIM_Base_SetConfig+0xf8>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d003      	beq.n	8002864 <TIM_Base_SetConfig+0x38>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	4a32      	ldr	r2, [pc, #200]	@ (8002928 <TIM_Base_SetConfig+0xfc>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d108      	bne.n	8002876 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800286a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	4313      	orrs	r3, r2
 8002874:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a28      	ldr	r2, [pc, #160]	@ (800291c <TIM_Base_SetConfig+0xf0>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d01b      	beq.n	80028b6 <TIM_Base_SetConfig+0x8a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002884:	d017      	beq.n	80028b6 <TIM_Base_SetConfig+0x8a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a25      	ldr	r2, [pc, #148]	@ (8002920 <TIM_Base_SetConfig+0xf4>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d013      	beq.n	80028b6 <TIM_Base_SetConfig+0x8a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a24      	ldr	r2, [pc, #144]	@ (8002924 <TIM_Base_SetConfig+0xf8>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d00f      	beq.n	80028b6 <TIM_Base_SetConfig+0x8a>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a23      	ldr	r2, [pc, #140]	@ (8002928 <TIM_Base_SetConfig+0xfc>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d00b      	beq.n	80028b6 <TIM_Base_SetConfig+0x8a>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a22      	ldr	r2, [pc, #136]	@ (800292c <TIM_Base_SetConfig+0x100>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d007      	beq.n	80028b6 <TIM_Base_SetConfig+0x8a>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a21      	ldr	r2, [pc, #132]	@ (8002930 <TIM_Base_SetConfig+0x104>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d003      	beq.n	80028b6 <TIM_Base_SetConfig+0x8a>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a20      	ldr	r2, [pc, #128]	@ (8002934 <TIM_Base_SetConfig+0x108>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d108      	bne.n	80028c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a0c      	ldr	r2, [pc, #48]	@ (800291c <TIM_Base_SetConfig+0xf0>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d103      	bne.n	80028f6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	691a      	ldr	r2, [r3, #16]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f043 0204 	orr.w	r2, r3, #4
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2201      	movs	r2, #1
 8002906:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	601a      	str	r2, [r3, #0]
}
 800290e:	bf00      	nop
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	40010000 	.word	0x40010000
 8002920:	40000400 	.word	0x40000400
 8002924:	40000800 	.word	0x40000800
 8002928:	40000c00 	.word	0x40000c00
 800292c:	40014000 	.word	0x40014000
 8002930:	40014400 	.word	0x40014400
 8002934:	40014800 	.word	0x40014800

08002938 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e042      	b.n	80029d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d106      	bne.n	8002964 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fe fdaa 	bl	80014b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2224      	movs	r2, #36	@ 0x24
 8002968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800297a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 fc99 	bl	80032b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	691a      	ldr	r2, [r3, #16]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002990:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	695a      	ldr	r2, [r3, #20]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68da      	ldr	r2, [r3, #12]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2220      	movs	r2, #32
 80029bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2220      	movs	r2, #32
 80029c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b0ba      	sub	sp, #232	@ 0xe8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80029fe:	2300      	movs	r3, #0
 8002a00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a0e:	f003 030f 	and.w	r3, r3, #15
 8002a12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002a16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10f      	bne.n	8002a3e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a22:	f003 0320 	and.w	r3, r3, #32
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d009      	beq.n	8002a3e <HAL_UART_IRQHandler+0x66>
 8002a2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a2e:	f003 0320 	and.w	r3, r3, #32
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d003      	beq.n	8002a3e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 fb7e 	bl	8003138 <UART_Receive_IT>
      return;
 8002a3c:	e273      	b.n	8002f26 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002a3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	f000 80de 	beq.w	8002c04 <HAL_UART_IRQHandler+0x22c>
 8002a48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d106      	bne.n	8002a62 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a58:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80d1 	beq.w	8002c04 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00b      	beq.n	8002a86 <HAL_UART_IRQHandler+0xae>
 8002a6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d005      	beq.n	8002a86 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7e:	f043 0201 	orr.w	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00b      	beq.n	8002aaa <HAL_UART_IRQHandler+0xd2>
 8002a92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d005      	beq.n	8002aaa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa2:	f043 0202 	orr.w	r2, r3, #2
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00b      	beq.n	8002ace <HAL_UART_IRQHandler+0xf6>
 8002ab6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d005      	beq.n	8002ace <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	f043 0204 	orr.w	r2, r3, #4
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d011      	beq.n	8002afe <HAL_UART_IRQHandler+0x126>
 8002ada:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ade:	f003 0320 	and.w	r3, r3, #32
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d105      	bne.n	8002af2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002ae6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d005      	beq.n	8002afe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af6:	f043 0208 	orr.w	r2, r3, #8
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 820a 	beq.w	8002f1c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b0c:	f003 0320 	and.w	r3, r3, #32
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d008      	beq.n	8002b26 <HAL_UART_IRQHandler+0x14e>
 8002b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b18:	f003 0320 	and.w	r3, r3, #32
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d002      	beq.n	8002b26 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 fb09 	bl	8003138 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b30:	2b40      	cmp	r3, #64	@ 0x40
 8002b32:	bf0c      	ite	eq
 8002b34:	2301      	moveq	r3, #1
 8002b36:	2300      	movne	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b42:	f003 0308 	and.w	r3, r3, #8
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d103      	bne.n	8002b52 <HAL_UART_IRQHandler+0x17a>
 8002b4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d04f      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 fa14 	bl	8002f80 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b62:	2b40      	cmp	r3, #64	@ 0x40
 8002b64:	d141      	bne.n	8002bea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	3314      	adds	r3, #20
 8002b6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b74:	e853 3f00 	ldrex	r3, [r3]
 8002b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002b7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3314      	adds	r3, #20
 8002b8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002b92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002b96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002b9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002ba2:	e841 2300 	strex	r3, r2, [r1]
 8002ba6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002baa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1d9      	bne.n	8002b66 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d013      	beq.n	8002be2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bbe:	4a8a      	ldr	r2, [pc, #552]	@ (8002de8 <HAL_UART_IRQHandler+0x410>)
 8002bc0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe fee3 	bl	8001992 <HAL_DMA_Abort_IT>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d016      	beq.n	8002c00 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002bdc:	4610      	mov	r0, r2
 8002bde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002be0:	e00e      	b.n	8002c00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f9b6 	bl	8002f54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002be8:	e00a      	b.n	8002c00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f9b2 	bl	8002f54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bf0:	e006      	b.n	8002c00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 f9ae 	bl	8002f54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002bfe:	e18d      	b.n	8002f1c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c00:	bf00      	nop
    return;
 8002c02:	e18b      	b.n	8002f1c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	f040 8167 	bne.w	8002edc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c12:	f003 0310 	and.w	r3, r3, #16
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f000 8160 	beq.w	8002edc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002c1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c20:	f003 0310 	and.w	r3, r3, #16
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 8159 	beq.w	8002edc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	60bb      	str	r3, [r7, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c4a:	2b40      	cmp	r3, #64	@ 0x40
 8002c4c:	f040 80ce 	bne.w	8002dec <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002c5c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 80a9 	beq.w	8002db8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002c6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	f080 80a2 	bcs.w	8002db8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c7a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c86:	f000 8088 	beq.w	8002d9a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	330c      	adds	r3, #12
 8002c90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c98:	e853 3f00 	ldrex	r3, [r3]
 8002c9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002ca0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ca4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ca8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	330c      	adds	r3, #12
 8002cb2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002cb6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002cba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002cc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002cc6:	e841 2300 	strex	r3, r2, [r1]
 8002cca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002cce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1d9      	bne.n	8002c8a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	3314      	adds	r3, #20
 8002cdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ce0:	e853 3f00 	ldrex	r3, [r3]
 8002ce4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002ce6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ce8:	f023 0301 	bic.w	r3, r3, #1
 8002cec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	3314      	adds	r3, #20
 8002cf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002cfa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002cfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002d02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002d06:	e841 2300 	strex	r3, r2, [r1]
 8002d0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002d0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1e1      	bne.n	8002cd6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	3314      	adds	r3, #20
 8002d18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d1c:	e853 3f00 	ldrex	r3, [r3]
 8002d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3314      	adds	r3, #20
 8002d32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002d36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002d38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002d3c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002d3e:	e841 2300 	strex	r3, r2, [r1]
 8002d42:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002d44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1e3      	bne.n	8002d12 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2220      	movs	r2, #32
 8002d4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	330c      	adds	r3, #12
 8002d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d62:	e853 3f00 	ldrex	r3, [r3]
 8002d66:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002d68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d6a:	f023 0310 	bic.w	r3, r3, #16
 8002d6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	330c      	adds	r3, #12
 8002d78:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002d7c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002d7e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d80:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d82:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d84:	e841 2300 	strex	r3, r2, [r1]
 8002d88:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002d8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1e3      	bne.n	8002d58 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fe fd8c 	bl	80018b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	4619      	mov	r1, r3
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 f8d9 	bl	8002f68 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002db6:	e0b3      	b.n	8002f20 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002dbc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	f040 80ad 	bne.w	8002f20 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dd0:	f040 80a6 	bne.w	8002f20 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002dde:	4619      	mov	r1, r3
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 f8c1 	bl	8002f68 <HAL_UARTEx_RxEventCallback>
      return;
 8002de6:	e09b      	b.n	8002f20 <HAL_UART_IRQHandler+0x548>
 8002de8:	08003047 	.word	0x08003047
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f000 808e 	beq.w	8002f24 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002e08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f000 8089 	beq.w	8002f24 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	330c      	adds	r3, #12
 8002e18:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e1c:	e853 3f00 	ldrex	r3, [r3]
 8002e20:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	330c      	adds	r3, #12
 8002e32:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002e36:	647a      	str	r2, [r7, #68]	@ 0x44
 8002e38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e3e:	e841 2300 	strex	r3, r2, [r1]
 8002e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002e44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1e3      	bne.n	8002e12 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	3314      	adds	r3, #20
 8002e50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e54:	e853 3f00 	ldrex	r3, [r3]
 8002e58:	623b      	str	r3, [r7, #32]
   return(result);
 8002e5a:	6a3b      	ldr	r3, [r7, #32]
 8002e5c:	f023 0301 	bic.w	r3, r3, #1
 8002e60:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	3314      	adds	r3, #20
 8002e6a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002e6e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e76:	e841 2300 	strex	r3, r2, [r1]
 8002e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1e3      	bne.n	8002e4a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2220      	movs	r2, #32
 8002e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	330c      	adds	r3, #12
 8002e96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	e853 3f00 	ldrex	r3, [r3]
 8002e9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f023 0310 	bic.w	r3, r3, #16
 8002ea6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	330c      	adds	r3, #12
 8002eb0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002eb4:	61fa      	str	r2, [r7, #28]
 8002eb6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eb8:	69b9      	ldr	r1, [r7, #24]
 8002eba:	69fa      	ldr	r2, [r7, #28]
 8002ebc:	e841 2300 	strex	r3, r2, [r1]
 8002ec0:	617b      	str	r3, [r7, #20]
   return(result);
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1e3      	bne.n	8002e90 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ece:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 f847 	bl	8002f68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002eda:	e023      	b.n	8002f24 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d009      	beq.n	8002efc <HAL_UART_IRQHandler+0x524>
 8002ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002eec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d003      	beq.n	8002efc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f000 f8b7 	bl	8003068 <UART_Transmit_IT>
    return;
 8002efa:	e014      	b.n	8002f26 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d00e      	beq.n	8002f26 <HAL_UART_IRQHandler+0x54e>
 8002f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d008      	beq.n	8002f26 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f8f7 	bl	8003108 <UART_EndTransmit_IT>
    return;
 8002f1a:	e004      	b.n	8002f26 <HAL_UART_IRQHandler+0x54e>
    return;
 8002f1c:	bf00      	nop
 8002f1e:	e002      	b.n	8002f26 <HAL_UART_IRQHandler+0x54e>
      return;
 8002f20:	bf00      	nop
 8002f22:	e000      	b.n	8002f26 <HAL_UART_IRQHandler+0x54e>
      return;
 8002f24:	bf00      	nop
  }
}
 8002f26:	37e8      	adds	r7, #232	@ 0xe8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	460b      	mov	r3, r1
 8002f72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002f74:	bf00      	nop
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b095      	sub	sp, #84	@ 0x54
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	330c      	adds	r3, #12
 8002f8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f92:	e853 3f00 	ldrex	r3, [r3]
 8002f96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	330c      	adds	r3, #12
 8002fa6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fa8:	643a      	str	r2, [r7, #64]	@ 0x40
 8002faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002fae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fb0:	e841 2300 	strex	r3, r2, [r1]
 8002fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1e5      	bne.n	8002f88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	3314      	adds	r3, #20
 8002fc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc4:	6a3b      	ldr	r3, [r7, #32]
 8002fc6:	e853 3f00 	ldrex	r3, [r3]
 8002fca:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	f023 0301 	bic.w	r3, r3, #1
 8002fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	3314      	adds	r3, #20
 8002fda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fe4:	e841 2300 	strex	r3, r2, [r1]
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1e5      	bne.n	8002fbc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d119      	bne.n	800302c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	330c      	adds	r3, #12
 8002ffe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	e853 3f00 	ldrex	r3, [r3]
 8003006:	60bb      	str	r3, [r7, #8]
   return(result);
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f023 0310 	bic.w	r3, r3, #16
 800300e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	330c      	adds	r3, #12
 8003016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003018:	61ba      	str	r2, [r7, #24]
 800301a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301c:	6979      	ldr	r1, [r7, #20]
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	e841 2300 	strex	r3, r2, [r1]
 8003024:	613b      	str	r3, [r7, #16]
   return(result);
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1e5      	bne.n	8002ff8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2220      	movs	r2, #32
 8003030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800303a:	bf00      	nop
 800303c:	3754      	adds	r7, #84	@ 0x54
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b084      	sub	sp, #16
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003052:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2200      	movs	r2, #0
 8003058:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f7ff ff7a 	bl	8002f54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003060:	bf00      	nop
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003068:	b480      	push	{r7}
 800306a:	b085      	sub	sp, #20
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b21      	cmp	r3, #33	@ 0x21
 800307a:	d13e      	bne.n	80030fa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003084:	d114      	bne.n	80030b0 <UART_Transmit_IT+0x48>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d110      	bne.n	80030b0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a1b      	ldr	r3, [r3, #32]
 8003092:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	881b      	ldrh	r3, [r3, #0]
 8003098:	461a      	mov	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030a2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	1c9a      	adds	r2, r3, #2
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	621a      	str	r2, [r3, #32]
 80030ae:	e008      	b.n	80030c2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	1c59      	adds	r1, r3, #1
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	6211      	str	r1, [r2, #32]
 80030ba:	781a      	ldrb	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	4619      	mov	r1, r3
 80030d0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10f      	bne.n	80030f6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68da      	ldr	r2, [r3, #12]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030e4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030f4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80030f6:	2300      	movs	r3, #0
 80030f8:	e000      	b.n	80030fc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80030fa:	2302      	movs	r3, #2
  }
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68da      	ldr	r2, [r3, #12]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800311e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2220      	movs	r2, #32
 8003124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff feff 	bl	8002f2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b08c      	sub	sp, #48	@ 0x30
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003140:	2300      	movs	r3, #0
 8003142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003144:	2300      	movs	r3, #0
 8003146:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b22      	cmp	r3, #34	@ 0x22
 8003152:	f040 80aa 	bne.w	80032aa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800315e:	d115      	bne.n	800318c <UART_Receive_IT+0x54>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d111      	bne.n	800318c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	b29b      	uxth	r3, r3
 8003176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800317a:	b29a      	uxth	r2, r3
 800317c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003184:	1c9a      	adds	r2, r3, #2
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	629a      	str	r2, [r3, #40]	@ 0x28
 800318a:	e024      	b.n	80031d6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003190:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800319a:	d007      	beq.n	80031ac <UART_Receive_IT+0x74>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10a      	bne.n	80031ba <UART_Receive_IT+0x82>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d106      	bne.n	80031ba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031b6:	701a      	strb	r2, [r3, #0]
 80031b8:	e008      	b.n	80031cc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29b      	uxth	r3, r3
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	4619      	mov	r1, r3
 80031e4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d15d      	bne.n	80032a6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0220 	bic.w	r2, r2, #32
 80031f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68da      	ldr	r2, [r3, #12]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003208:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	695a      	ldr	r2, [r3, #20]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0201 	bic.w	r2, r2, #1
 8003218:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2220      	movs	r2, #32
 800321e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322c:	2b01      	cmp	r3, #1
 800322e:	d135      	bne.n	800329c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	330c      	adds	r3, #12
 800323c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	e853 3f00 	ldrex	r3, [r3]
 8003244:	613b      	str	r3, [r7, #16]
   return(result);
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	f023 0310 	bic.w	r3, r3, #16
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	330c      	adds	r3, #12
 8003254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003256:	623a      	str	r2, [r7, #32]
 8003258:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800325a:	69f9      	ldr	r1, [r7, #28]
 800325c:	6a3a      	ldr	r2, [r7, #32]
 800325e:	e841 2300 	strex	r3, r2, [r1]
 8003262:	61bb      	str	r3, [r7, #24]
   return(result);
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1e5      	bne.n	8003236 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0310 	and.w	r3, r3, #16
 8003274:	2b10      	cmp	r3, #16
 8003276:	d10a      	bne.n	800328e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003278:	2300      	movs	r3, #0
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	60fb      	str	r3, [r7, #12]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003292:	4619      	mov	r1, r3
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7ff fe67 	bl	8002f68 <HAL_UARTEx_RxEventCallback>
 800329a:	e002      	b.n	80032a2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f7ff fe4f 	bl	8002f40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	e002      	b.n	80032ac <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e000      	b.n	80032ac <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80032aa:	2302      	movs	r3, #2
  }
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3730      	adds	r7, #48	@ 0x30
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032b8:	b0c0      	sub	sp, #256	@ 0x100
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80032cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d0:	68d9      	ldr	r1, [r3, #12]
 80032d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	ea40 0301 	orr.w	r3, r0, r1
 80032dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e2:	689a      	ldr	r2, [r3, #8]
 80032e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	431a      	orrs	r2, r3
 80032ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	431a      	orrs	r2, r3
 80032f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800330c:	f021 010c 	bic.w	r1, r1, #12
 8003310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800331a:	430b      	orrs	r3, r1
 800331c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800331e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800332a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800332e:	6999      	ldr	r1, [r3, #24]
 8003330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	ea40 0301 	orr.w	r3, r0, r1
 800333a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800333c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	4b8f      	ldr	r3, [pc, #572]	@ (8003580 <UART_SetConfig+0x2cc>)
 8003344:	429a      	cmp	r2, r3
 8003346:	d005      	beq.n	8003354 <UART_SetConfig+0xa0>
 8003348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	4b8d      	ldr	r3, [pc, #564]	@ (8003584 <UART_SetConfig+0x2d0>)
 8003350:	429a      	cmp	r2, r3
 8003352:	d104      	bne.n	800335e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003354:	f7ff f9ac 	bl	80026b0 <HAL_RCC_GetPCLK2Freq>
 8003358:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800335c:	e003      	b.n	8003366 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800335e:	f7ff f993 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8003362:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800336a:	69db      	ldr	r3, [r3, #28]
 800336c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003370:	f040 810c 	bne.w	800358c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003374:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003378:	2200      	movs	r2, #0
 800337a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800337e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003382:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003386:	4622      	mov	r2, r4
 8003388:	462b      	mov	r3, r5
 800338a:	1891      	adds	r1, r2, r2
 800338c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800338e:	415b      	adcs	r3, r3
 8003390:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003392:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003396:	4621      	mov	r1, r4
 8003398:	eb12 0801 	adds.w	r8, r2, r1
 800339c:	4629      	mov	r1, r5
 800339e:	eb43 0901 	adc.w	r9, r3, r1
 80033a2:	f04f 0200 	mov.w	r2, #0
 80033a6:	f04f 0300 	mov.w	r3, #0
 80033aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033b6:	4690      	mov	r8, r2
 80033b8:	4699      	mov	r9, r3
 80033ba:	4623      	mov	r3, r4
 80033bc:	eb18 0303 	adds.w	r3, r8, r3
 80033c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80033c4:	462b      	mov	r3, r5
 80033c6:	eb49 0303 	adc.w	r3, r9, r3
 80033ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80033ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80033da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80033de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033e2:	460b      	mov	r3, r1
 80033e4:	18db      	adds	r3, r3, r3
 80033e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80033e8:	4613      	mov	r3, r2
 80033ea:	eb42 0303 	adc.w	r3, r2, r3
 80033ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80033f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80033f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80033f8:	f7fc feee 	bl	80001d8 <__aeabi_uldivmod>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4b61      	ldr	r3, [pc, #388]	@ (8003588 <UART_SetConfig+0x2d4>)
 8003402:	fba3 2302 	umull	r2, r3, r3, r2
 8003406:	095b      	lsrs	r3, r3, #5
 8003408:	011c      	lsls	r4, r3, #4
 800340a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800340e:	2200      	movs	r2, #0
 8003410:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003414:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003418:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800341c:	4642      	mov	r2, r8
 800341e:	464b      	mov	r3, r9
 8003420:	1891      	adds	r1, r2, r2
 8003422:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003424:	415b      	adcs	r3, r3
 8003426:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003428:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800342c:	4641      	mov	r1, r8
 800342e:	eb12 0a01 	adds.w	sl, r2, r1
 8003432:	4649      	mov	r1, r9
 8003434:	eb43 0b01 	adc.w	fp, r3, r1
 8003438:	f04f 0200 	mov.w	r2, #0
 800343c:	f04f 0300 	mov.w	r3, #0
 8003440:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003444:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003448:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800344c:	4692      	mov	sl, r2
 800344e:	469b      	mov	fp, r3
 8003450:	4643      	mov	r3, r8
 8003452:	eb1a 0303 	adds.w	r3, sl, r3
 8003456:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800345a:	464b      	mov	r3, r9
 800345c:	eb4b 0303 	adc.w	r3, fp, r3
 8003460:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003470:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003474:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003478:	460b      	mov	r3, r1
 800347a:	18db      	adds	r3, r3, r3
 800347c:	643b      	str	r3, [r7, #64]	@ 0x40
 800347e:	4613      	mov	r3, r2
 8003480:	eb42 0303 	adc.w	r3, r2, r3
 8003484:	647b      	str	r3, [r7, #68]	@ 0x44
 8003486:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800348a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800348e:	f7fc fea3 	bl	80001d8 <__aeabi_uldivmod>
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	4611      	mov	r1, r2
 8003498:	4b3b      	ldr	r3, [pc, #236]	@ (8003588 <UART_SetConfig+0x2d4>)
 800349a:	fba3 2301 	umull	r2, r3, r3, r1
 800349e:	095b      	lsrs	r3, r3, #5
 80034a0:	2264      	movs	r2, #100	@ 0x64
 80034a2:	fb02 f303 	mul.w	r3, r2, r3
 80034a6:	1acb      	subs	r3, r1, r3
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80034ae:	4b36      	ldr	r3, [pc, #216]	@ (8003588 <UART_SetConfig+0x2d4>)
 80034b0:	fba3 2302 	umull	r2, r3, r3, r2
 80034b4:	095b      	lsrs	r3, r3, #5
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80034bc:	441c      	add	r4, r3
 80034be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034c2:	2200      	movs	r2, #0
 80034c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80034cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80034d0:	4642      	mov	r2, r8
 80034d2:	464b      	mov	r3, r9
 80034d4:	1891      	adds	r1, r2, r2
 80034d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80034d8:	415b      	adcs	r3, r3
 80034da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80034e0:	4641      	mov	r1, r8
 80034e2:	1851      	adds	r1, r2, r1
 80034e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80034e6:	4649      	mov	r1, r9
 80034e8:	414b      	adcs	r3, r1
 80034ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80034ec:	f04f 0200 	mov.w	r2, #0
 80034f0:	f04f 0300 	mov.w	r3, #0
 80034f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80034f8:	4659      	mov	r1, fp
 80034fa:	00cb      	lsls	r3, r1, #3
 80034fc:	4651      	mov	r1, sl
 80034fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003502:	4651      	mov	r1, sl
 8003504:	00ca      	lsls	r2, r1, #3
 8003506:	4610      	mov	r0, r2
 8003508:	4619      	mov	r1, r3
 800350a:	4603      	mov	r3, r0
 800350c:	4642      	mov	r2, r8
 800350e:	189b      	adds	r3, r3, r2
 8003510:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003514:	464b      	mov	r3, r9
 8003516:	460a      	mov	r2, r1
 8003518:	eb42 0303 	adc.w	r3, r2, r3
 800351c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800352c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003530:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003534:	460b      	mov	r3, r1
 8003536:	18db      	adds	r3, r3, r3
 8003538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800353a:	4613      	mov	r3, r2
 800353c:	eb42 0303 	adc.w	r3, r2, r3
 8003540:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003542:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003546:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800354a:	f7fc fe45 	bl	80001d8 <__aeabi_uldivmod>
 800354e:	4602      	mov	r2, r0
 8003550:	460b      	mov	r3, r1
 8003552:	4b0d      	ldr	r3, [pc, #52]	@ (8003588 <UART_SetConfig+0x2d4>)
 8003554:	fba3 1302 	umull	r1, r3, r3, r2
 8003558:	095b      	lsrs	r3, r3, #5
 800355a:	2164      	movs	r1, #100	@ 0x64
 800355c:	fb01 f303 	mul.w	r3, r1, r3
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	3332      	adds	r3, #50	@ 0x32
 8003566:	4a08      	ldr	r2, [pc, #32]	@ (8003588 <UART_SetConfig+0x2d4>)
 8003568:	fba2 2303 	umull	r2, r3, r2, r3
 800356c:	095b      	lsrs	r3, r3, #5
 800356e:	f003 0207 	and.w	r2, r3, #7
 8003572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4422      	add	r2, r4
 800357a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800357c:	e106      	b.n	800378c <UART_SetConfig+0x4d8>
 800357e:	bf00      	nop
 8003580:	40011000 	.word	0x40011000
 8003584:	40011400 	.word	0x40011400
 8003588:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800358c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003590:	2200      	movs	r2, #0
 8003592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003596:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800359a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800359e:	4642      	mov	r2, r8
 80035a0:	464b      	mov	r3, r9
 80035a2:	1891      	adds	r1, r2, r2
 80035a4:	6239      	str	r1, [r7, #32]
 80035a6:	415b      	adcs	r3, r3
 80035a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80035aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035ae:	4641      	mov	r1, r8
 80035b0:	1854      	adds	r4, r2, r1
 80035b2:	4649      	mov	r1, r9
 80035b4:	eb43 0501 	adc.w	r5, r3, r1
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	00eb      	lsls	r3, r5, #3
 80035c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035c6:	00e2      	lsls	r2, r4, #3
 80035c8:	4614      	mov	r4, r2
 80035ca:	461d      	mov	r5, r3
 80035cc:	4643      	mov	r3, r8
 80035ce:	18e3      	adds	r3, r4, r3
 80035d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035d4:	464b      	mov	r3, r9
 80035d6:	eb45 0303 	adc.w	r3, r5, r3
 80035da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80035de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80035ee:	f04f 0200 	mov.w	r2, #0
 80035f2:	f04f 0300 	mov.w	r3, #0
 80035f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80035fa:	4629      	mov	r1, r5
 80035fc:	008b      	lsls	r3, r1, #2
 80035fe:	4621      	mov	r1, r4
 8003600:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003604:	4621      	mov	r1, r4
 8003606:	008a      	lsls	r2, r1, #2
 8003608:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800360c:	f7fc fde4 	bl	80001d8 <__aeabi_uldivmod>
 8003610:	4602      	mov	r2, r0
 8003612:	460b      	mov	r3, r1
 8003614:	4b60      	ldr	r3, [pc, #384]	@ (8003798 <UART_SetConfig+0x4e4>)
 8003616:	fba3 2302 	umull	r2, r3, r3, r2
 800361a:	095b      	lsrs	r3, r3, #5
 800361c:	011c      	lsls	r4, r3, #4
 800361e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003622:	2200      	movs	r2, #0
 8003624:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003628:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800362c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003630:	4642      	mov	r2, r8
 8003632:	464b      	mov	r3, r9
 8003634:	1891      	adds	r1, r2, r2
 8003636:	61b9      	str	r1, [r7, #24]
 8003638:	415b      	adcs	r3, r3
 800363a:	61fb      	str	r3, [r7, #28]
 800363c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003640:	4641      	mov	r1, r8
 8003642:	1851      	adds	r1, r2, r1
 8003644:	6139      	str	r1, [r7, #16]
 8003646:	4649      	mov	r1, r9
 8003648:	414b      	adcs	r3, r1
 800364a:	617b      	str	r3, [r7, #20]
 800364c:	f04f 0200 	mov.w	r2, #0
 8003650:	f04f 0300 	mov.w	r3, #0
 8003654:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003658:	4659      	mov	r1, fp
 800365a:	00cb      	lsls	r3, r1, #3
 800365c:	4651      	mov	r1, sl
 800365e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003662:	4651      	mov	r1, sl
 8003664:	00ca      	lsls	r2, r1, #3
 8003666:	4610      	mov	r0, r2
 8003668:	4619      	mov	r1, r3
 800366a:	4603      	mov	r3, r0
 800366c:	4642      	mov	r2, r8
 800366e:	189b      	adds	r3, r3, r2
 8003670:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003674:	464b      	mov	r3, r9
 8003676:	460a      	mov	r2, r1
 8003678:	eb42 0303 	adc.w	r3, r2, r3
 800367c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	67bb      	str	r3, [r7, #120]	@ 0x78
 800368a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800368c:	f04f 0200 	mov.w	r2, #0
 8003690:	f04f 0300 	mov.w	r3, #0
 8003694:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003698:	4649      	mov	r1, r9
 800369a:	008b      	lsls	r3, r1, #2
 800369c:	4641      	mov	r1, r8
 800369e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036a2:	4641      	mov	r1, r8
 80036a4:	008a      	lsls	r2, r1, #2
 80036a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80036aa:	f7fc fd95 	bl	80001d8 <__aeabi_uldivmod>
 80036ae:	4602      	mov	r2, r0
 80036b0:	460b      	mov	r3, r1
 80036b2:	4611      	mov	r1, r2
 80036b4:	4b38      	ldr	r3, [pc, #224]	@ (8003798 <UART_SetConfig+0x4e4>)
 80036b6:	fba3 2301 	umull	r2, r3, r3, r1
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	2264      	movs	r2, #100	@ 0x64
 80036be:	fb02 f303 	mul.w	r3, r2, r3
 80036c2:	1acb      	subs	r3, r1, r3
 80036c4:	011b      	lsls	r3, r3, #4
 80036c6:	3332      	adds	r3, #50	@ 0x32
 80036c8:	4a33      	ldr	r2, [pc, #204]	@ (8003798 <UART_SetConfig+0x4e4>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036d4:	441c      	add	r4, r3
 80036d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036da:	2200      	movs	r2, #0
 80036dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80036de:	677a      	str	r2, [r7, #116]	@ 0x74
 80036e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80036e4:	4642      	mov	r2, r8
 80036e6:	464b      	mov	r3, r9
 80036e8:	1891      	adds	r1, r2, r2
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	415b      	adcs	r3, r3
 80036ee:	60fb      	str	r3, [r7, #12]
 80036f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036f4:	4641      	mov	r1, r8
 80036f6:	1851      	adds	r1, r2, r1
 80036f8:	6039      	str	r1, [r7, #0]
 80036fa:	4649      	mov	r1, r9
 80036fc:	414b      	adcs	r3, r1
 80036fe:	607b      	str	r3, [r7, #4]
 8003700:	f04f 0200 	mov.w	r2, #0
 8003704:	f04f 0300 	mov.w	r3, #0
 8003708:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800370c:	4659      	mov	r1, fp
 800370e:	00cb      	lsls	r3, r1, #3
 8003710:	4651      	mov	r1, sl
 8003712:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003716:	4651      	mov	r1, sl
 8003718:	00ca      	lsls	r2, r1, #3
 800371a:	4610      	mov	r0, r2
 800371c:	4619      	mov	r1, r3
 800371e:	4603      	mov	r3, r0
 8003720:	4642      	mov	r2, r8
 8003722:	189b      	adds	r3, r3, r2
 8003724:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003726:	464b      	mov	r3, r9
 8003728:	460a      	mov	r2, r1
 800372a:	eb42 0303 	adc.w	r3, r2, r3
 800372e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	663b      	str	r3, [r7, #96]	@ 0x60
 800373a:	667a      	str	r2, [r7, #100]	@ 0x64
 800373c:	f04f 0200 	mov.w	r2, #0
 8003740:	f04f 0300 	mov.w	r3, #0
 8003744:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003748:	4649      	mov	r1, r9
 800374a:	008b      	lsls	r3, r1, #2
 800374c:	4641      	mov	r1, r8
 800374e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003752:	4641      	mov	r1, r8
 8003754:	008a      	lsls	r2, r1, #2
 8003756:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800375a:	f7fc fd3d 	bl	80001d8 <__aeabi_uldivmod>
 800375e:	4602      	mov	r2, r0
 8003760:	460b      	mov	r3, r1
 8003762:	4b0d      	ldr	r3, [pc, #52]	@ (8003798 <UART_SetConfig+0x4e4>)
 8003764:	fba3 1302 	umull	r1, r3, r3, r2
 8003768:	095b      	lsrs	r3, r3, #5
 800376a:	2164      	movs	r1, #100	@ 0x64
 800376c:	fb01 f303 	mul.w	r3, r1, r3
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	3332      	adds	r3, #50	@ 0x32
 8003776:	4a08      	ldr	r2, [pc, #32]	@ (8003798 <UART_SetConfig+0x4e4>)
 8003778:	fba2 2303 	umull	r2, r3, r2, r3
 800377c:	095b      	lsrs	r3, r3, #5
 800377e:	f003 020f 	and.w	r2, r3, #15
 8003782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4422      	add	r2, r4
 800378a:	609a      	str	r2, [r3, #8]
}
 800378c:	bf00      	nop
 800378e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003792:	46bd      	mov	sp, r7
 8003794:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003798:	51eb851f 	.word	0x51eb851f

0800379c <memset>:
 800379c:	4402      	add	r2, r0
 800379e:	4603      	mov	r3, r0
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d100      	bne.n	80037a6 <memset+0xa>
 80037a4:	4770      	bx	lr
 80037a6:	f803 1b01 	strb.w	r1, [r3], #1
 80037aa:	e7f9      	b.n	80037a0 <memset+0x4>

080037ac <__libc_init_array>:
 80037ac:	b570      	push	{r4, r5, r6, lr}
 80037ae:	4d0d      	ldr	r5, [pc, #52]	@ (80037e4 <__libc_init_array+0x38>)
 80037b0:	4c0d      	ldr	r4, [pc, #52]	@ (80037e8 <__libc_init_array+0x3c>)
 80037b2:	1b64      	subs	r4, r4, r5
 80037b4:	10a4      	asrs	r4, r4, #2
 80037b6:	2600      	movs	r6, #0
 80037b8:	42a6      	cmp	r6, r4
 80037ba:	d109      	bne.n	80037d0 <__libc_init_array+0x24>
 80037bc:	4d0b      	ldr	r5, [pc, #44]	@ (80037ec <__libc_init_array+0x40>)
 80037be:	4c0c      	ldr	r4, [pc, #48]	@ (80037f0 <__libc_init_array+0x44>)
 80037c0:	f000 f818 	bl	80037f4 <_init>
 80037c4:	1b64      	subs	r4, r4, r5
 80037c6:	10a4      	asrs	r4, r4, #2
 80037c8:	2600      	movs	r6, #0
 80037ca:	42a6      	cmp	r6, r4
 80037cc:	d105      	bne.n	80037da <__libc_init_array+0x2e>
 80037ce:	bd70      	pop	{r4, r5, r6, pc}
 80037d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80037d4:	4798      	blx	r3
 80037d6:	3601      	adds	r6, #1
 80037d8:	e7ee      	b.n	80037b8 <__libc_init_array+0xc>
 80037da:	f855 3b04 	ldr.w	r3, [r5], #4
 80037de:	4798      	blx	r3
 80037e0:	3601      	adds	r6, #1
 80037e2:	e7f2      	b.n	80037ca <__libc_init_array+0x1e>
 80037e4:	0800385c 	.word	0x0800385c
 80037e8:	0800385c 	.word	0x0800385c
 80037ec:	0800385c 	.word	0x0800385c
 80037f0:	08003860 	.word	0x08003860

080037f4 <_init>:
 80037f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f6:	bf00      	nop
 80037f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037fa:	bc08      	pop	{r3}
 80037fc:	469e      	mov	lr, r3
 80037fe:	4770      	bx	lr

08003800 <_fini>:
 8003800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003802:	bf00      	nop
 8003804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003806:	bc08      	pop	{r3}
 8003808:	469e      	mov	lr, r3
 800380a:	4770      	bx	lr
