git clone --depth 1 --no-tags https://github.com/jasonlin316/GoodTestbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171696973
git clone --depth 1 --no-tags https://github.com/upscale-project/ridecore-si-checking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171768476
git clone --depth 1 --no-tags https://github.com/raleighlittles/Basys3CountdownClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171221731
git clone --depth 1 --no-tags https://github.com/RodSernaPerez/RecursiveLeastSquares-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168750777
git clone --depth 1 --no-tags https://github.com/SeyedAlirezaFatemi/TheSafe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169537897
git clone --depth 1 --no-tags https://github.com/TwTravel/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168860439
git clone --depth 1 --no-tags https://github.com/WonderfulUnknown/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172514940
git clone --depth 1 --no-tags https://github.com/abhijithneilabraham/FPGA-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168764762
git clone --depth 1 --no-tags https://github.com/SolitaryThinker/needleman-wunsch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171428383
git clone --depth 1 --no-tags https://github.com/leepoly/l2cache_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167670222
git clone --depth 1 --no-tags https://github.com/MACVTi/riscvsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167856740
git clone --depth 1 --no-tags https://github.com/maharshi66/Computer-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167467922
git clone --depth 1 --no-tags https://github.com/MossbauerLab/RomChipReader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169373084
git clone --depth 1 --no-tags https://github.com/nickschiffer/CMPE-140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168234415
git clone --depth 1 --no-tags https://github.com/umolac/mos_gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168690253
git clone --depth 1 --no-tags https://github.com/SkyeSweeney/VerilogModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171760617
git clone --depth 1 --no-tags https://github.com/zbelateche/ee272_cgra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167746421
git clone --depth 1 --no-tags https://github.com/patrick-corley/max10_packet_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168529579
git clone --depth 1 --no-tags https://github.com/adityasangawar2007/5-stage-pipelined-IEEE-single-precision-SP-floating-point-FP-adder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167778416
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-eschirtz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171172248
git clone --depth 1 --no-tags https://github.com/SamanwaySadhu/VLSI_Lab_EC39004_IITKGP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170177027
git clone --depth 1 --no-tags https://github.com/Detegr/ulx3s-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171930001
git clone --depth 1 --no-tags https://github.com/nikhilbalwani/MIPS-Processor-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169998579
git clone --depth 1 --no-tags https://github.com/TwTravel/Altera-DE2-DigitalPiano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168758571
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/ece5745-S01-front-end.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167555831
git clone --depth 1 --no-tags https://github.com/developfpga/teng_phy_xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167188543
git clone --depth 1 --no-tags https://github.com/scarv/xdivinsa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172054326
git clone --depth 1 --no-tags https://github.com/PhillipIwanow/4Bit-verilog-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167458554
git clone --depth 1 --no-tags https://github.com/RogerQi/FPGA_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168456532
git clone --depth 1 --no-tags https://github.com/mertKelkit/Digital-Logic-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171271756
git clone --depth 1 --no-tags https://github.com/AkshaY2039/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169680585
git clone --depth 1 --no-tags https://github.com/EterniaLogic/EterniaVerilogLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170402453
git clone --depth 1 --no-tags https://github.com/alihmedatDV/AXIAMBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167138499
git clone --depth 1 --no-tags https://github.com/zzemu-cn/LASER310_FPGA_BASE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168453867
git clone --depth 1 --no-tags https://github.com/davidhalladay/IC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169839280
git clone --depth 1 --no-tags https://github.com/ththanhbui/P4-NetFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171543003
git clone --depth 1 --no-tags https://github.com/cornell-brg/bsg_manycore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171400664
git clone --depth 1 --no-tags https://github.com/aabuyazid/Fitbit-EE460M-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172577168
git clone --depth 1 --no-tags https://github.com/dhruvpatelgeek/RISC-Procressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168569848
git clone --depth 1 --no-tags https://github.com/secworks/robber_language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168835668
git clone --depth 1 --no-tags https://github.com/YUHANMA2019/Design-of-a-Multiprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169495889
git clone --depth 1 --no-tags https://github.com/sfox14/template_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169381061
git clone --depth 1 --no-tags https://github.com/bernardgonzales/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167111778
git clone --depth 1 --no-tags https://github.com/umich-cadre/sv2v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171379792
git clone --depth 1 --no-tags https://github.com/mysoreanoop/chisel_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168655477
git clone --depth 1 --no-tags https://github.com/Nurymka/CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167290699
git clone --depth 1 --no-tags https://github.com/diwu1990/approximate_computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172475599
git clone --depth 1 --no-tags https://github.com/dancek/fpga-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167576678
git clone --depth 1 --no-tags https://github.com/RajParikh16/-FIFO-Memory-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167660041
git clone --depth 1 --no-tags https://github.com/redfast00/RCPU_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168043721
git clone --depth 1 --no-tags https://github.com/Anirudh-Iruvanti/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169784652
git clone --depth 1 --no-tags https://github.com/igrpgroup92019/FPGA-Servo-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168024898
git clone --depth 1 --no-tags https://github.com/hoseok-lee/verilog-battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170044063
git clone --depth 1 --no-tags https://github.com/bou4/fpga-dsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168189509
git clone --depth 1 --no-tags https://github.com/SokolovRV/fpga_serial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170086548
git clone --depth 1 --no-tags https://github.com/momohtj/nvdla-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172409710
git clone --depth 1 --no-tags https://github.com/roo16kie/CIC2017_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167313086
git clone --depth 1 --no-tags https://github.com/mjafri118/cs141.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169095273
git clone --depth 1 --no-tags https://github.com/alarrazolo/Seven_Segment_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169170291
git clone --depth 1 --no-tags https://github.com/clbx/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169930446
git clone --depth 1 --no-tags https://github.com/roachadam/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169903930
git clone --depth 1 --no-tags https://github.com/HectorMontillo/Procesador-ARMv8-Segmentado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168787290
git clone --depth 1 --no-tags https://github.com/Verdvana/Sort_Paralell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168841465
git clone --depth 1 --no-tags https://github.com/gtu-homeworks-and-projects/CSE-331-Computer-Organizations-2018-Fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169273023
git clone --depth 1 --no-tags https://github.com/remusbompa/Multi-Port-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170761578
git clone --depth 1 --no-tags https://github.com/deepak1824/FPGA_Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171164594
git clone --depth 1 --no-tags https://github.com/khobatha/miaes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167232876
git clone --depth 1 --no-tags https://github.com/rishikrish02/8-Bit-microcontroller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169487115
git clone --depth 1 --no-tags https://github.com/akshayd2998/DINO-GAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172729227
git clone --depth 1 --no-tags https://github.com/bendl/vmicro16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170731945
git clone --depth 1 --no-tags https://github.com/JakeMullett/turbo_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171507262
git clone --depth 1 --no-tags https://github.com/smdsbz/yarimasune-mipscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171237832
git clone --depth 1 --no-tags https://github.com/yasirfaizahmed/Verilog-repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169973225
git clone --depth 1 --no-tags https://github.com/karginbilgehan/MIPS32_Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170996347
git clone --depth 1 --no-tags https://github.com/hjain28/Cache_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168052989
git clone --depth 1 --no-tags https://github.com/trash4299/Carry-Look-ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169103494
git clone --depth 1 --no-tags https://github.com/scvott/FPGA_elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168355971
git clone --depth 1 --no-tags https://github.com/ilbersh/bilinear.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169097801
git clone --depth 1 --no-tags https://github.com/prajnag/Verilog-Prefix-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170359985
git clone --depth 1 --no-tags https://github.com/zxgao2/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168305905
git clone --depth 1 --no-tags https://github.com/Atlas213/Component-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169651259
git clone --depth 1 --no-tags https://github.com/Cyllow/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171994514
git clone --depth 1 --no-tags https://github.com/marcellodash/NeoGeoFPGA-Xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169738435
git clone --depth 1 --no-tags https://github.com/RajParikh16/FSM-based-Traffic-Light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167661644
git clone --depth 1 --no-tags https://github.com/anujsaxena28/32bit-Pipelined-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168449831
git clone --depth 1 --no-tags https://github.com/trash4299/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169106585
git clone --depth 1 --no-tags https://github.com/vkolhekar/optical-communication-framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169062364
git clone --depth 1 --no-tags https://github.com/vsilchuk/Binary_angle_modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168981958
git clone --depth 1 --no-tags https://github.com/anthonyneedles/FPGA-Sprite-Graphics-VGA-Video-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167409654
git clone --depth 1 --no-tags https://github.com/Bhanditz/Spread-Spectrum-Correlator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168069956
git clone --depth 1 --no-tags https://github.com/vachanukb04/16-Bit_CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169801665
git clone --depth 1 --no-tags https://github.com/RajParikh16/-Design-of-Vending-Machine-using-Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167771318
git clone --depth 1 --no-tags https://github.com/nikhilbalwani/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169993165
git clone --depth 1 --no-tags https://github.com/lowkin18/spectrum_oscilloscope_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170248153
git clone --depth 1 --no-tags https://github.com/asheagren/Comp-Arch-Org-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171396413
git clone --depth 1 --no-tags https://github.com/elf2flash/space_wire.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167529298
git clone --depth 1 --no-tags https://github.com/RajParikh16/Uart-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167663462
git clone --depth 1 --no-tags https://github.com/adityasangawar2007/256-Point-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167775715
git clone --depth 1 --no-tags https://github.com/trash4299/Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169101512
