Quartus II Archive log --	E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/__ov7670_ddr_vga.auto.qarlog

Archive:	E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/__ov7670_ddr_vga.auto.qar
Date:		Mon Dec 12 21:08:34 2016
Quartus II 64-Bit		12.1 Build 177 11/07/2012 SJ Full Version

	=========== Files Selected: ===========
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/a_dpfifo_2l31.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/a_dpfifo_ej31.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/a_dpfifo_lj31.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/a_dpfifo_sk31.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/a_gray2bin_6ib.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/a_graycounter_1lc.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/a_graycounter_577.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/alt_synch_pipe_qld.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/alt_synch_pipe_rld.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altpll_2il3.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altpll_dyn_phase_le_4ho.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altpll_dyn_phase_le_5ho.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altpll_dyn_phase_le_6ho.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_1sd1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_2424.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_7pl1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_boi1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_fud1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_jrd1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_lil1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_qj31.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_reh1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_rud1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/altsyncram_vll1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cmpr_gs8.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cmpr_hs8.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cmpr_n76.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cmpr_ngc.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cmpr_ogc.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cmpr_pgc.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cmpr_rgc.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cmpr_vgc.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_22e.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_23j.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_4ii.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_89j.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_8ge.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_ao7.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_bo7.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_cgi.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_tnb.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_unb.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/cntr_vnb.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/dcfifo_2bk1.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/ddio_bidir_n5h.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/ddio_bidir_ref.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/ddio_in_9gd.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/ddio_out_akd.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/ddio_out_nhd.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/decode_dvf.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/dffpipe_oe9.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/dffpipe_pe9.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/dffpipe_qe9.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/mux_psc.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/ov5640_ddr_vga.cbx.xml
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/ov5640_ddr_vga.qpf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/ov7670_ddr_vga.cbx.xml
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/pll_altpll.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/scfifo_5841.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/scfifo_c841.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/scfifo_j941.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/db/scfifo_p941.tdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_addr_cmd.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_arbiter.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_buffer.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_buffer_manager.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_burst_gen.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_burst_tracking.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_cmd_gen.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_controller.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_controller_st_top.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_csr.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_dataid_manager.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ddr2_odt_gen.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ddr3_odt_gen.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_define.iv
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ecc_decoder.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ecc_encoder.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_fifo.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_input_if.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_list.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_lpddr2_addr_cmd.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_mm_st_converter.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_odt_gen.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_rank_timer.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_rdata_path.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_sideband.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_tbp.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_timing_param.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_ddrx_wdata_path.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/alt_mem_phy_defines.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/altmemphy-library/auk_ddr_hp_controller.ocp
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2.bsf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2.html
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2.qip
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_advisor.ipa
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_bb.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_ex_lfsr8.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_example_driver.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_example_top.sdc
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_example_top.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_high_performance_controller-library/auk_ddr_hp_controller.ocp
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy.bsf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy.html
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy.qip
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.qip
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_pll_bb.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.vo
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_bb.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_ddr_pins.tcl
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_ddr_timing.sdc
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_ddr_timing.tcl
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_report_timing.tcl
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_report_timing_core.tcl
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/ddr2_pin_assignments.tcl
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/testbench/ddr2_example_top_tb.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/testbench/ddr2_full_mem_model.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/ddr/testbench/ddr2_mem_model.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/fifo/rdfifo.qip
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/fifo/rdfifo.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/fifo/rdfifo_bb.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/fifo/wrfifo.qip
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/fifo/wrfifo.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/fifo/wrfifo_bb.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/pll/pll.ppf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/pll/pll.qip
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/pll/pll.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/ip_core/pll/pll_bb.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.asm.rpt
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.cdf
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.done
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.fit.rpt
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.fit.smsg
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.fit.summary
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.flow.rpt
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.jdi
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.map.rpt
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.map.smsg
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.map.summary
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.pin
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.restore.rpt
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.sof
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.sta.rpt
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov5640_ddr_vga.sta.summary
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov7670_ddr_vga.flow.rpt
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov7670_ddr_vga.map.rpt
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov7670_ddr_vga.map.smsg
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/ov7670_ddr_vga.map.summary
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/output_files/pll.qip
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/bank_switch.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/dcfifo_ctrl.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/ddr_2fifo_top.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/ddr_ctrl.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/mem_burst_v2.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/ov5640/camera_capture.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/ov5640/i2c_com.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/ov5640/power_on_delay.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/ov5640/reg_config.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/ov5640_ddr_vga.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/system_ctrl.v
E:/Project/AN5642/verilog/AX515/ov5640_ddr_vga/rtl/vga_disp.v
PLLJ_PLLSPE_INFO.txt
assignment_defaults.qdf
ddr2_phy_autodetectedpins.tcl
ov7670_ddr_vga.qsf
stp1.stp
	======= Total: 180 files to archive =======

	================ Status: ===============
All files archived successfully.
