Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/cad_code/hw2/carry_lookahead_adder_16_tb_isim_beh.exe -prj E:/cad_code/hw2/carry_lookahead_adder_16_tb_beh.prj work.carry_lookahead_adder_16_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/cad_code/hw2/carry_lookahead_adder_4.v" into library work
Analyzing Verilog file "E:/cad_code/hw2/carry_lookahead_adder.v" into library work
Analyzing Verilog file "E:/cad_code/hw2/carry_lookahead_adder_16_tb.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module carry_lookahead_adder_4
Compiling module carry_lookahead_adder_16
Compiling module carry_lookahead_adder_16_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/cad_code/hw2/carry_lookahead_adder_16_tb_isim_beh.exe
Fuse Memory Usage: 28152 KB
Fuse CPU Usage: 389 ms
