

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_38_4'
================================================================
* Date:           Sat Dec  7 11:05:45 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_4  |      153|      153|        54|         40|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 54


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 40, D = 54, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 56 57 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 2 
56 --> 58 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 59 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%fi = alloca i32 1"   --->   Operation 60 'alloca' 'fi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 61 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%select_ln33_7_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln33_7"   --->   Operation 62 'read' 'select_ln33_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_ln32_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln32_2"   --->   Operation 63 'read' 'add_ln32_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 64 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln33_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln33"   --->   Operation 65 'read' 'select_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%select_ln33_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %select_ln33_5"   --->   Operation 66 'read' 'select_ln33_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters"   --->   Operation 67 'read' 'filters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mul_ln32_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mul_ln32"   --->   Operation 68 'read' 'mul_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%select_ln33_5_cast = zext i10 %select_ln33_5_read"   --->   Operation 69 'zext' 'select_ln33_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_25, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.40ns)   --->   "%store_ln0 = store i2 0, i2 %indvar"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %fi"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 73 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_40_5.0.0"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%fi_2 = load i3 %fi" [lenet_support.cpp:38]   --->   Operation 75 'load' 'fi_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_load = load i2 %indvar" [lenet_support.cpp:38]   --->   Operation 76 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln38 = icmp_ult  i3 %fi_2, i3 5" [lenet_support.cpp:38]   --->   Operation 78 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.50ns)   --->   "%add_ln38_2 = add i2 %indvar_load, i2 1" [lenet_support.cpp:38]   --->   Operation 79 'add' 'add_ln38_2' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %VITIS_LOOP_40_5.0.0.for.inc39.0_crit_edge.exitStub, void %VITIS_LOOP_40_5.0.0.split" [lenet_support.cpp:38]   --->   Operation 80 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %indvar_load, i6 0" [lenet_support.cpp:38]   --->   Operation 81 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast20 = zext i8 %tmp_7" [lenet_support.cpp:38]   --->   Operation 82 'zext' 'p_cast20' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.73ns)   --->   "%tmp1 = add i11 %select_ln33_5_cast, i11 %p_cast20" [lenet_support.cpp:38]   --->   Operation 83 'add' 'tmp1' <Predicate = (icmp_ln38)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %tmp1, i32 5, i32 10" [lenet_support.cpp:38]   --->   Operation 84 'partselect' 'tmp_s' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i5.i2, i6 %tmp_s, i5 %select_ln33_read, i2 0" [lenet_support.cpp:38]   --->   Operation 85 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_cast38 = zext i13 %tmp_8" [lenet_support.cpp:38]   --->   Operation 86 'zext' 'p_cast38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.12ns)   --->   "%empty_47 = add i64 %p_cast38, i64 %input_read" [lenet_support.cpp:38]   --->   Operation 87 'add' 'empty_47' <Predicate = (icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_47, i32 2, i32 63" [lenet_support.cpp:40]   --->   Operation 88 'partselect' 'trunc_ln' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_7_read, i5 %select_ln33_read"   --->   Operation 89 'bitconcatenate' 'tmp3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp3_cast = zext i10 %tmp3"   --->   Operation 90 'zext' 'tmp3_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp411 = or i8 %tmp_7, i8 32" [lenet_support.cpp:38]   --->   Operation 91 'or' 'tmp411' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp411_cast = zext i8 %tmp411" [lenet_support.cpp:38]   --->   Operation 92 'zext' 'tmp411_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.73ns) (out node of the LUT)   --->   "%empty_50 = add i11 %tmp411_cast, i11 %tmp3_cast" [lenet_support.cpp:38]   --->   Operation 93 'add' 'empty_50' <Predicate = (icmp_ln38)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_2)   --->   "%or_ln38 = or i3 %fi_2, i3 1" [lenet_support.cpp:38]   --->   Operation 94 'or' 'or_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln38_2 = icmp_ult  i3 %or_ln38, i3 5" [lenet_support.cpp:38]   --->   Operation 95 'icmp' 'icmp_ln38_2' <Predicate = (icmp_ln38)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_2, void %VITIS_LOOP_40_5.0.0.split.for.inc39.0_crit_edge.exitStub, void %VITIS_LOOP_40_5.0.1" [lenet_support.cpp:38]   --->   Operation 96 'br' 'br_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.61ns)   --->   "%add_ln38 = add i3 %fi_2, i3 2" [lenet_support.cpp:38]   --->   Operation 97 'add' 'add_ln38' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.40ns)   --->   "%store_ln38 = store i2 %add_ln38_2, i2 %indvar" [lenet_support.cpp:38]   --->   Operation 98 'store' 'store_ln38' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.40>
ST_2 : Operation 99 [1/1] (0.40ns)   --->   "%store_ln38 = store i3 %add_ln38, i3 %fi" [lenet_support.cpp:38]   --->   Operation 99 'store' 'store_ln38' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.40>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %indvar_load, i3 0" [lenet_support.cpp:38]   --->   Operation 100 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %p_shl2" [lenet_support.cpp:38]   --->   Operation 101 'zext' 'p_shl2_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %indvar_load, i1 0" [lenet_support.cpp:38]   --->   Operation 102 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i3 %p_shl3" [lenet_support.cpp:38]   --->   Operation 103 'zext' 'p_shl3_cast' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i8 %p_shl3_cast, i8 %mul_ln32_read" [lenet_support.cpp:38]   --->   Operation 104 'add' 'tmp' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%empty = add i8 %tmp, i8 %p_shl2_cast" [lenet_support.cpp:38]   --->   Operation 105 'add' 'empty' <Predicate = (icmp_ln38)> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0" [lenet_support.cpp:38]   --->   Operation 106 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_cast37 = zext i10 %tmp_6" [lenet_support.cpp:38]   --->   Operation 107 'zext' 'p_cast37' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.12ns)   --->   "%empty_46 = add i64 %p_cast37, i64 %filters_read" [lenet_support.cpp:38]   --->   Operation 108 'add' 'empty_46' <Predicate = (icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i62 %trunc_ln" [lenet_support.cpp:40]   --->   Operation 109 'sext' 'sext_ln40' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln40_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_46, i32 2, i32 63" [lenet_support.cpp:40]   --->   Operation 110 'partselect' 'trunc_ln40_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln40" [lenet_support.cpp:41]   --->   Operation 111 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 112 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %p_shl3_cast, i8 %add_ln32_2_read" [lenet_support.cpp:38]   --->   Operation 113 'add' 'tmp2' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%empty_48 = add i8 %tmp2, i8 %p_shl2_cast" [lenet_support.cpp:38]   --->   Operation 114 'add' 'empty_48' <Predicate = (icmp_ln38)> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i62 %trunc_ln" [lenet_support.cpp:40]   --->   Operation 115 'sext' 'sext_ln40_7' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i62 %trunc_ln40_4" [lenet_support.cpp:40]   --->   Operation 116 'sext' 'sext_ln40_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 117 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln40_4" [lenet_support.cpp:42]   --->   Operation 118 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 119 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:42]   --->   Operation 119 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 120 [1/1] (1.10ns)   --->   "%add_ln41_1 = add i63 %sext_ln40_7, i63 1" [lenet_support.cpp:41]   --->   Operation 120 'add' 'add_ln41_1' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln41_10 = sext i63 %add_ln41_1" [lenet_support.cpp:41]   --->   Operation 121 'sext' 'sext_ln41_10' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln41_10" [lenet_support.cpp:41]   --->   Operation 122 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln40_4" [lenet_support.cpp:41]   --->   Operation 123 'sext' 'sext_ln41' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 124 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 125 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:42]   --->   Operation 125 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 126 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_support.cpp:41]   --->   Operation 126 'readreq' 'gmem_load_2_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 127 [1/1] (1.10ns)   --->   "%add_ln42 = add i63 %sext_ln41, i63 1" [lenet_support.cpp:42]   --->   Operation 127 'add' 'add_ln42' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i63 %add_ln42" [lenet_support.cpp:42]   --->   Operation 128 'sext' 'sext_ln42' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln42" [lenet_support.cpp:42]   --->   Operation 129 'getelementptr' 'gmem_addr_7' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 130 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 131 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:42]   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 132 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_support.cpp:41]   --->   Operation 132 'readreq' 'gmem_load_2_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 133 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 133 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 134 [1/1] (1.10ns)   --->   "%add_ln41_2 = add i63 %sext_ln40_7, i63 2" [lenet_support.cpp:41]   --->   Operation 134 'add' 'add_ln41_2' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln41_11 = sext i63 %add_ln41_2" [lenet_support.cpp:41]   --->   Operation 135 'sext' 'sext_ln41_11' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln41_11" [lenet_support.cpp:41]   --->   Operation 136 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 137 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 138 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:42]   --->   Operation 138 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 139 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_support.cpp:41]   --->   Operation 139 'readreq' 'gmem_load_2_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 140 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 140 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 141 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_support.cpp:41]   --->   Operation 141 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 142 [1/1] (1.10ns)   --->   "%add_ln42_1 = add i63 %sext_ln41, i63 2" [lenet_support.cpp:42]   --->   Operation 142 'add' 'add_ln42_1' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i63 %add_ln42_1" [lenet_support.cpp:42]   --->   Operation 143 'sext' 'sext_ln42_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln42_1" [lenet_support.cpp:42]   --->   Operation 144 'getelementptr' 'gmem_addr_8' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 145 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 146 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:42]   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 147 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_support.cpp:41]   --->   Operation 147 'readreq' 'gmem_load_2_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 148 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_support.cpp:41]   --->   Operation 149 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 150 [8/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:42]   --->   Operation 150 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 151 [1/1] (1.10ns)   --->   "%add_ln41_3 = add i63 %sext_ln40_7, i63 3" [lenet_support.cpp:41]   --->   Operation 151 'add' 'add_ln41_3' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln41_12 = sext i63 %add_ln41_3" [lenet_support.cpp:41]   --->   Operation 152 'sext' 'sext_ln41_12' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln41_12" [lenet_support.cpp:41]   --->   Operation 153 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (1.10ns)   --->   "%add_ln41_4 = add i63 %sext_ln40_7, i63 4" [lenet_support.cpp:41]   --->   Operation 154 'add' 'add_ln41_4' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln41_13 = sext i63 %add_ln41_4" [lenet_support.cpp:41]   --->   Operation 155 'sext' 'sext_ln41_13' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln41_13" [lenet_support.cpp:41]   --->   Operation 156 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 157 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 158 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:42]   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 159 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_support.cpp:41]   --->   Operation 159 'readreq' 'gmem_load_2_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 160 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 160 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 161 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_support.cpp:41]   --->   Operation 161 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 162 [7/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:42]   --->   Operation 162 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 163 [8/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:41]   --->   Operation 163 'readreq' 'gmem_load_6_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 164 [1/1] (1.10ns)   --->   "%add_ln42_2 = add i63 %sext_ln41, i63 3" [lenet_support.cpp:42]   --->   Operation 164 'add' 'add_ln42_2' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i63 %add_ln42_2" [lenet_support.cpp:42]   --->   Operation 165 'sext' 'sext_ln42_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln42_2" [lenet_support.cpp:42]   --->   Operation 166 'getelementptr' 'gmem_addr_9' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (1.10ns)   --->   "%add_ln42_3 = add i63 %sext_ln41, i63 4" [lenet_support.cpp:42]   --->   Operation 167 'add' 'add_ln42_3' <Predicate = (icmp_ln38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i63 %add_ln42_3" [lenet_support.cpp:42]   --->   Operation 168 'sext' 'sext_ln42_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln42_3" [lenet_support.cpp:42]   --->   Operation 169 'getelementptr' 'gmem_addr_10' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 170 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_support.cpp:41]   --->   Operation 170 'readreq' 'gmem_load_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 171 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:42]   --->   Operation 171 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 172 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_support.cpp:41]   --->   Operation 172 'readreq' 'gmem_load_2_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 173 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 173 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 174 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_support.cpp:41]   --->   Operation 174 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 175 [6/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:42]   --->   Operation 175 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 176 [7/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:41]   --->   Operation 176 'readreq' 'gmem_load_6_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 177 [8/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 177 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 178 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [lenet_support.cpp:41]   --->   Operation 178 'read' 'gmem_addr_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 179 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [lenet_support.cpp:42]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 180 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_support.cpp:41]   --->   Operation 180 'readreq' 'gmem_load_2_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 181 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 182 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_support.cpp:41]   --->   Operation 182 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 183 [5/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:42]   --->   Operation 183 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 184 [6/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:41]   --->   Operation 184 'readreq' 'gmem_load_6_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 185 [7/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 185 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 186 [8/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 186 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 187 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [lenet_support.cpp:42]   --->   Operation 187 'read' 'gmem_addr_6_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 188 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [lenet_support.cpp:41]   --->   Operation 188 'readreq' 'gmem_load_2_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 189 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 189 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 190 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_support.cpp:41]   --->   Operation 190 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 191 [4/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:42]   --->   Operation 191 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 192 [5/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:41]   --->   Operation 192 'readreq' 'gmem_load_6_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 193 [6/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 193 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 194 [7/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 194 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 195 [8/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:42]   --->   Operation 195 'readreq' 'gmem_load_9_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_50, i2 0" [lenet_support.cpp:38]   --->   Operation 196 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%p_cast42 = zext i13 %tmp_10" [lenet_support.cpp:38]   --->   Operation 197 'zext' 'p_cast42' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.12ns)   --->   "%empty_51 = add i64 %p_cast42, i64 %input_read" [lenet_support.cpp:38]   --->   Operation 198 'add' 'empty_51' <Predicate = (icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln40_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_51, i32 2, i32 63" [lenet_support.cpp:40]   --->   Operation 199 'partselect' 'trunc_ln40_5' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %gmem_addr_read" [lenet_support.cpp:41]   --->   Operation 200 'bitcast' 'bitcast_ln41' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %gmem_addr_6_read" [lenet_support.cpp:42]   --->   Operation 201 'bitcast' 'bitcast_ln42' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 202 '%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln42'
ST_13 : Operation 202 [3/3] (5.29ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln42" [lenet_support.cpp:41]   --->   Operation 202 'fmul' 'mul' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [lenet_support.cpp:41]   --->   Operation 203 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 204 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [lenet_support.cpp:42]   --->   Operation 204 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 205 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_support.cpp:41]   --->   Operation 205 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 206 [3/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:42]   --->   Operation 206 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 207 [4/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:41]   --->   Operation 207 'readreq' 'gmem_load_6_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 208 [5/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 208 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 209 [6/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 209 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [7/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:42]   --->   Operation 210 'readreq' 'gmem_load_9_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_48, i2 0" [lenet_support.cpp:38]   --->   Operation 211 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%p_cast41 = zext i10 %tmp_9" [lenet_support.cpp:38]   --->   Operation 212 'zext' 'p_cast41' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (1.12ns)   --->   "%empty_49 = add i64 %p_cast41, i64 %filters_read" [lenet_support.cpp:38]   --->   Operation 213 'add' 'empty_49' <Predicate = (icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i62 %trunc_ln40_5" [lenet_support.cpp:40]   --->   Operation 214 'sext' 'sext_ln40_5' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln40_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_49, i32 2, i32 63" [lenet_support.cpp:40]   --->   Operation 215 'partselect' 'trunc_ln40_6' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln40_5" [lenet_support.cpp:41]   --->   Operation 216 'getelementptr' 'gmem_addr_11' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_13 : Operation 217 [8/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:41]   --->   Operation 217 'readreq' 'gmem_load_10_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 218 [2/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln42" [lenet_support.cpp:41]   --->   Operation 218 'fmul' 'mul' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [lenet_support.cpp:42]   --->   Operation 219 'read' 'gmem_addr_7_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 220 [1/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [lenet_support.cpp:41]   --->   Operation 220 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 221 [2/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:42]   --->   Operation 221 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 222 [3/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:41]   --->   Operation 222 'readreq' 'gmem_load_6_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 223 [4/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 223 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [5/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 224 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [6/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:42]   --->   Operation 225 'readreq' 'gmem_load_9_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i62 %trunc_ln40_5" [lenet_support.cpp:40]   --->   Operation 226 'sext' 'sext_ln40_8' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i62 %trunc_ln40_6" [lenet_support.cpp:40]   --->   Operation 227 'sext' 'sext_ln40_6' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_14 : Operation 228 [7/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:41]   --->   Operation 228 'readreq' 'gmem_load_10_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln40_6" [lenet_support.cpp:42]   --->   Operation 229 'getelementptr' 'gmem_addr_12' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_14 : Operation 230 [8/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:42]   --->   Operation 230 'readreq' 'gmem_load_11_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 231 [1/1] (1.10ns)   --->   "%add_ln41 = add i63 %sext_ln40_8, i63 1" [lenet_support.cpp:41]   --->   Operation 231 'add' 'add_ln41' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln41_15 = sext i63 %add_ln41" [lenet_support.cpp:41]   --->   Operation 232 'sext' 'sext_ln41_15' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln41_15" [lenet_support.cpp:41]   --->   Operation 233 'getelementptr' 'gmem_addr_13' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 234 [1/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln42" [lenet_support.cpp:41]   --->   Operation 234 'fmul' 'mul' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast i32 %gmem_addr_1_read" [lenet_support.cpp:41]   --->   Operation 235 'bitcast' 'bitcast_ln41_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %gmem_addr_7_read" [lenet_support.cpp:42]   --->   Operation 236 'bitcast' 'bitcast_ln42_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_15 : [1/1] (0.79ns)   --->   Input mux for Operation 237 '%mul27_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1'
ST_15 : Operation 237 [3/3] (5.29ns)   --->   "%mul27_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1" [lenet_support.cpp:41]   --->   Operation 237 'fmul' 'mul27_s' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [lenet_support.cpp:41]   --->   Operation 238 'read' 'gmem_addr_2_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 239 [1/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [lenet_support.cpp:42]   --->   Operation 239 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 240 [2/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:41]   --->   Operation 240 'readreq' 'gmem_load_6_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 241 [3/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 241 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 242 [4/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 242 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 243 [5/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:42]   --->   Operation 243 'readreq' 'gmem_load_9_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln41_14 = sext i62 %trunc_ln40_6" [lenet_support.cpp:41]   --->   Operation 244 'sext' 'sext_ln41_14' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_15 : Operation 245 [6/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:41]   --->   Operation 245 'readreq' 'gmem_load_10_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 246 [7/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:42]   --->   Operation 246 'readreq' 'gmem_load_11_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 247 [8/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:41]   --->   Operation 247 'readreq' 'gmem_load_12_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 248 [1/1] (1.10ns)   --->   "%add_ln42_4 = add i63 %sext_ln41_14, i63 1" [lenet_support.cpp:42]   --->   Operation 248 'add' 'add_ln42_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i63 %add_ln42_4" [lenet_support.cpp:42]   --->   Operation 249 'sext' 'sext_ln42_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln42_4" [lenet_support.cpp:42]   --->   Operation 250 'getelementptr' 'gmem_addr_14' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [lenet_support.cpp:41]   --->   Operation 251 'load' 'sum_load' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 252 '%sum_s = fadd i32 %sum_load, i32 %mul'
ST_16 : Operation 252 [4/4] (4.91ns)   --->   "%sum_s = fadd i32 %sum_load, i32 %mul" [lenet_support.cpp:41]   --->   Operation 252 'fadd' 'sum_s' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [2/3] (6.08ns)   --->   "%mul27_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1" [lenet_support.cpp:41]   --->   Operation 253 'fmul' 'mul27_s' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [lenet_support.cpp:42]   --->   Operation 254 'read' 'gmem_addr_8_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 255 [1/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [lenet_support.cpp:41]   --->   Operation 255 'readreq' 'gmem_load_6_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 256 [2/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 256 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 257 [3/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 257 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [4/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:42]   --->   Operation 258 'readreq' 'gmem_load_9_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 259 [5/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:41]   --->   Operation 259 'readreq' 'gmem_load_10_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 260 [6/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:42]   --->   Operation 260 'readreq' 'gmem_load_11_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 261 [7/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:41]   --->   Operation 261 'readreq' 'gmem_load_12_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 262 [8/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:42]   --->   Operation 262 'readreq' 'gmem_load_13_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 263 [1/1] (1.10ns)   --->   "%add_ln41_8 = add i63 %sext_ln40_8, i63 2" [lenet_support.cpp:41]   --->   Operation 263 'add' 'add_ln41_8' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln41_16 = sext i63 %add_ln41_8" [lenet_support.cpp:41]   --->   Operation 264 'sext' 'sext_ln41_16' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln41_16" [lenet_support.cpp:41]   --->   Operation 265 'getelementptr' 'gmem_addr_15' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 266 [3/4] (5.71ns)   --->   "%sum_s = fadd i32 %sum_load, i32 %mul" [lenet_support.cpp:41]   --->   Operation 266 'fadd' 'sum_s' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 267 [1/3] (6.08ns)   --->   "%mul27_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1" [lenet_support.cpp:41]   --->   Operation 267 'fmul' 'mul27_s' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln41_2 = bitcast i32 %gmem_addr_2_read" [lenet_support.cpp:41]   --->   Operation 268 'bitcast' 'bitcast_ln41_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %gmem_addr_8_read" [lenet_support.cpp:42]   --->   Operation 269 'bitcast' 'bitcast_ln42_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 270 '%mul27_2 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2'
ST_17 : Operation 270 [3/3] (5.29ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2" [lenet_support.cpp:41]   --->   Operation 270 'fmul' 'mul27_2' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [lenet_support.cpp:41]   --->   Operation 271 'read' 'gmem_addr_3_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 272 [1/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [lenet_support.cpp:42]   --->   Operation 272 'readreq' 'gmem_load_7_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 273 [2/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 273 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 274 [3/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:42]   --->   Operation 274 'readreq' 'gmem_load_9_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 275 [4/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:41]   --->   Operation 275 'readreq' 'gmem_load_10_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 276 [5/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:42]   --->   Operation 276 'readreq' 'gmem_load_11_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 277 [6/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:41]   --->   Operation 277 'readreq' 'gmem_load_12_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 278 [7/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:42]   --->   Operation 278 'readreq' 'gmem_load_13_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 279 [8/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:41]   --->   Operation 279 'readreq' 'gmem_load_14_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 280 [1/1] (1.10ns)   --->   "%add_ln42_5 = add i63 %sext_ln41_14, i63 2" [lenet_support.cpp:42]   --->   Operation 280 'add' 'add_ln42_5' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i63 %add_ln42_5" [lenet_support.cpp:42]   --->   Operation 281 'sext' 'sext_ln42_5' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln42_5" [lenet_support.cpp:42]   --->   Operation 282 'getelementptr' 'gmem_addr_16' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 283 [2/4] (5.71ns)   --->   "%sum_s = fadd i32 %sum_load, i32 %mul" [lenet_support.cpp:41]   --->   Operation 283 'fadd' 'sum_s' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [2/3] (6.08ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2" [lenet_support.cpp:41]   --->   Operation 284 'fmul' 'mul27_2' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [lenet_support.cpp:42]   --->   Operation 285 'read' 'gmem_addr_9_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 286 [1/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [lenet_support.cpp:41]   --->   Operation 286 'readreq' 'gmem_load_8_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 287 [2/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:42]   --->   Operation 287 'readreq' 'gmem_load_9_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 288 [3/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:41]   --->   Operation 288 'readreq' 'gmem_load_10_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 289 [4/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:42]   --->   Operation 289 'readreq' 'gmem_load_11_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 290 [5/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:41]   --->   Operation 290 'readreq' 'gmem_load_12_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 291 [6/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:42]   --->   Operation 291 'readreq' 'gmem_load_13_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 292 [7/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:41]   --->   Operation 292 'readreq' 'gmem_load_14_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 293 [8/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:42]   --->   Operation 293 'readreq' 'gmem_load_15_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 294 [1/1] (1.10ns)   --->   "%add_ln41_9 = add i63 %sext_ln40_8, i63 3" [lenet_support.cpp:41]   --->   Operation 294 'add' 'add_ln41_9' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln41_17 = sext i63 %add_ln41_9" [lenet_support.cpp:41]   --->   Operation 295 'sext' 'sext_ln41_17' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln41_17" [lenet_support.cpp:41]   --->   Operation 296 'getelementptr' 'gmem_addr_17' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (1.10ns)   --->   "%add_ln41_10 = add i63 %sext_ln40_8, i63 4" [lenet_support.cpp:41]   --->   Operation 297 'add' 'add_ln41_10' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln41_18 = sext i63 %add_ln41_10" [lenet_support.cpp:41]   --->   Operation 298 'sext' 'sext_ln41_18' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln41_18" [lenet_support.cpp:41]   --->   Operation 299 'getelementptr' 'gmem_addr_19' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 300 [1/4] (5.71ns)   --->   "%sum_s = fadd i32 %sum_load, i32 %mul" [lenet_support.cpp:41]   --->   Operation 300 'fadd' 'sum_s' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/3] (6.08ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2" [lenet_support.cpp:41]   --->   Operation 301 'fmul' 'mul27_2' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln41_3 = bitcast i32 %gmem_addr_3_read" [lenet_support.cpp:41]   --->   Operation 302 'bitcast' 'bitcast_ln41_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %gmem_addr_9_read" [lenet_support.cpp:42]   --->   Operation 303 'bitcast' 'bitcast_ln42_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_19 : [1/1] (0.79ns)   --->   Input mux for Operation 304 '%mul27_3 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3'
ST_19 : Operation 304 [3/3] (5.29ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3" [lenet_support.cpp:41]   --->   Operation 304 'fmul' 'mul27_3' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 305 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [lenet_support.cpp:41]   --->   Operation 305 'read' 'gmem_addr_4_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 306 [1/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [lenet_support.cpp:42]   --->   Operation 306 'readreq' 'gmem_load_9_req' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 307 [2/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:41]   --->   Operation 307 'readreq' 'gmem_load_10_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 308 [3/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:42]   --->   Operation 308 'readreq' 'gmem_load_11_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 309 [4/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:41]   --->   Operation 309 'readreq' 'gmem_load_12_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 310 [5/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:42]   --->   Operation 310 'readreq' 'gmem_load_13_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 311 [6/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:41]   --->   Operation 311 'readreq' 'gmem_load_14_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 312 [7/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:42]   --->   Operation 312 'readreq' 'gmem_load_15_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 313 [8/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:41]   --->   Operation 313 'readreq' 'gmem_load_16_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 314 [1/1] (1.10ns)   --->   "%add_ln42_6 = add i63 %sext_ln41_14, i63 3" [lenet_support.cpp:42]   --->   Operation 314 'add' 'add_ln42_6' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i63 %add_ln42_6" [lenet_support.cpp:42]   --->   Operation 315 'sext' 'sext_ln42_6' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln42_6" [lenet_support.cpp:42]   --->   Operation 316 'getelementptr' 'gmem_addr_18' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (1.10ns)   --->   "%add_ln42_7 = add i63 %sext_ln41_14, i63 4" [lenet_support.cpp:42]   --->   Operation 317 'add' 'add_ln42_7' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i63 %add_ln42_7" [lenet_support.cpp:42]   --->   Operation 318 'sext' 'sext_ln42_7' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln42_7" [lenet_support.cpp:42]   --->   Operation 319 'getelementptr' 'gmem_addr_20' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 320 '%sum_29_1 = fadd i32 %sum_s, i32 %mul27_s'
ST_20 : Operation 320 [4/4] (4.91ns)   --->   "%sum_29_1 = fadd i32 %sum_s, i32 %mul27_s" [lenet_support.cpp:41]   --->   Operation 320 'fadd' 'sum_29_1' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 321 [2/3] (6.08ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3" [lenet_support.cpp:41]   --->   Operation 321 'fmul' 'mul27_3' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [lenet_support.cpp:42]   --->   Operation 322 'read' 'gmem_addr_10_read' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 323 [1/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [lenet_support.cpp:41]   --->   Operation 323 'readreq' 'gmem_load_10_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 324 [2/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:42]   --->   Operation 324 'readreq' 'gmem_load_11_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 325 [3/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:41]   --->   Operation 325 'readreq' 'gmem_load_12_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 326 [4/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:42]   --->   Operation 326 'readreq' 'gmem_load_13_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 327 [5/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:41]   --->   Operation 327 'readreq' 'gmem_load_14_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 328 [6/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:42]   --->   Operation 328 'readreq' 'gmem_load_15_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 329 [7/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:41]   --->   Operation 329 'readreq' 'gmem_load_16_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 330 [8/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:42]   --->   Operation 330 'readreq' 'gmem_load_17_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 331 [3/4] (5.71ns)   --->   "%sum_29_1 = fadd i32 %sum_s, i32 %mul27_s" [lenet_support.cpp:41]   --->   Operation 331 'fadd' 'sum_29_1' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 332 [1/3] (6.08ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3" [lenet_support.cpp:41]   --->   Operation 332 'fmul' 'mul27_3' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln41_4 = bitcast i32 %gmem_addr_4_read" [lenet_support.cpp:41]   --->   Operation 333 'bitcast' 'bitcast_ln41_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln42_10 = bitcast i32 %gmem_addr_10_read" [lenet_support.cpp:42]   --->   Operation 334 'bitcast' 'bitcast_ln42_10' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 335 '%mul27_4 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_10'
ST_21 : Operation 335 [3/3] (5.29ns)   --->   "%mul27_4 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_10" [lenet_support.cpp:41]   --->   Operation 335 'fmul' 'mul27_4' <Predicate = (icmp_ln38)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 336 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [lenet_support.cpp:41]   --->   Operation 336 'read' 'gmem_addr_11_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 337 [1/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [lenet_support.cpp:42]   --->   Operation 337 'readreq' 'gmem_load_11_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 338 [2/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:41]   --->   Operation 338 'readreq' 'gmem_load_12_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 339 [3/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:42]   --->   Operation 339 'readreq' 'gmem_load_13_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 340 [4/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:41]   --->   Operation 340 'readreq' 'gmem_load_14_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 341 [5/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:42]   --->   Operation 341 'readreq' 'gmem_load_15_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 342 [6/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:41]   --->   Operation 342 'readreq' 'gmem_load_16_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 343 [7/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:42]   --->   Operation 343 'readreq' 'gmem_load_17_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 344 [8/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:41]   --->   Operation 344 'readreq' 'gmem_load_18_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 345 [2/4] (5.71ns)   --->   "%sum_29_1 = fadd i32 %sum_s, i32 %mul27_s" [lenet_support.cpp:41]   --->   Operation 345 'fadd' 'sum_29_1' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [2/3] (6.08ns)   --->   "%mul27_4 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_10" [lenet_support.cpp:41]   --->   Operation 346 'fmul' 'mul27_4' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [lenet_support.cpp:42]   --->   Operation 347 'read' 'gmem_addr_12_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 348 [1/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [lenet_support.cpp:41]   --->   Operation 348 'readreq' 'gmem_load_12_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 349 [2/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:42]   --->   Operation 349 'readreq' 'gmem_load_13_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 350 [3/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:41]   --->   Operation 350 'readreq' 'gmem_load_14_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 351 [4/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:42]   --->   Operation 351 'readreq' 'gmem_load_15_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 352 [5/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:41]   --->   Operation 352 'readreq' 'gmem_load_16_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 353 [6/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:42]   --->   Operation 353 'readreq' 'gmem_load_17_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 354 [7/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:41]   --->   Operation 354 'readreq' 'gmem_load_18_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 355 [8/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:42]   --->   Operation 355 'readreq' 'gmem_load_19_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 356 [1/4] (5.71ns)   --->   "%sum_29_1 = fadd i32 %sum_s, i32 %mul27_s" [lenet_support.cpp:41]   --->   Operation 356 'fadd' 'sum_29_1' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [1/3] (6.08ns)   --->   "%mul27_4 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_10" [lenet_support.cpp:41]   --->   Operation 357 'fmul' 'mul27_4' <Predicate = (icmp_ln38)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln41_5 = bitcast i32 %gmem_addr_11_read" [lenet_support.cpp:41]   --->   Operation 358 'bitcast' 'bitcast_ln41_5' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln42_11 = bitcast i32 %gmem_addr_12_read" [lenet_support.cpp:42]   --->   Operation 359 'bitcast' 'bitcast_ln42_11' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_23 : [1/1] (0.79ns)   --->   Input mux for Operation 360 '%mul27_0_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_11'
ST_23 : Operation 360 [3/3] (5.29ns)   --->   "%mul27_0_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_11" [lenet_support.cpp:41]   --->   Operation 360 'fmul' 'mul27_0_1' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 361 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [lenet_support.cpp:41]   --->   Operation 361 'read' 'gmem_addr_13_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 362 [1/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [lenet_support.cpp:42]   --->   Operation 362 'readreq' 'gmem_load_13_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 363 [2/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:41]   --->   Operation 363 'readreq' 'gmem_load_14_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 364 [3/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:42]   --->   Operation 364 'readreq' 'gmem_load_15_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 365 [4/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:41]   --->   Operation 365 'readreq' 'gmem_load_16_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 366 [5/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:42]   --->   Operation 366 'readreq' 'gmem_load_17_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 367 [6/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:41]   --->   Operation 367 'readreq' 'gmem_load_18_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 368 [7/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:42]   --->   Operation 368 'readreq' 'gmem_load_19_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : [1/1] (0.79ns)   --->   Input mux for Operation 369 '%sum_29_2 = fadd i32 %sum_29_1, i32 %mul27_2'
ST_24 : Operation 369 [4/4] (4.91ns)   --->   "%sum_29_2 = fadd i32 %sum_29_1, i32 %mul27_2" [lenet_support.cpp:41]   --->   Operation 369 'fadd' 'sum_29_2' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 370 [2/3] (6.08ns)   --->   "%mul27_0_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_11" [lenet_support.cpp:41]   --->   Operation 370 'fmul' 'mul27_0_1' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 371 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [lenet_support.cpp:42]   --->   Operation 371 'read' 'gmem_addr_14_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 372 [1/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [lenet_support.cpp:41]   --->   Operation 372 'readreq' 'gmem_load_14_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 373 [2/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:42]   --->   Operation 373 'readreq' 'gmem_load_15_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 374 [3/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:41]   --->   Operation 374 'readreq' 'gmem_load_16_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 375 [4/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:42]   --->   Operation 375 'readreq' 'gmem_load_17_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 376 [5/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:41]   --->   Operation 376 'readreq' 'gmem_load_18_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 377 [6/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:42]   --->   Operation 377 'readreq' 'gmem_load_19_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 378 [3/4] (5.71ns)   --->   "%sum_29_2 = fadd i32 %sum_29_1, i32 %mul27_2" [lenet_support.cpp:41]   --->   Operation 378 'fadd' 'sum_29_2' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [1/3] (6.08ns)   --->   "%mul27_0_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_11" [lenet_support.cpp:41]   --->   Operation 379 'fmul' 'mul27_0_1' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln41_6 = bitcast i32 %gmem_addr_13_read" [lenet_support.cpp:41]   --->   Operation 380 'bitcast' 'bitcast_ln41_6' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%bitcast_ln42_12 = bitcast i32 %gmem_addr_14_read" [lenet_support.cpp:42]   --->   Operation 381 'bitcast' 'bitcast_ln42_12' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_25 : [1/1] (0.79ns)   --->   Input mux for Operation 382 '%mul27_0_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_12'
ST_25 : Operation 382 [3/3] (5.29ns)   --->   "%mul27_0_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_12" [lenet_support.cpp:41]   --->   Operation 382 'fmul' 'mul27_0_1_1' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 383 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [lenet_support.cpp:41]   --->   Operation 383 'read' 'gmem_addr_15_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 384 [1/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [lenet_support.cpp:42]   --->   Operation 384 'readreq' 'gmem_load_15_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 385 [2/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:41]   --->   Operation 385 'readreq' 'gmem_load_16_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 386 [3/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:42]   --->   Operation 386 'readreq' 'gmem_load_17_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 387 [4/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:41]   --->   Operation 387 'readreq' 'gmem_load_18_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 388 [5/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:42]   --->   Operation 388 'readreq' 'gmem_load_19_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 389 [2/4] (5.71ns)   --->   "%sum_29_2 = fadd i32 %sum_29_1, i32 %mul27_2" [lenet_support.cpp:41]   --->   Operation 389 'fadd' 'sum_29_2' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 390 [2/3] (6.08ns)   --->   "%mul27_0_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_12" [lenet_support.cpp:41]   --->   Operation 390 'fmul' 'mul27_0_1_1' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [lenet_support.cpp:42]   --->   Operation 391 'read' 'gmem_addr_16_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 392 [1/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [lenet_support.cpp:41]   --->   Operation 392 'readreq' 'gmem_load_16_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 393 [2/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:42]   --->   Operation 393 'readreq' 'gmem_load_17_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 394 [3/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:41]   --->   Operation 394 'readreq' 'gmem_load_18_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 395 [4/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:42]   --->   Operation 395 'readreq' 'gmem_load_19_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 396 [1/4] (5.71ns)   --->   "%sum_29_2 = fadd i32 %sum_29_1, i32 %mul27_2" [lenet_support.cpp:41]   --->   Operation 396 'fadd' 'sum_29_2' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [1/3] (6.08ns)   --->   "%mul27_0_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_12" [lenet_support.cpp:41]   --->   Operation 397 'fmul' 'mul27_0_1_1' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln41_7 = bitcast i32 %gmem_addr_15_read" [lenet_support.cpp:41]   --->   Operation 398 'bitcast' 'bitcast_ln41_7' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln42_13 = bitcast i32 %gmem_addr_16_read" [lenet_support.cpp:42]   --->   Operation 399 'bitcast' 'bitcast_ln42_13' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 400 '%mul27_0_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_13'
ST_27 : Operation 400 [3/3] (5.29ns)   --->   "%mul27_0_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_13" [lenet_support.cpp:41]   --->   Operation 400 'fmul' 'mul27_0_1_2' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [lenet_support.cpp:41]   --->   Operation 401 'read' 'gmem_addr_17_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 402 [1/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [lenet_support.cpp:42]   --->   Operation 402 'readreq' 'gmem_load_17_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 403 [2/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:41]   --->   Operation 403 'readreq' 'gmem_load_18_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 404 [3/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:42]   --->   Operation 404 'readreq' 'gmem_load_19_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : [1/1] (0.79ns)   --->   Input mux for Operation 405 '%sum_29_3 = fadd i32 %sum_29_2, i32 %mul27_3'
ST_28 : Operation 405 [4/4] (4.91ns)   --->   "%sum_29_3 = fadd i32 %sum_29_2, i32 %mul27_3" [lenet_support.cpp:41]   --->   Operation 405 'fadd' 'sum_29_3' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 406 [2/3] (6.08ns)   --->   "%mul27_0_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_13" [lenet_support.cpp:41]   --->   Operation 406 'fmul' 'mul27_0_1_2' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 407 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [lenet_support.cpp:42]   --->   Operation 407 'read' 'gmem_addr_18_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 408 [1/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [lenet_support.cpp:41]   --->   Operation 408 'readreq' 'gmem_load_18_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 409 [2/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:42]   --->   Operation 409 'readreq' 'gmem_load_19_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 410 [3/4] (5.71ns)   --->   "%sum_29_3 = fadd i32 %sum_29_2, i32 %mul27_3" [lenet_support.cpp:41]   --->   Operation 410 'fadd' 'sum_29_3' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [1/3] (6.08ns)   --->   "%mul27_0_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_13" [lenet_support.cpp:41]   --->   Operation 411 'fmul' 'mul27_0_1_2' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln41_8 = bitcast i32 %gmem_addr_17_read" [lenet_support.cpp:41]   --->   Operation 412 'bitcast' 'bitcast_ln41_8' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_29 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln42_14 = bitcast i32 %gmem_addr_18_read" [lenet_support.cpp:42]   --->   Operation 413 'bitcast' 'bitcast_ln42_14' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_29 : [1/1] (0.79ns)   --->   Input mux for Operation 414 '%mul27_0_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_14'
ST_29 : Operation 414 [3/3] (5.29ns)   --->   "%mul27_0_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_14" [lenet_support.cpp:41]   --->   Operation 414 'fmul' 'mul27_0_1_3' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [1/1] (7.30ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [lenet_support.cpp:41]   --->   Operation 415 'read' 'gmem_addr_19_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 416 [1/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [lenet_support.cpp:42]   --->   Operation 416 'readreq' 'gmem_load_19_req' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 417 [2/4] (5.71ns)   --->   "%sum_29_3 = fadd i32 %sum_29_2, i32 %mul27_3" [lenet_support.cpp:41]   --->   Operation 417 'fadd' 'sum_29_3' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 418 [2/3] (6.08ns)   --->   "%mul27_0_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_14" [lenet_support.cpp:41]   --->   Operation 418 'fmul' 'mul27_0_1_3' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 419 [1/1] (7.30ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [lenet_support.cpp:42]   --->   Operation 419 'read' 'gmem_addr_20_read' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 6.08>
ST_31 : Operation 420 [1/4] (5.71ns)   --->   "%sum_29_3 = fadd i32 %sum_29_2, i32 %mul27_3" [lenet_support.cpp:41]   --->   Operation 420 'fadd' 'sum_29_3' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 421 [1/3] (6.08ns)   --->   "%mul27_0_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_14" [lenet_support.cpp:41]   --->   Operation 421 'fmul' 'mul27_0_1_3' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln41_9 = bitcast i32 %gmem_addr_19_read" [lenet_support.cpp:41]   --->   Operation 422 'bitcast' 'bitcast_ln41_9' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln42_15 = bitcast i32 %gmem_addr_20_read" [lenet_support.cpp:42]   --->   Operation 423 'bitcast' 'bitcast_ln42_15' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 0.00>
ST_31 : [1/1] (0.79ns)   --->   Input mux for Operation 424 '%mul27_0_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_15'
ST_31 : Operation 424 [3/3] (5.29ns)   --->   "%mul27_0_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_15" [lenet_support.cpp:41]   --->   Operation 424 'fmul' 'mul27_0_1_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.08>
ST_32 : [1/1] (0.79ns)   --->   Input mux for Operation 425 '%sum_29_4 = fadd i32 %sum_29_3, i32 %mul27_4'
ST_32 : Operation 425 [4/4] (4.91ns)   --->   "%sum_29_4 = fadd i32 %sum_29_3, i32 %mul27_4" [lenet_support.cpp:41]   --->   Operation 425 'fadd' 'sum_29_4' <Predicate = (icmp_ln38)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 426 [2/3] (6.08ns)   --->   "%mul27_0_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_15" [lenet_support.cpp:41]   --->   Operation 426 'fmul' 'mul27_0_1_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.08>
ST_33 : Operation 427 [3/4] (5.71ns)   --->   "%sum_29_4 = fadd i32 %sum_29_3, i32 %mul27_4" [lenet_support.cpp:41]   --->   Operation 427 'fadd' 'sum_29_4' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 428 [1/3] (6.08ns)   --->   "%mul27_0_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_15" [lenet_support.cpp:41]   --->   Operation 428 'fmul' 'mul27_0_1_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.71>
ST_34 : Operation 429 [2/4] (5.71ns)   --->   "%sum_29_4 = fadd i32 %sum_29_3, i32 %mul27_4" [lenet_support.cpp:41]   --->   Operation 429 'fadd' 'sum_29_4' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.71>
ST_35 : Operation 430 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [lenet_support.cpp:36]   --->   Operation 430 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [lenet_support.cpp:38]   --->   Operation 431 'specloopname' 'specloopname_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 432 [1/4] (5.71ns)   --->   "%sum_29_4 = fadd i32 %sum_29_3, i32 %mul27_4" [lenet_support.cpp:41]   --->   Operation 432 'fadd' 'sum_29_4' <Predicate = (icmp_ln38)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.71>
ST_36 : [1/1] (0.79ns)   --->   Input mux for Operation 433 '%sum_4 = fadd i32 %sum_29_4, i32 %mul27_0_1'
ST_36 : Operation 433 [4/4] (4.91ns)   --->   "%sum_4 = fadd i32 %sum_29_4, i32 %mul27_0_1" [lenet_support.cpp:41]   --->   Operation 433 'fadd' 'sum_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.71>
ST_37 : Operation 434 [3/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_29_4, i32 %mul27_0_1" [lenet_support.cpp:41]   --->   Operation 434 'fadd' 'sum_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.71>
ST_38 : Operation 435 [2/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_29_4, i32 %mul27_0_1" [lenet_support.cpp:41]   --->   Operation 435 'fadd' 'sum_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.71>
ST_39 : Operation 436 [1/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_29_4, i32 %mul27_0_1" [lenet_support.cpp:41]   --->   Operation 436 'fadd' 'sum_4' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.71>
ST_40 : [1/1] (0.79ns)   --->   Input mux for Operation 437 '%sum_32_1 = fadd i32 %sum_4, i32 %mul27_0_1_1'
ST_40 : Operation 437 [4/4] (4.91ns)   --->   "%sum_32_1 = fadd i32 %sum_4, i32 %mul27_0_1_1" [lenet_support.cpp:41]   --->   Operation 437 'fadd' 'sum_32_1' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.71>
ST_41 : Operation 438 [3/4] (5.71ns)   --->   "%sum_32_1 = fadd i32 %sum_4, i32 %mul27_0_1_1" [lenet_support.cpp:41]   --->   Operation 438 'fadd' 'sum_32_1' <Predicate = (icmp_ln38 & icmp_ln38_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.71>
ST_42 : Operation 439 [2/4] (5.71ns)   --->   "%sum_32_1 = fadd i32 %sum_4, i32 %mul27_0_1_1" [lenet_support.cpp:41]   --->   Operation 439 'fadd' 'sum_32_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.71>
ST_43 : Operation 440 [1/4] (5.71ns)   --->   "%sum_32_1 = fadd i32 %sum_4, i32 %mul27_0_1_1" [lenet_support.cpp:41]   --->   Operation 440 'fadd' 'sum_32_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.71>
ST_44 : [1/1] (0.79ns)   --->   Input mux for Operation 441 '%sum_32_2 = fadd i32 %sum_32_1, i32 %mul27_0_1_2'
ST_44 : Operation 441 [4/4] (4.91ns)   --->   "%sum_32_2 = fadd i32 %sum_32_1, i32 %mul27_0_1_2" [lenet_support.cpp:41]   --->   Operation 441 'fadd' 'sum_32_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.71>
ST_45 : Operation 442 [3/4] (5.71ns)   --->   "%sum_32_2 = fadd i32 %sum_32_1, i32 %mul27_0_1_2" [lenet_support.cpp:41]   --->   Operation 442 'fadd' 'sum_32_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.71>
ST_46 : Operation 443 [2/4] (5.71ns)   --->   "%sum_32_2 = fadd i32 %sum_32_1, i32 %mul27_0_1_2" [lenet_support.cpp:41]   --->   Operation 443 'fadd' 'sum_32_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.71>
ST_47 : Operation 444 [1/4] (5.71ns)   --->   "%sum_32_2 = fadd i32 %sum_32_1, i32 %mul27_0_1_2" [lenet_support.cpp:41]   --->   Operation 444 'fadd' 'sum_32_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.71>
ST_48 : [1/1] (0.79ns)   --->   Input mux for Operation 445 '%sum_32_3 = fadd i32 %sum_32_2, i32 %mul27_0_1_3'
ST_48 : Operation 445 [4/4] (4.91ns)   --->   "%sum_32_3 = fadd i32 %sum_32_2, i32 %mul27_0_1_3" [lenet_support.cpp:41]   --->   Operation 445 'fadd' 'sum_32_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.71>
ST_49 : Operation 446 [3/4] (5.71ns)   --->   "%sum_32_3 = fadd i32 %sum_32_2, i32 %mul27_0_1_3" [lenet_support.cpp:41]   --->   Operation 446 'fadd' 'sum_32_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.71>
ST_50 : Operation 447 [2/4] (5.71ns)   --->   "%sum_32_3 = fadd i32 %sum_32_2, i32 %mul27_0_1_3" [lenet_support.cpp:41]   --->   Operation 447 'fadd' 'sum_32_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.71>
ST_51 : Operation 448 [1/4] (5.71ns)   --->   "%sum_32_3 = fadd i32 %sum_32_2, i32 %mul27_0_1_3" [lenet_support.cpp:41]   --->   Operation 448 'fadd' 'sum_32_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.71>
ST_52 : [1/1] (0.79ns)   --->   Input mux for Operation 449 '%sum_32_4 = fadd i32 %sum_32_3, i32 %mul27_0_1_4'
ST_52 : Operation 449 [4/4] (4.91ns)   --->   "%sum_32_4 = fadd i32 %sum_32_3, i32 %mul27_0_1_4" [lenet_support.cpp:41]   --->   Operation 449 'fadd' 'sum_32_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.71>
ST_53 : Operation 450 [3/4] (5.71ns)   --->   "%sum_32_4 = fadd i32 %sum_32_3, i32 %mul27_0_1_4" [lenet_support.cpp:41]   --->   Operation 450 'fadd' 'sum_32_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.71>
ST_54 : Operation 451 [2/4] (5.71ns)   --->   "%sum_32_4 = fadd i32 %sum_32_3, i32 %mul27_0_1_4" [lenet_support.cpp:41]   --->   Operation 451 'fadd' 'sum_32_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.11>
ST_55 : Operation 452 [1/4] (5.71ns)   --->   "%sum_32_4 = fadd i32 %sum_32_3, i32 %mul27_0_1_4" [lenet_support.cpp:41]   --->   Operation 452 'fadd' 'sum_32_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 453 [1/1] (0.40ns)   --->   "%store_ln38 = store i32 %sum_32_4, i32 %sum" [lenet_support.cpp:38]   --->   Operation 453 'store' 'store_ln38' <Predicate = true> <Delay = 0.40>
ST_55 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_40_5.0.0" [lenet_support.cpp:38]   --->   Operation 454 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 56 <SV = 35> <Delay = 0.40>
ST_56 : Operation 455 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load" [lenet_support.cpp:41]   --->   Operation 455 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_29_4_out, i32 %sum_29_4" [lenet_support.cpp:41]   --->   Operation 456 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (0.40ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 457 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 57 <SV = 2> <Delay = 0.40>
ST_57 : Operation 458 [1/1] (0.00ns)   --->   "%sum_load_6 = load i32 %sum"   --->   Operation 458 'load' 'sum_load_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 459 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_6"   --->   Operation 459 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 460 [1/1] (0.40ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 460 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 58 <SV = 36> <Delay = 0.00>
ST_58 : Operation 461 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %VITIS_LOOP_40_5.0.0.for.inc39.0_crit_edge.exitStub, i1 0, void %VITIS_LOOP_40_5.0.0.split.for.inc39.0_crit_edge.exitStub"   --->   Operation 461 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 462 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 462 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('indvar') [13]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar' [23]  (0.402 ns)

 <State 2>: 1.858ns
The critical path consists of the following:
	'load' operation ('indvar_load', lenet_support.cpp:38) on local variable 'indvar' [29]  (0.000 ns)
	'add' operation ('tmp1', lenet_support.cpp:38) [49]  (0.736 ns)
	'add' operation ('empty_47', lenet_support.cpp:38) [53]  (1.122 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', lenet_support.cpp:41) [60]  (0.000 ns)
	bus request operation ('gmem_load_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [61]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [61]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [61]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [61]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [61]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [61]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [61]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [61]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [62]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [66]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_11', lenet_support.cpp:41) [149]  (0.000 ns)
	bus request operation ('gmem_load_10_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [150]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [150]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [150]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [150]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [150]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [150]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [150]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [150]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [151]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [155]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [163]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [169]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [177]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [183]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [191]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [197]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read', lenet_support.cpp:41) on port 'gmem' (lenet_support.cpp:41) [205]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read', lenet_support.cpp:42) on port 'gmem' (lenet_support.cpp:42) [211]  (7.300 ns)

 <State 31>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1_3', lenet_support.cpp:41) [199]  (6.087 ns)

 <State 32>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1_4', lenet_support.cpp:41) [213]  (6.087 ns)

 <State 33>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1_4', lenet_support.cpp:41) [213]  (6.087 ns)

 <State 34>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_29_4', lenet_support.cpp:41) [125]  (5.714 ns)

 <State 35>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_29_4', lenet_support.cpp:41) [125]  (5.714 ns)

 <State 36>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_4', lenet_support.cpp:41) [158]  (4.918 ns)

 <State 37>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_4', lenet_support.cpp:41) [158]  (5.714 ns)

 <State 38>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_4', lenet_support.cpp:41) [158]  (5.714 ns)

 <State 39>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_4', lenet_support.cpp:41) [158]  (5.714 ns)

 <State 40>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_32_1', lenet_support.cpp:41) [172]  (4.918 ns)

 <State 41>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_1', lenet_support.cpp:41) [172]  (5.714 ns)

 <State 42>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_1', lenet_support.cpp:41) [172]  (5.714 ns)

 <State 43>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_1', lenet_support.cpp:41) [172]  (5.714 ns)

 <State 44>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_32_2', lenet_support.cpp:41) [186]  (4.918 ns)

 <State 45>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_2', lenet_support.cpp:41) [186]  (5.714 ns)

 <State 46>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_2', lenet_support.cpp:41) [186]  (5.714 ns)

 <State 47>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_2', lenet_support.cpp:41) [186]  (5.714 ns)

 <State 48>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_32_3', lenet_support.cpp:41) [200]  (4.918 ns)

 <State 49>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_3', lenet_support.cpp:41) [200]  (5.714 ns)

 <State 50>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_3', lenet_support.cpp:41) [200]  (5.714 ns)

 <State 51>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_3', lenet_support.cpp:41) [200]  (5.714 ns)

 <State 52>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum_32_4', lenet_support.cpp:41) [214]  (4.918 ns)

 <State 53>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_4', lenet_support.cpp:41) [214]  (5.714 ns)

 <State 54>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_32_4', lenet_support.cpp:41) [214]  (5.714 ns)

 <State 55>: 6.116ns
The critical path consists of the following:
	'fadd' operation ('sum_32_4', lenet_support.cpp:41) [214]  (5.714 ns)
	'store' operation ('store_ln38', lenet_support.cpp:38) of variable 'sum_32_4', lenet_support.cpp:41 on local variable 'sum' [218]  (0.402 ns)

 <State 56>: 0.402ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [229]  (0.402 ns)

 <State 57>: 0.402ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [229]  (0.402 ns)

 <State 58>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
