// Seed: 317122754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_23;
endmodule
module module_1 #(
    parameter id_10 = 32'd60,
    parameter id_15 = 32'd18,
    parameter id_5  = 32'd43
) (
    output wire id_0,
    output wor id_1,
    output wand id_2,
    input supply1 id_3,
    output wor id_4,
    input tri _id_5,
    output supply0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    output tri id_9,
    input tri1 _id_10,
    input tri0 id_11,
    input wor id_12,
    output supply1 id_13
);
  logic _id_15;
  assign id_2 = id_11;
  wire [-1 : {  1  &  id_5  {  id_15  }  }] id_16;
  logic id_17;
  ;
  logic id_18 = id_18[-1 : id_10];
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_16,
      id_17
  );
endmodule
