module firstone(input a1,a2,output w1,w2);
  wire x;
  or or1(w2,a1,a2);
  not not1(x,a2);
  and and1(w1,x,a1);
endmodule
  
