Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul 30 00:19:55 2024
| Host         : DESKTOP-S5BIVCG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file My_Counter_wrapper_control_sets_placed.rpt
| Design       : My_Counter_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------+----------------------------------------------------+------------------+----------------+
|             Clock Signal             | Enable Signal |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------+----------------------------------------------------+------------------+----------------+
|  clk_IBUF                            |               |                                                    |                1 |              4 |
|  My_Counter_i/counter_0/inst/clk_out |               | My_Counter_i/counter_0/inst/count_value[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF                            |               | My_Counter_i/counter_0/inst/clk_out_1              |                7 |             52 |
+--------------------------------------+---------------+----------------------------------------------------+------------------+----------------+


