// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat May 17 11:23:08 2025
// Host        : DESKTOP-1O5TV0G running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Kria/May2025/BiNAM/SpikingBINAM/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,spiking_binam,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "spiking_binam,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_spikes_TVALID,
    in_spikes_TREADY,
    in_spikes_TDATA,
    out_spikes_TVALID,
    out_spikes_TREADY,
    out_spikes_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [4:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [4:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:in_spikes:out_spikes, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_spikes TVALID" *) input in_spikes_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_spikes TREADY" *) output in_spikes_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_spikes TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_spikes, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input [31:0]in_spikes_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_spikes TVALID" *) output out_spikes_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_spikes TREADY" *) input out_spikes_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_spikes TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_spikes, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output [31:0]out_spikes_TDATA;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in_spikes_TDATA;
  wire in_spikes_TREADY;
  wire in_spikes_TVALID;
  wire interrupt;
  wire [27:0]\^out_spikes_TDATA ;
  wire out_spikes_TREADY;
  wire out_spikes_TVALID;
  wire [4:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [4:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [31:8]NLW_inst_out_spikes_TDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign out_spikes_TDATA[31] = \<const0> ;
  assign out_spikes_TDATA[30] = \<const0> ;
  assign out_spikes_TDATA[29] = \<const0> ;
  assign out_spikes_TDATA[28] = \<const0> ;
  assign out_spikes_TDATA[27:17] = \^out_spikes_TDATA [27:17];
  assign out_spikes_TDATA[16] = \<const1> ;
  assign out_spikes_TDATA[15] = \<const0> ;
  assign out_spikes_TDATA[14] = \<const0> ;
  assign out_spikes_TDATA[13] = \<const0> ;
  assign out_spikes_TDATA[12] = \<const0> ;
  assign out_spikes_TDATA[11] = \<const0> ;
  assign out_spikes_TDATA[10] = \<const0> ;
  assign out_spikes_TDATA[9] = \<const0> ;
  assign out_spikes_TDATA[8] = \<const0> ;
  assign out_spikes_TDATA[7:0] = \^out_spikes_TDATA [7:0];
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "11'b00000000001" *) 
  (* ap_ST_fsm_state10 = "11'b01000000000" *) 
  (* ap_ST_fsm_state11 = "11'b10000000000" *) 
  (* ap_ST_fsm_state2 = "11'b00000000010" *) 
  (* ap_ST_fsm_state3 = "11'b00000000100" *) 
  (* ap_ST_fsm_state4 = "11'b00000001000" *) 
  (* ap_ST_fsm_state5 = "11'b00000010000" *) 
  (* ap_ST_fsm_state6 = "11'b00000100000" *) 
  (* ap_ST_fsm_state7 = "11'b00001000000" *) 
  (* ap_ST_fsm_state8 = "11'b00010000000" *) 
  (* ap_ST_fsm_state9 = "11'b00100000000" *) 
  bd_0_hls_inst_0_spiking_binam inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_spikes_TDATA({in_spikes_TDATA[31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in_spikes_TDATA[7:0]}),
        .in_spikes_TREADY(in_spikes_TREADY),
        .in_spikes_TVALID(in_spikes_TVALID),
        .interrupt(interrupt),
        .out_spikes_TDATA({NLW_inst_out_spikes_TDATA_UNCONNECTED[31:28],\^out_spikes_TDATA }),
        .out_spikes_TREADY(out_spikes_TREADY),
        .out_spikes_TVALID(out_spikes_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "5" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "spiking_binam" *) 
(* ap_ST_fsm_state1 = "11'b00000000001" *) (* ap_ST_fsm_state10 = "11'b01000000000" *) (* ap_ST_fsm_state11 = "11'b10000000000" *) 
(* ap_ST_fsm_state2 = "11'b00000000010" *) (* ap_ST_fsm_state3 = "11'b00000000100" *) (* ap_ST_fsm_state4 = "11'b00000001000" *) 
(* ap_ST_fsm_state5 = "11'b00000010000" *) (* ap_ST_fsm_state6 = "11'b00000100000" *) (* ap_ST_fsm_state7 = "11'b00001000000" *) 
(* ap_ST_fsm_state8 = "11'b00010000000" *) (* ap_ST_fsm_state9 = "11'b00100000000" *) (* hls_module = "yes" *) 
module bd_0_hls_inst_0_spiking_binam
   (ap_clk,
    ap_rst_n,
    in_spikes_TDATA,
    in_spikes_TVALID,
    in_spikes_TREADY,
    out_spikes_TDATA,
    out_spikes_TVALID,
    out_spikes_TREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]in_spikes_TDATA;
  input in_spikes_TVALID;
  output in_spikes_TREADY;
  output [31:0]out_spikes_TDATA;
  output out_spikes_TVALID;
  input out_spikes_TREADY;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [4:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [4:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire B_V_data_1_sel_wr;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_13;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_15;
  wire CTRL_s_axi_U_n_16;
  wire CTRL_s_axi_U_n_17;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_20;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_22;
  wire CTRL_s_axi_U_n_23;
  wire CTRL_s_axi_U_n_24;
  wire CTRL_s_axi_U_n_25;
  wire CTRL_s_axi_U_n_26;
  wire CTRL_s_axi_U_n_27;
  wire CTRL_s_axi_U_n_28;
  wire CTRL_s_axi_U_n_29;
  wire CTRL_s_axi_U_n_30;
  wire CTRL_s_axi_U_n_31;
  wire CTRL_s_axi_U_n_32;
  wire CTRL_s_axi_U_n_33;
  wire CTRL_s_axi_U_n_34;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_36;
  wire CTRL_s_axi_U_n_37;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_9;
  wire \ap_CS_fsm[10]_i_3_n_3 ;
  wire \ap_CS_fsm[4]_i_10_n_3 ;
  wire \ap_CS_fsm[4]_i_11_n_3 ;
  wire \ap_CS_fsm[4]_i_12_n_3 ;
  wire \ap_CS_fsm[4]_i_13_n_3 ;
  wire \ap_CS_fsm[4]_i_14_n_3 ;
  wire \ap_CS_fsm[4]_i_15_n_3 ;
  wire \ap_CS_fsm[4]_i_16_n_3 ;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire \ap_CS_fsm[4]_i_4_n_3 ;
  wire \ap_CS_fsm[4]_i_5_n_3 ;
  wire \ap_CS_fsm[4]_i_6_n_3 ;
  wire \ap_CS_fsm[4]_i_7_n_3 ;
  wire \ap_CS_fsm[4]_i_8_n_3 ;
  wire \ap_CS_fsm[4]_i_9_n_3 ;
  wire \ap_CS_fsm[7]_i_10_n_3 ;
  wire \ap_CS_fsm[7]_i_11_n_3 ;
  wire \ap_CS_fsm[7]_i_12_n_3 ;
  wire \ap_CS_fsm[7]_i_13_n_3 ;
  wire \ap_CS_fsm[7]_i_14_n_3 ;
  wire \ap_CS_fsm[7]_i_15_n_3 ;
  wire \ap_CS_fsm[7]_i_16_n_3 ;
  wire \ap_CS_fsm[7]_i_17_n_3 ;
  wire \ap_CS_fsm[7]_i_18_n_3 ;
  wire \ap_CS_fsm[7]_i_19_n_3 ;
  wire \ap_CS_fsm[7]_i_20_n_3 ;
  wire \ap_CS_fsm[7]_i_21_n_3 ;
  wire \ap_CS_fsm[7]_i_22_n_3 ;
  wire \ap_CS_fsm[7]_i_23_n_3 ;
  wire \ap_CS_fsm[7]_i_24_n_3 ;
  wire \ap_CS_fsm[7]_i_25_n_3 ;
  wire \ap_CS_fsm[7]_i_26_n_3 ;
  wire \ap_CS_fsm[7]_i_27_n_3 ;
  wire \ap_CS_fsm[7]_i_28_n_3 ;
  wire \ap_CS_fsm[7]_i_29_n_3 ;
  wire \ap_CS_fsm[7]_i_30_n_3 ;
  wire \ap_CS_fsm[7]_i_31_n_3 ;
  wire \ap_CS_fsm[7]_i_32_n_3 ;
  wire \ap_CS_fsm[7]_i_33_n_3 ;
  wire \ap_CS_fsm[7]_i_34_n_3 ;
  wire \ap_CS_fsm[7]_i_35_n_3 ;
  wire \ap_CS_fsm[7]_i_36_n_3 ;
  wire \ap_CS_fsm[7]_i_37_n_3 ;
  wire \ap_CS_fsm[7]_i_38_n_3 ;
  wire \ap_CS_fsm[7]_i_39_n_3 ;
  wire \ap_CS_fsm[7]_i_40_n_3 ;
  wire \ap_CS_fsm[7]_i_41_n_3 ;
  wire \ap_CS_fsm[7]_i_42_n_3 ;
  wire \ap_CS_fsm[7]_i_43_n_3 ;
  wire \ap_CS_fsm[7]_i_44_n_3 ;
  wire \ap_CS_fsm[7]_i_45_n_3 ;
  wire \ap_CS_fsm[7]_i_46_n_3 ;
  wire \ap_CS_fsm[7]_i_47_n_3 ;
  wire \ap_CS_fsm[7]_i_48_n_3 ;
  wire \ap_CS_fsm[7]_i_49_n_3 ;
  wire \ap_CS_fsm[7]_i_50_n_3 ;
  wire \ap_CS_fsm[7]_i_51_n_3 ;
  wire \ap_CS_fsm[7]_i_6_n_3 ;
  wire \ap_CS_fsm[7]_i_7_n_3 ;
  wire \ap_CS_fsm[7]_i_8_n_3 ;
  wire \ap_CS_fsm[7]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_10 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_4 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_8 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_9 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm114_out;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [11:1]bin_end_fu_4745_p2;
  wire [11:1]bin_start_V_reg_5174;
  wire \bin_start_V_reg_5174[11]_i_2_n_3 ;
  wire \bin_start_V_reg_5174[11]_i_3_n_3 ;
  wire [7:0]cur_id_V_fu_604;
  wire \cur_id_V_fu_604_reg[0]_rep__0_n_3 ;
  wire \cur_id_V_fu_604_reg[0]_rep__1_n_3 ;
  wire \cur_id_V_fu_604_reg[0]_rep_n_3 ;
  wire \cur_id_V_fu_604_reg[1]_rep__0_n_3 ;
  wire \cur_id_V_fu_604_reg[1]_rep__1_n_3 ;
  wire \cur_id_V_fu_604_reg[1]_rep__2_n_3 ;
  wire \cur_id_V_fu_604_reg[1]_rep_n_3 ;
  wire \cur_id_V_fu_604_reg[2]_rep__0_n_3 ;
  wire \cur_id_V_fu_604_reg[2]_rep__1_n_3 ;
  wire \cur_id_V_fu_604_reg[2]_rep__2_n_3 ;
  wire \cur_id_V_fu_604_reg[2]_rep__3_n_3 ;
  wire \cur_id_V_fu_604_reg[2]_rep_n_3 ;
  wire \cur_id_V_fu_604_reg[3]_rep__0_n_3 ;
  wire \cur_id_V_fu_604_reg[3]_rep__1_n_3 ;
  wire \cur_id_V_fu_604_reg[3]_rep__2_n_3 ;
  wire \cur_id_V_fu_604_reg[3]_rep__3_n_3 ;
  wire \cur_id_V_fu_604_reg[3]_rep__4_n_3 ;
  wire \cur_id_V_fu_604_reg[3]_rep_n_3 ;
  wire \cur_id_V_fu_604_reg[4]_rep__0_n_3 ;
  wire \cur_id_V_fu_604_reg[4]_rep__1_n_3 ;
  wire \cur_id_V_fu_604_reg[4]_rep__2_n_3 ;
  wire \cur_id_V_fu_604_reg[4]_rep__3_n_3 ;
  wire \cur_id_V_fu_604_reg[4]_rep__4_n_3 ;
  wire \cur_id_V_fu_604_reg[4]_rep_n_3 ;
  wire \cur_id_V_fu_604_reg[5]_rep__0_n_3 ;
  wire \cur_id_V_fu_604_reg[5]_rep__1_n_3 ;
  wire \cur_id_V_fu_604_reg[5]_rep__2_n_3 ;
  wire \cur_id_V_fu_604_reg[5]_rep__3_n_3 ;
  wire \cur_id_V_fu_604_reg[5]_rep__4_n_3 ;
  wire \cur_id_V_fu_604_reg[5]_rep_n_3 ;
  wire \cur_id_V_fu_604_reg[6]_rep__0_n_3 ;
  wire \cur_id_V_fu_604_reg[6]_rep__1_n_3 ;
  wire \cur_id_V_fu_604_reg[6]_rep__2_n_3 ;
  wire \cur_id_V_fu_604_reg[6]_rep__3_n_3 ;
  wire \cur_id_V_fu_604_reg[6]_rep__4_n_3 ;
  wire \cur_id_V_fu_604_reg[6]_rep__5_n_3 ;
  wire \cur_id_V_fu_604_reg[6]_rep_n_3 ;
  wire \cur_id_V_fu_604_reg[7]_rep__0_n_3 ;
  wire \cur_id_V_fu_604_reg[7]_rep__1_n_3 ;
  wire \cur_id_V_fu_604_reg[7]_rep__2_n_3 ;
  wire \cur_id_V_fu_604_reg[7]_rep__3_n_3 ;
  wire \cur_id_V_fu_604_reg[7]_rep__4_n_3 ;
  wire \cur_id_V_fu_604_reg[7]_rep_n_3 ;
  wire [15:0]cur_time_V_1_fu_608;
  wire [6:2]dout;
  wire grp_nbread_fu_690_p2_0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_10;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_11;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_12;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_13;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_6;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_7;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_8;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_9;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_21;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_22;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_23;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_24;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_25;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_26;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_27;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_28;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_32;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_33;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_34;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_47;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_48;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_54;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_55;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_61;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_62;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_68;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_69;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_75;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_76;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_82;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_83;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_89;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_90;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_96;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_97;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_98;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_99;
  wire [4:2]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_10;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_8;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_9;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_3;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_5;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_77;
  wire [7:0]grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID;
  wire has_spike_fu_616;
  wire icmp_ln1019_1_reg_3166;
  wire icmp_ln1019_2_reg_3176;
  wire icmp_ln1019_3_reg_3186;
  wire icmp_ln1019_4_reg_3196;
  wire icmp_ln1019_5_reg_3206;
  wire icmp_ln1019_6_reg_3216;
  wire icmp_ln1019_7_reg_3226;
  wire icmp_ln1019_reg_3156;
  wire icmp_ln1027_fu_4769_p2;
  wire icmp_ln1031_fu_4786_p2;
  wire \icmp_ln1031_reg_5198[0]_i_1_n_3 ;
  wire \icmp_ln1031_reg_5198_reg_n_3_[0] ;
  wire icmp_ln33_fu_4693_p2;
  wire icmp_ln48_fu_4764_p2;
  wire [31:0]in_spike_count;
  wire [31:0]in_spike_count_read_reg_5158;
  wire [31:0]in_spikes_TDATA;
  wire [31:0]in_spikes_TDATA_int_regslice;
  wire in_spikes_TREADY;
  wire in_spikes_TVALID;
  wire interrupt;
  wire [27:0]\^out_spikes_TDATA ;
  wire out_spikes_TREADY;
  wire out_spikes_TREADY_int_regslice;
  wire out_spikes_TVALID;
  wire [10:1]p_0_in;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__10;
  wire p_0_in__11;
  wire p_0_in__12;
  wire p_0_in__13;
  wire p_0_in__14;
  wire p_0_in__15;
  wire p_0_in__2;
  wire p_0_in__3;
  wire p_0_in__4;
  wire p_0_in__5;
  wire p_0_in__6;
  wire p_0_in__7;
  wire p_0_in__8;
  wire p_0_in__9;
  wire p_ZL14storage_matrix_0_load_reg_6482;
  wire p_ZL14storage_matrix_0_q0;
  wire p_ZL14storage_matrix_100_load_reg_7182;
  wire p_ZL14storage_matrix_100_q0;
  wire p_ZL14storage_matrix_101_load_reg_7342;
  wire p_ZL14storage_matrix_101_q0;
  wire p_ZL14storage_matrix_102_load_reg_7502;
  wire p_ZL14storage_matrix_102_q0;
  wire p_ZL14storage_matrix_103_load_reg_7662;
  wire p_ZL14storage_matrix_103_q0;
  wire p_ZL14storage_matrix_104_load_reg_6547;
  wire p_ZL14storage_matrix_104_q0;
  wire p_ZL14storage_matrix_105_load_reg_6707;
  wire p_ZL14storage_matrix_105_q0;
  wire p_ZL14storage_matrix_106_U_n_3;
  wire p_ZL14storage_matrix_106_load_reg_6867;
  wire p_ZL14storage_matrix_107_load_reg_7027;
  wire p_ZL14storage_matrix_107_q0;
  wire p_ZL14storage_matrix_108_load_reg_7187;
  wire p_ZL14storage_matrix_108_q0;
  wire p_ZL14storage_matrix_109_load_reg_7347;
  wire p_ZL14storage_matrix_109_q0;
  wire p_ZL14storage_matrix_10_load_reg_6807;
  wire p_ZL14storage_matrix_10_q0;
  wire p_ZL14storage_matrix_110_load_reg_7507;
  wire p_ZL14storage_matrix_110_q0;
  wire p_ZL14storage_matrix_111_load_reg_7667;
  wire p_ZL14storage_matrix_111_q0;
  wire p_ZL14storage_matrix_112_load_reg_6552;
  wire p_ZL14storage_matrix_112_q0;
  wire p_ZL14storage_matrix_113_load_reg_6712;
  wire p_ZL14storage_matrix_113_q0;
  wire p_ZL14storage_matrix_114_load_reg_6872;
  wire p_ZL14storage_matrix_114_q0;
  wire p_ZL14storage_matrix_115_load_reg_7032;
  wire p_ZL14storage_matrix_115_q0;
  wire p_ZL14storage_matrix_116_load_reg_7192;
  wire p_ZL14storage_matrix_116_q0;
  wire p_ZL14storage_matrix_117_load_reg_7352;
  wire p_ZL14storage_matrix_117_q0;
  wire p_ZL14storage_matrix_118_load_reg_7512;
  wire p_ZL14storage_matrix_118_q0;
  wire p_ZL14storage_matrix_119_load_reg_7672;
  wire p_ZL14storage_matrix_119_q0;
  wire p_ZL14storage_matrix_11_load_reg_6967;
  wire p_ZL14storage_matrix_11_q0;
  wire p_ZL14storage_matrix_120_load_reg_6557;
  wire p_ZL14storage_matrix_120_q0;
  wire p_ZL14storage_matrix_121_load_reg_6717;
  wire p_ZL14storage_matrix_121_q0;
  wire p_ZL14storage_matrix_122_load_reg_6877;
  wire p_ZL14storage_matrix_122_q0;
  wire p_ZL14storage_matrix_123_load_reg_7037;
  wire p_ZL14storage_matrix_123_q0;
  wire p_ZL14storage_matrix_124_load_reg_7197;
  wire p_ZL14storage_matrix_124_q0;
  wire p_ZL14storage_matrix_125_load_reg_7357;
  wire p_ZL14storage_matrix_125_q0;
  wire p_ZL14storage_matrix_126_load_reg_7517;
  wire p_ZL14storage_matrix_126_q0;
  wire p_ZL14storage_matrix_127_load_reg_7677;
  wire p_ZL14storage_matrix_127_q0;
  wire p_ZL14storage_matrix_128_load_reg_6562;
  wire p_ZL14storage_matrix_128_q0;
  wire p_ZL14storage_matrix_129_load_reg_6722;
  wire p_ZL14storage_matrix_129_q0;
  wire p_ZL14storage_matrix_12_U_n_3;
  wire p_ZL14storage_matrix_12_load_reg_7127;
  wire p_ZL14storage_matrix_130_load_reg_6882;
  wire p_ZL14storage_matrix_130_q0;
  wire p_ZL14storage_matrix_131_U_n_3;
  wire p_ZL14storage_matrix_131_load_reg_7042;
  wire p_ZL14storage_matrix_132_load_reg_7202;
  wire p_ZL14storage_matrix_132_q0;
  wire p_ZL14storage_matrix_133_load_reg_7362;
  wire p_ZL14storage_matrix_133_q0;
  wire p_ZL14storage_matrix_134_load_reg_7522;
  wire p_ZL14storage_matrix_134_q0;
  wire p_ZL14storage_matrix_135_load_reg_7682;
  wire p_ZL14storage_matrix_135_q0;
  wire p_ZL14storage_matrix_136_load_reg_6567;
  wire p_ZL14storage_matrix_136_q0;
  wire p_ZL14storage_matrix_137_load_reg_6727;
  wire p_ZL14storage_matrix_137_q0;
  wire p_ZL14storage_matrix_138_load_reg_6887;
  wire p_ZL14storage_matrix_138_q0;
  wire p_ZL14storage_matrix_139_load_reg_7047;
  wire p_ZL14storage_matrix_139_q0;
  wire p_ZL14storage_matrix_13_load_reg_7287;
  wire p_ZL14storage_matrix_13_q0;
  wire p_ZL14storage_matrix_140_load_reg_7207;
  wire p_ZL14storage_matrix_140_q0;
  wire p_ZL14storage_matrix_141_U_n_3;
  wire p_ZL14storage_matrix_141_load_reg_7367;
  wire p_ZL14storage_matrix_142_load_reg_7527;
  wire p_ZL14storage_matrix_142_q0;
  wire p_ZL14storage_matrix_143_load_reg_7687;
  wire p_ZL14storage_matrix_143_q0;
  wire p_ZL14storage_matrix_144_load_reg_6572;
  wire p_ZL14storage_matrix_144_q0;
  wire p_ZL14storage_matrix_145_load_reg_6732;
  wire p_ZL14storage_matrix_145_q0;
  wire p_ZL14storage_matrix_146_load_reg_6892;
  wire p_ZL14storage_matrix_146_q0;
  wire p_ZL14storage_matrix_147_load_reg_7052;
  wire p_ZL14storage_matrix_147_q0;
  wire p_ZL14storage_matrix_148_load_reg_7212;
  wire p_ZL14storage_matrix_148_q0;
  wire p_ZL14storage_matrix_149_load_reg_7372;
  wire p_ZL14storage_matrix_149_q0;
  wire p_ZL14storage_matrix_14_load_reg_7447;
  wire p_ZL14storage_matrix_14_q0;
  wire p_ZL14storage_matrix_150_load_reg_7532;
  wire p_ZL14storage_matrix_150_q0;
  wire p_ZL14storage_matrix_151_load_reg_7692;
  wire p_ZL14storage_matrix_151_q0;
  wire p_ZL14storage_matrix_152_load_reg_6577;
  wire p_ZL14storage_matrix_152_q0;
  wire p_ZL14storage_matrix_153_load_reg_6737;
  wire p_ZL14storage_matrix_153_q0;
  wire p_ZL14storage_matrix_154_load_reg_6897;
  wire p_ZL14storage_matrix_154_q0;
  wire p_ZL14storage_matrix_155_load_reg_7057;
  wire p_ZL14storage_matrix_155_q0;
  wire p_ZL14storage_matrix_156_load_reg_7217;
  wire p_ZL14storage_matrix_156_q0;
  wire p_ZL14storage_matrix_157_load_reg_7377;
  wire p_ZL14storage_matrix_157_q0;
  wire p_ZL14storage_matrix_158_load_reg_7537;
  wire p_ZL14storage_matrix_158_q0;
  wire p_ZL14storage_matrix_159_load_reg_7697;
  wire p_ZL14storage_matrix_159_q0;
  wire p_ZL14storage_matrix_15_load_reg_7607;
  wire p_ZL14storage_matrix_15_q0;
  wire p_ZL14storage_matrix_160_load_reg_6582;
  wire p_ZL14storage_matrix_160_q0;
  wire p_ZL14storage_matrix_161_U_n_3;
  wire p_ZL14storage_matrix_161_load_reg_6742;
  wire p_ZL14storage_matrix_162_load_reg_6902;
  wire p_ZL14storage_matrix_162_q0;
  wire p_ZL14storage_matrix_163_load_reg_7062;
  wire p_ZL14storage_matrix_163_q0;
  wire p_ZL14storage_matrix_164_load_reg_7222;
  wire p_ZL14storage_matrix_164_q0;
  wire p_ZL14storage_matrix_165_load_reg_7382;
  wire p_ZL14storage_matrix_165_q0;
  wire p_ZL14storage_matrix_166_load_reg_7542;
  wire p_ZL14storage_matrix_166_q0;
  wire p_ZL14storage_matrix_167_load_reg_7702;
  wire p_ZL14storage_matrix_167_q0;
  wire p_ZL14storage_matrix_168_load_reg_6587;
  wire p_ZL14storage_matrix_168_q0;
  wire p_ZL14storage_matrix_169_load_reg_6747;
  wire p_ZL14storage_matrix_169_q0;
  wire p_ZL14storage_matrix_16_load_reg_6492;
  wire p_ZL14storage_matrix_16_q0;
  wire p_ZL14storage_matrix_170_load_reg_6907;
  wire p_ZL14storage_matrix_170_q0;
  wire p_ZL14storage_matrix_171_load_reg_7067;
  wire p_ZL14storage_matrix_171_q0;
  wire p_ZL14storage_matrix_172_load_reg_7227;
  wire p_ZL14storage_matrix_172_q0;
  wire p_ZL14storage_matrix_173_load_reg_7387;
  wire p_ZL14storage_matrix_173_q0;
  wire p_ZL14storage_matrix_174_load_reg_7547;
  wire p_ZL14storage_matrix_174_q0;
  wire p_ZL14storage_matrix_175_load_reg_7707;
  wire p_ZL14storage_matrix_175_q0;
  wire p_ZL14storage_matrix_176_load_reg_6592;
  wire p_ZL14storage_matrix_176_q0;
  wire p_ZL14storage_matrix_177_U_n_3;
  wire p_ZL14storage_matrix_177_load_reg_6752;
  wire p_ZL14storage_matrix_178_load_reg_6912;
  wire p_ZL14storage_matrix_178_q0;
  wire p_ZL14storage_matrix_179_U_n_3;
  wire p_ZL14storage_matrix_179_load_reg_7072;
  wire p_ZL14storage_matrix_17_load_reg_6652;
  wire p_ZL14storage_matrix_17_q0;
  wire p_ZL14storage_matrix_180_load_reg_7232;
  wire p_ZL14storage_matrix_180_q0;
  wire p_ZL14storage_matrix_181_load_reg_7392;
  wire p_ZL14storage_matrix_181_q0;
  wire p_ZL14storage_matrix_182_load_reg_7552;
  wire p_ZL14storage_matrix_182_q0;
  wire p_ZL14storage_matrix_183_U_n_3;
  wire p_ZL14storage_matrix_183_load_reg_7712;
  wire p_ZL14storage_matrix_184_load_reg_6597;
  wire p_ZL14storage_matrix_184_q0;
  wire p_ZL14storage_matrix_185_load_reg_6757;
  wire p_ZL14storage_matrix_185_q0;
  wire p_ZL14storage_matrix_186_load_reg_6917;
  wire p_ZL14storage_matrix_186_q0;
  wire p_ZL14storage_matrix_187_load_reg_7077;
  wire p_ZL14storage_matrix_187_q0;
  wire p_ZL14storage_matrix_188_load_reg_7237;
  wire p_ZL14storage_matrix_188_q0;
  wire p_ZL14storage_matrix_189_load_reg_7397;
  wire p_ZL14storage_matrix_189_q0;
  wire p_ZL14storage_matrix_18_load_reg_6812;
  wire p_ZL14storage_matrix_18_q0;
  wire p_ZL14storage_matrix_190_load_reg_7557;
  wire p_ZL14storage_matrix_190_q0;
  wire p_ZL14storage_matrix_191_load_reg_7717;
  wire p_ZL14storage_matrix_191_q0;
  wire p_ZL14storage_matrix_192_load_reg_6602;
  wire p_ZL14storage_matrix_192_q0;
  wire p_ZL14storage_matrix_193_load_reg_6762;
  wire p_ZL14storage_matrix_193_q0;
  wire p_ZL14storage_matrix_194_load_reg_6922;
  wire p_ZL14storage_matrix_194_q0;
  wire p_ZL14storage_matrix_195_U_n_3;
  wire p_ZL14storage_matrix_195_load_reg_7082;
  wire p_ZL14storage_matrix_196_load_reg_7242;
  wire p_ZL14storage_matrix_196_q0;
  wire p_ZL14storage_matrix_197_load_reg_7402;
  wire p_ZL14storage_matrix_197_q0;
  wire p_ZL14storage_matrix_198_load_reg_7562;
  wire p_ZL14storage_matrix_198_q0;
  wire p_ZL14storage_matrix_199_load_reg_7722;
  wire p_ZL14storage_matrix_199_q0;
  wire p_ZL14storage_matrix_19_load_reg_6972;
  wire p_ZL14storage_matrix_19_q0;
  wire p_ZL14storage_matrix_1_load_reg_6642;
  wire p_ZL14storage_matrix_1_q0;
  wire p_ZL14storage_matrix_200_load_reg_6607;
  wire p_ZL14storage_matrix_200_q0;
  wire p_ZL14storage_matrix_201_load_reg_6767;
  wire p_ZL14storage_matrix_201_q0;
  wire p_ZL14storage_matrix_202_load_reg_6927;
  wire p_ZL14storage_matrix_202_q0;
  wire p_ZL14storage_matrix_203_load_reg_7087;
  wire p_ZL14storage_matrix_203_q0;
  wire p_ZL14storage_matrix_204_load_reg_7247;
  wire p_ZL14storage_matrix_204_q0;
  wire p_ZL14storage_matrix_205_load_reg_7407;
  wire p_ZL14storage_matrix_205_q0;
  wire p_ZL14storage_matrix_206_load_reg_7567;
  wire p_ZL14storage_matrix_206_q0;
  wire p_ZL14storage_matrix_207_load_reg_7727;
  wire p_ZL14storage_matrix_207_q0;
  wire p_ZL14storage_matrix_208_load_reg_6612;
  wire p_ZL14storage_matrix_208_q0;
  wire p_ZL14storage_matrix_209_load_reg_6772;
  wire p_ZL14storage_matrix_209_q0;
  wire p_ZL14storage_matrix_20_U_n_3;
  wire p_ZL14storage_matrix_20_load_reg_7132;
  wire p_ZL14storage_matrix_210_load_reg_6932;
  wire p_ZL14storage_matrix_210_q0;
  wire p_ZL14storage_matrix_211_load_reg_7092;
  wire p_ZL14storage_matrix_211_q0;
  wire p_ZL14storage_matrix_212_load_reg_7252;
  wire p_ZL14storage_matrix_212_q0;
  wire p_ZL14storage_matrix_213_load_reg_7412;
  wire p_ZL14storage_matrix_213_q0;
  wire p_ZL14storage_matrix_214_load_reg_7572;
  wire p_ZL14storage_matrix_214_q0;
  wire p_ZL14storage_matrix_215_load_reg_7732;
  wire p_ZL14storage_matrix_215_q0;
  wire p_ZL14storage_matrix_216_load_reg_6617;
  wire p_ZL14storage_matrix_216_q0;
  wire p_ZL14storage_matrix_217_load_reg_6777;
  wire p_ZL14storage_matrix_217_q0;
  wire p_ZL14storage_matrix_218_load_reg_6937;
  wire p_ZL14storage_matrix_218_q0;
  wire p_ZL14storage_matrix_219_load_reg_7097;
  wire p_ZL14storage_matrix_219_q0;
  wire p_ZL14storage_matrix_21_load_reg_7292;
  wire p_ZL14storage_matrix_21_q0;
  wire p_ZL14storage_matrix_220_load_reg_7257;
  wire p_ZL14storage_matrix_220_q0;
  wire p_ZL14storage_matrix_221_load_reg_7417;
  wire p_ZL14storage_matrix_221_q0;
  wire p_ZL14storage_matrix_222_load_reg_7577;
  wire p_ZL14storage_matrix_222_q0;
  wire p_ZL14storage_matrix_223_load_reg_7737;
  wire p_ZL14storage_matrix_223_q0;
  wire p_ZL14storage_matrix_224_load_reg_6622;
  wire p_ZL14storage_matrix_224_q0;
  wire p_ZL14storage_matrix_225_U_n_3;
  wire p_ZL14storage_matrix_225_load_reg_6782;
  wire p_ZL14storage_matrix_226_U_n_3;
  wire p_ZL14storage_matrix_226_load_reg_6942;
  wire p_ZL14storage_matrix_227_load_reg_7102;
  wire p_ZL14storage_matrix_227_q0;
  wire p_ZL14storage_matrix_228_load_reg_7262;
  wire p_ZL14storage_matrix_228_q0;
  wire p_ZL14storage_matrix_229_load_reg_7422;
  wire p_ZL14storage_matrix_229_q0;
  wire p_ZL14storage_matrix_22_U_n_3;
  wire p_ZL14storage_matrix_22_load_reg_7452;
  wire p_ZL14storage_matrix_230_load_reg_7582;
  wire p_ZL14storage_matrix_230_q0;
  wire p_ZL14storage_matrix_231_load_reg_7742;
  wire p_ZL14storage_matrix_231_q0;
  wire p_ZL14storage_matrix_232_load_reg_6627;
  wire p_ZL14storage_matrix_232_q0;
  wire p_ZL14storage_matrix_233_load_reg_6787;
  wire p_ZL14storage_matrix_233_q0;
  wire p_ZL14storage_matrix_234_load_reg_6947;
  wire p_ZL14storage_matrix_234_q0;
  wire p_ZL14storage_matrix_235_load_reg_7107;
  wire p_ZL14storage_matrix_235_q0;
  wire p_ZL14storage_matrix_236_load_reg_7267;
  wire p_ZL14storage_matrix_236_q0;
  wire p_ZL14storage_matrix_237_load_reg_7427;
  wire p_ZL14storage_matrix_237_q0;
  wire p_ZL14storage_matrix_238_load_reg_7587;
  wire p_ZL14storage_matrix_238_q0;
  wire p_ZL14storage_matrix_239_load_reg_7747;
  wire p_ZL14storage_matrix_239_q0;
  wire p_ZL14storage_matrix_23_load_reg_7612;
  wire p_ZL14storage_matrix_23_q0;
  wire p_ZL14storage_matrix_240_load_reg_6632;
  wire p_ZL14storage_matrix_240_q0;
  wire p_ZL14storage_matrix_241_load_reg_6792;
  wire p_ZL14storage_matrix_241_q0;
  wire p_ZL14storage_matrix_242_load_reg_6952;
  wire p_ZL14storage_matrix_242_q0;
  wire p_ZL14storage_matrix_243_U_n_3;
  wire p_ZL14storage_matrix_243_load_reg_7112;
  wire p_ZL14storage_matrix_244_load_reg_7272;
  wire p_ZL14storage_matrix_244_q0;
  wire p_ZL14storage_matrix_245_load_reg_7432;
  wire p_ZL14storage_matrix_245_q0;
  wire p_ZL14storage_matrix_246_load_reg_7592;
  wire p_ZL14storage_matrix_246_q0;
  wire p_ZL14storage_matrix_247_load_reg_7752;
  wire p_ZL14storage_matrix_247_q0;
  wire p_ZL14storage_matrix_248_load_reg_6637;
  wire p_ZL14storage_matrix_248_q0;
  wire p_ZL14storage_matrix_249_load_reg_6797;
  wire p_ZL14storage_matrix_249_q0;
  wire p_ZL14storage_matrix_24_load_reg_6497;
  wire p_ZL14storage_matrix_24_q0;
  wire p_ZL14storage_matrix_250_load_reg_6957;
  wire p_ZL14storage_matrix_250_q0;
  wire p_ZL14storage_matrix_251_load_reg_7117;
  wire p_ZL14storage_matrix_251_q0;
  wire p_ZL14storage_matrix_252_load_reg_7277;
  wire p_ZL14storage_matrix_252_q0;
  wire p_ZL14storage_matrix_253_load_reg_7437;
  wire p_ZL14storage_matrix_253_q0;
  wire p_ZL14storage_matrix_254_load_reg_7597;
  wire p_ZL14storage_matrix_254_q0;
  wire p_ZL14storage_matrix_255_load_reg_7757;
  wire p_ZL14storage_matrix_255_q0;
  wire p_ZL14storage_matrix_25_U_n_3;
  wire p_ZL14storage_matrix_25_load_reg_6657;
  wire p_ZL14storage_matrix_26_load_reg_6817;
  wire p_ZL14storage_matrix_26_q0;
  wire p_ZL14storage_matrix_27_load_reg_6977;
  wire p_ZL14storage_matrix_27_q0;
  wire p_ZL14storage_matrix_28_load_reg_7137;
  wire p_ZL14storage_matrix_28_q0;
  wire p_ZL14storage_matrix_29_load_reg_7297;
  wire p_ZL14storage_matrix_29_q0;
  wire p_ZL14storage_matrix_2_load_reg_6802;
  wire p_ZL14storage_matrix_2_q0;
  wire p_ZL14storage_matrix_30_load_reg_7457;
  wire p_ZL14storage_matrix_30_q0;
  wire p_ZL14storage_matrix_31_load_reg_7617;
  wire p_ZL14storage_matrix_31_q0;
  wire p_ZL14storage_matrix_32_load_reg_6502;
  wire p_ZL14storage_matrix_32_q0;
  wire p_ZL14storage_matrix_33_load_reg_6662;
  wire p_ZL14storage_matrix_33_q0;
  wire p_ZL14storage_matrix_34_load_reg_6822;
  wire p_ZL14storage_matrix_34_q0;
  wire p_ZL14storage_matrix_35_load_reg_6982;
  wire p_ZL14storage_matrix_35_q0;
  wire p_ZL14storage_matrix_36_load_reg_7142;
  wire p_ZL14storage_matrix_36_q0;
  wire p_ZL14storage_matrix_37_load_reg_7302;
  wire p_ZL14storage_matrix_37_q0;
  wire p_ZL14storage_matrix_38_load_reg_7462;
  wire p_ZL14storage_matrix_38_q0;
  wire p_ZL14storage_matrix_39_load_reg_7622;
  wire p_ZL14storage_matrix_39_q0;
  wire p_ZL14storage_matrix_3_load_reg_6962;
  wire p_ZL14storage_matrix_3_q0;
  wire p_ZL14storage_matrix_40_U_n_3;
  wire p_ZL14storage_matrix_40_load_reg_6507;
  wire p_ZL14storage_matrix_41_load_reg_6667;
  wire p_ZL14storage_matrix_41_q0;
  wire p_ZL14storage_matrix_42_load_reg_6827;
  wire p_ZL14storage_matrix_42_q0;
  wire p_ZL14storage_matrix_43_load_reg_6987;
  wire p_ZL14storage_matrix_43_q0;
  wire p_ZL14storage_matrix_44_U_n_3;
  wire p_ZL14storage_matrix_44_load_reg_7147;
  wire p_ZL14storage_matrix_45_load_reg_7307;
  wire p_ZL14storage_matrix_45_q0;
  wire p_ZL14storage_matrix_46_load_reg_7467;
  wire p_ZL14storage_matrix_46_q0;
  wire p_ZL14storage_matrix_47_U_n_3;
  wire p_ZL14storage_matrix_47_load_reg_7627;
  wire p_ZL14storage_matrix_48_load_reg_6512;
  wire p_ZL14storage_matrix_48_q0;
  wire p_ZL14storage_matrix_49_load_reg_6672;
  wire p_ZL14storage_matrix_49_q0;
  wire p_ZL14storage_matrix_4_load_reg_7122;
  wire p_ZL14storage_matrix_4_q0;
  wire p_ZL14storage_matrix_50_U_n_3;
  wire p_ZL14storage_matrix_50_load_reg_6832;
  wire p_ZL14storage_matrix_51_load_reg_6992;
  wire p_ZL14storage_matrix_51_q0;
  wire p_ZL14storage_matrix_52_U_n_3;
  wire p_ZL14storage_matrix_52_load_reg_7152;
  wire p_ZL14storage_matrix_53_load_reg_7312;
  wire p_ZL14storage_matrix_53_q0;
  wire p_ZL14storage_matrix_54_load_reg_7472;
  wire p_ZL14storage_matrix_54_q0;
  wire p_ZL14storage_matrix_55_load_reg_7632;
  wire p_ZL14storage_matrix_55_q0;
  wire p_ZL14storage_matrix_56_load_reg_6517;
  wire p_ZL14storage_matrix_56_q0;
  wire p_ZL14storage_matrix_57_load_reg_6677;
  wire p_ZL14storage_matrix_57_q0;
  wire p_ZL14storage_matrix_58_load_reg_6837;
  wire p_ZL14storage_matrix_58_q0;
  wire p_ZL14storage_matrix_59_load_reg_6997;
  wire p_ZL14storage_matrix_59_q0;
  wire p_ZL14storage_matrix_5_load_reg_7282;
  wire p_ZL14storage_matrix_5_q0;
  wire p_ZL14storage_matrix_60_load_reg_7157;
  wire p_ZL14storage_matrix_60_q0;
  wire p_ZL14storage_matrix_61_load_reg_7317;
  wire p_ZL14storage_matrix_61_q0;
  wire p_ZL14storage_matrix_62_load_reg_7477;
  wire p_ZL14storage_matrix_62_q0;
  wire p_ZL14storage_matrix_63_U_n_3;
  wire p_ZL14storage_matrix_63_load_reg_7637;
  wire p_ZL14storage_matrix_64_load_reg_6522;
  wire p_ZL14storage_matrix_64_q0;
  wire p_ZL14storage_matrix_65_load_reg_6682;
  wire p_ZL14storage_matrix_65_q0;
  wire p_ZL14storage_matrix_66_load_reg_6842;
  wire p_ZL14storage_matrix_66_q0;
  wire p_ZL14storage_matrix_67_load_reg_7002;
  wire p_ZL14storage_matrix_67_q0;
  wire p_ZL14storage_matrix_68_load_reg_7162;
  wire p_ZL14storage_matrix_68_q0;
  wire p_ZL14storage_matrix_69_load_reg_7322;
  wire p_ZL14storage_matrix_69_q0;
  wire p_ZL14storage_matrix_6_load_reg_7442;
  wire p_ZL14storage_matrix_6_q0;
  wire p_ZL14storage_matrix_70_load_reg_7482;
  wire p_ZL14storage_matrix_70_q0;
  wire p_ZL14storage_matrix_71_U_n_3;
  wire p_ZL14storage_matrix_71_load_reg_7642;
  wire p_ZL14storage_matrix_72_load_reg_6527;
  wire p_ZL14storage_matrix_72_q0;
  wire p_ZL14storage_matrix_73_load_reg_6687;
  wire p_ZL14storage_matrix_73_q0;
  wire p_ZL14storage_matrix_74_load_reg_6847;
  wire p_ZL14storage_matrix_74_q0;
  wire p_ZL14storage_matrix_75_load_reg_7007;
  wire p_ZL14storage_matrix_75_q0;
  wire p_ZL14storage_matrix_76_load_reg_7167;
  wire p_ZL14storage_matrix_76_q0;
  wire p_ZL14storage_matrix_77_load_reg_7327;
  wire p_ZL14storage_matrix_77_q0;
  wire p_ZL14storage_matrix_78_load_reg_7487;
  wire p_ZL14storage_matrix_78_q0;
  wire p_ZL14storage_matrix_79_load_reg_7647;
  wire p_ZL14storage_matrix_79_q0;
  wire p_ZL14storage_matrix_7_load_reg_7602;
  wire p_ZL14storage_matrix_7_q0;
  wire p_ZL14storage_matrix_80_load_reg_6532;
  wire p_ZL14storage_matrix_80_q0;
  wire p_ZL14storage_matrix_81_load_reg_6692;
  wire p_ZL14storage_matrix_81_q0;
  wire p_ZL14storage_matrix_82_load_reg_6852;
  wire p_ZL14storage_matrix_82_q0;
  wire p_ZL14storage_matrix_83_load_reg_7012;
  wire p_ZL14storage_matrix_83_q0;
  wire p_ZL14storage_matrix_84_load_reg_7172;
  wire p_ZL14storage_matrix_84_q0;
  wire p_ZL14storage_matrix_85_load_reg_7332;
  wire p_ZL14storage_matrix_85_q0;
  wire p_ZL14storage_matrix_86_load_reg_7492;
  wire p_ZL14storage_matrix_86_q0;
  wire p_ZL14storage_matrix_87_load_reg_7652;
  wire p_ZL14storage_matrix_87_q0;
  wire p_ZL14storage_matrix_88_load_reg_6537;
  wire p_ZL14storage_matrix_88_q0;
  wire p_ZL14storage_matrix_89_load_reg_6697;
  wire p_ZL14storage_matrix_89_q0;
  wire p_ZL14storage_matrix_8_load_reg_6487;
  wire p_ZL14storage_matrix_8_q0;
  wire p_ZL14storage_matrix_90_U_n_3;
  wire p_ZL14storage_matrix_90_load_reg_6857;
  wire p_ZL14storage_matrix_91_load_reg_7017;
  wire p_ZL14storage_matrix_91_q0;
  wire p_ZL14storage_matrix_92_load_reg_7177;
  wire p_ZL14storage_matrix_92_q0;
  wire p_ZL14storage_matrix_93_load_reg_7337;
  wire p_ZL14storage_matrix_93_q0;
  wire p_ZL14storage_matrix_94_load_reg_7497;
  wire p_ZL14storage_matrix_94_q0;
  wire p_ZL14storage_matrix_95_load_reg_7657;
  wire p_ZL14storage_matrix_95_q0;
  wire p_ZL14storage_matrix_96_U_n_3;
  wire p_ZL14storage_matrix_96_load_reg_6542;
  wire p_ZL14storage_matrix_97_load_reg_6702;
  wire p_ZL14storage_matrix_97_q0;
  wire p_ZL14storage_matrix_98_load_reg_6862;
  wire p_ZL14storage_matrix_98_q0;
  wire p_ZL14storage_matrix_99_load_reg_7022;
  wire p_ZL14storage_matrix_99_q0;
  wire p_ZL14storage_matrix_9_load_reg_6647;
  wire p_ZL14storage_matrix_9_q0;
  wire ref_timer_V_1_U_n_4;
  wire [2:0]ref_timer_V_1_q1;
  wire ref_timer_V_2_U_n_4;
  wire ref_timer_V_2_ce0;
  wire [2:0]ref_timer_V_2_q1;
  wire ref_timer_V_3_U_n_4;
  wire [2:0]ref_timer_V_3_q1;
  wire ref_timer_V_4_U_n_4;
  wire [2:0]ref_timer_V_4_q1;
  wire ref_timer_V_5_U_n_4;
  wire [2:0]ref_timer_V_5_q1;
  wire ref_timer_V_6_U_n_4;
  wire [2:0]ref_timer_V_6_q1;
  wire ref_timer_V_7_U_n_4;
  wire [2:0]ref_timer_V_7_q1;
  wire ref_timer_V_U_n_4;
  wire [4:0]ref_timer_V_address0;
  wire ref_timer_V_ce0;
  wire ref_timer_V_ce1;
  wire [2:0]ref_timer_V_d0;
  wire [2:0]ref_timer_V_q1;
  wire regslice_both_in_spikes_U_n_3;
  wire regslice_both_in_spikes_U_n_32;
  wire regslice_both_in_spikes_U_n_33;
  wire regslice_both_in_spikes_U_n_34;
  wire regslice_both_in_spikes_U_n_35;
  wire regslice_both_in_spikes_U_n_36;
  wire regslice_both_in_spikes_U_n_37;
  wire regslice_both_in_spikes_U_n_38;
  wire regslice_both_in_spikes_U_n_39;
  wire regslice_both_in_spikes_U_n_40;
  wire regslice_both_in_spikes_U_n_41;
  wire regslice_both_in_spikes_U_n_42;
  wire regslice_both_in_spikes_U_n_43;
  wire regslice_both_in_spikes_U_n_44;
  wire regslice_both_in_spikes_U_n_45;
  wire regslice_both_in_spikes_U_n_46;
  wire regslice_both_in_spikes_U_n_47;
  wire regslice_both_in_spikes_U_n_48;
  wire regslice_both_in_spikes_U_n_49;
  wire regslice_both_in_spikes_U_n_5;
  wire regslice_both_in_spikes_U_n_50;
  wire regslice_both_in_spikes_U_n_51;
  wire regslice_both_in_spikes_U_n_52;
  wire regslice_both_in_spikes_U_n_53;
  wire regslice_both_in_spikes_U_n_54;
  wire regslice_both_in_spikes_U_n_55;
  wire regslice_both_in_spikes_U_n_56;
  wire regslice_both_in_spikes_U_n_57;
  wire regslice_both_in_spikes_U_n_58;
  wire regslice_both_in_spikes_U_n_59;
  wire regslice_both_in_spikes_U_n_60;
  wire regslice_both_in_spikes_U_n_61;
  wire regslice_both_in_spikes_U_n_62;
  wire regslice_both_in_spikes_U_n_63;
  wire regslice_both_in_spikes_U_n_64;
  wire regslice_both_in_spikes_U_n_65;
  wire regslice_both_in_spikes_U_n_66;
  wire regslice_both_in_spikes_U_n_67;
  wire regslice_both_in_spikes_U_n_68;
  wire regslice_both_in_spikes_U_n_69;
  wire regslice_both_in_spikes_U_n_7;
  wire regslice_both_in_spikes_U_n_70;
  wire regslice_both_in_spikes_U_n_71;
  wire regslice_both_in_spikes_U_n_72;
  wire regslice_both_in_spikes_U_n_73;
  wire regslice_both_in_spikes_U_n_74;
  wire [8:1]s_2_fu_4699_p2;
  wire [8:0]s_2_reg_5169;
  wire \s_2_reg_5169[8]_i_2_n_3 ;
  wire [4:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [4:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \s_fu_600_reg_n_3_[8] ;
  wire spikes_read_fu_612;
  wire [31:0]spikes_read_fu_612_reg;
  wire [6:0]threshW_reg_7767;
  wire [5:1]threshold_V_2_reg_4036;
  wire \threshold_V_2_reg_4036[0]_i_1_n_3 ;
  wire \threshold_V_2_reg_4036[5]_i_3_n_3 ;
  wire \threshold_V_2_reg_4036_reg_n_3_[0] ;
  wire \threshold_V_2_reg_4036_reg_n_3_[1] ;
  wire \threshold_V_2_reg_4036_reg_n_3_[2] ;
  wire \threshold_V_2_reg_4036_reg_n_3_[3] ;
  wire \threshold_V_2_reg_4036_reg_n_3_[4] ;
  wire \threshold_V_2_reg_4036_reg_n_3_[5] ;
  wire threshold_V_reg_4024;
  wire \threshold_V_reg_4024_reg_n_3_[0] ;
  wire \threshold_V_reg_4024_reg_n_3_[1] ;
  wire \threshold_V_reg_4024_reg_n_3_[2] ;
  wire \threshold_V_reg_4024_reg_n_3_[3] ;
  wire \threshold_V_reg_4024_reg_n_3_[4] ;
  wire \threshold_V_reg_4024_reg_n_3_[5] ;
  wire tmp_1_reg_3093;
  wire tmp_3_reg_3102;
  wire tmp_4_reg_3111;
  wire tmp_5_reg_3120;
  wire tmp_7_reg_3129;
  wire tmp_8_reg_3138;
  wire tmp_9_reg_3147;
  wire tmp_reg_3084;
  wire v_V_1_U_n_10;
  wire v_V_1_addr_reg_31700;
  wire [4:0]v_V_1_address0;
  wire [6:0]v_V_1_q1;
  wire v_V_2_addr_reg_31800;
  wire [4:0]v_V_2_address0;
  wire [6:0]v_V_2_q1;
  wire v_V_3_addr_reg_31900;
  wire [4:0]v_V_3_address0;
  wire [6:0]v_V_3_q1;
  wire v_V_4_addr_reg_32000;
  wire [4:0]v_V_4_address0;
  wire [6:0]v_V_4_q1;
  wire v_V_5_addr_reg_32100;
  wire [4:0]v_V_5_address0;
  wire [6:0]v_V_5_q1;
  wire v_V_6_addr_reg_32200;
  wire [4:0]v_V_6_address0;
  wire [6:0]v_V_6_q1;
  wire v_V_7_addr_reg_32300;
  wire [4:0]v_V_7_address0;
  wire [6:0]v_V_7_q1;
  wire v_V_addr_reg_31600;
  wire [4:0]v_V_address0;
  wire [4:0]v_V_address1;
  wire v_V_ce1;
  wire [6:0]v_V_q1;
  wire [10:3]zext_ln34_fu_4716_p1;
  wire \zext_ln48_reg_5184[11]_i_2_n_3 ;
  wire \zext_ln48_reg_5184[3]_i_1_n_3 ;
  wire [10:0]zext_ln48_reg_5184_reg;
  wire [7:0]\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[7]_i_5_O_UNCONNECTED ;

  assign out_spikes_TDATA[31] = \<const0> ;
  assign out_spikes_TDATA[30] = \<const0> ;
  assign out_spikes_TDATA[29] = \<const0> ;
  assign out_spikes_TDATA[28] = \<const0> ;
  assign out_spikes_TDATA[27:17] = \^out_spikes_TDATA [27:17];
  assign out_spikes_TDATA[16] = \<const0> ;
  assign out_spikes_TDATA[15] = \<const0> ;
  assign out_spikes_TDATA[14] = \<const0> ;
  assign out_spikes_TDATA[13] = \<const0> ;
  assign out_spikes_TDATA[12] = \<const0> ;
  assign out_spikes_TDATA[11] = \<const0> ;
  assign out_spikes_TDATA[10] = \<const0> ;
  assign out_spikes_TDATA[9] = \<const0> ;
  assign out_spikes_TDATA[8] = \<const0> ;
  assign out_spikes_TDATA[7:0] = \^out_spikes_TDATA [7:0];
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  bd_0_hls_inst_0_spiking_binam_CTRL_s_axi CTRL_s_axi_U
       (.DI(regslice_both_in_spikes_U_n_3),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .O({CTRL_s_axi_U_n_6,CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13}),
        .Q(ap_CS_fsm_state1),
        .S(regslice_both_in_spikes_U_n_7),
        .SR(ap_NS_fsm117_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\cur_id_V_fu_604_reg[0]_rep__1 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_32),
        .grp_nbread_fu_690_p2_0(grp_nbread_fu_690_p2_0),
        .in_spike_count(in_spike_count),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .spikes_read_fu_612(spikes_read_fu_612),
        .spikes_read_fu_612_reg(spikes_read_fu_612_reg[31:1]),
        .\spikes_read_fu_612_reg[15] ({CTRL_s_axi_U_n_14,CTRL_s_axi_U_n_15,CTRL_s_axi_U_n_16,CTRL_s_axi_U_n_17,CTRL_s_axi_U_n_18,CTRL_s_axi_U_n_19,CTRL_s_axi_U_n_20,CTRL_s_axi_U_n_21}),
        .\spikes_read_fu_612_reg[23] ({CTRL_s_axi_U_n_22,CTRL_s_axi_U_n_23,CTRL_s_axi_U_n_24,CTRL_s_axi_U_n_25,CTRL_s_axi_U_n_26,CTRL_s_axi_U_n_27,CTRL_s_axi_U_n_28,CTRL_s_axi_U_n_29}),
        .\spikes_read_fu_612_reg[31] ({CTRL_s_axi_U_n_30,CTRL_s_axi_U_n_31,CTRL_s_axi_U_n_32,CTRL_s_axi_U_n_33,CTRL_s_axi_U_n_34,CTRL_s_axi_U_n_35,CTRL_s_axi_U_n_36,CTRL_s_axi_U_n_37}));
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(\s_fu_600_reg_n_3_[8] ),
        .I1(\ap_CS_fsm[10]_i_3_n_3 ),
        .I2(zext_ln34_fu_4716_p1[3]),
        .I3(zext_ln34_fu_4716_p1[10]),
        .I4(zext_ln34_fu_4716_p1[8]),
        .I5(zext_ln34_fu_4716_p1[9]),
        .O(icmp_ln33_fu_4693_p2));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(zext_ln34_fu_4716_p1[6]),
        .I1(zext_ln34_fu_4716_p1[7]),
        .I2(zext_ln34_fu_4716_p1[4]),
        .I3(zext_ln34_fu_4716_p1[5]),
        .O(\ap_CS_fsm[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(icmp_ln1031_fu_4786_p2),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln1027_fu_4769_p2),
        .I3(has_spike_fu_616),
        .I4(icmp_ln48_fu_4764_p2),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_10 
       (.I0(cur_time_V_1_fu_608[12]),
        .I1(cur_time_V_1_fu_608[13]),
        .O(\ap_CS_fsm[4]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[4]_i_11 
       (.I0(bin_start_V_reg_5174[10]),
        .I1(cur_time_V_1_fu_608[10]),
        .I2(bin_start_V_reg_5174[11]),
        .I3(cur_time_V_1_fu_608[11]),
        .O(\ap_CS_fsm[4]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[4]_i_12 
       (.I0(bin_start_V_reg_5174[8]),
        .I1(cur_time_V_1_fu_608[8]),
        .I2(bin_start_V_reg_5174[9]),
        .I3(cur_time_V_1_fu_608[9]),
        .O(\ap_CS_fsm[4]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[4]_i_13 
       (.I0(bin_start_V_reg_5174[6]),
        .I1(cur_time_V_1_fu_608[6]),
        .I2(bin_start_V_reg_5174[7]),
        .I3(cur_time_V_1_fu_608[7]),
        .O(\ap_CS_fsm[4]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[4]_i_14 
       (.I0(bin_start_V_reg_5174[4]),
        .I1(cur_time_V_1_fu_608[4]),
        .I2(bin_start_V_reg_5174[5]),
        .I3(cur_time_V_1_fu_608[5]),
        .O(\ap_CS_fsm[4]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[4]_i_15 
       (.I0(bin_start_V_reg_5174[2]),
        .I1(cur_time_V_1_fu_608[2]),
        .I2(bin_start_V_reg_5174[3]),
        .I3(cur_time_V_1_fu_608[3]),
        .O(\ap_CS_fsm[4]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'h82)) 
    \ap_CS_fsm[4]_i_16 
       (.I0(cur_time_V_1_fu_608[0]),
        .I1(bin_start_V_reg_5174[1]),
        .I2(cur_time_V_1_fu_608[1]),
        .O(\ap_CS_fsm[4]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(bin_start_V_reg_5174[10]),
        .I1(cur_time_V_1_fu_608[10]),
        .I2(cur_time_V_1_fu_608[11]),
        .I3(bin_start_V_reg_5174[11]),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(bin_start_V_reg_5174[8]),
        .I1(cur_time_V_1_fu_608[8]),
        .I2(cur_time_V_1_fu_608[9]),
        .I3(bin_start_V_reg_5174[9]),
        .O(\ap_CS_fsm[4]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(bin_start_V_reg_5174[6]),
        .I1(cur_time_V_1_fu_608[6]),
        .I2(cur_time_V_1_fu_608[7]),
        .I3(bin_start_V_reg_5174[7]),
        .O(\ap_CS_fsm[4]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(bin_start_V_reg_5174[4]),
        .I1(cur_time_V_1_fu_608[4]),
        .I2(cur_time_V_1_fu_608[5]),
        .I3(bin_start_V_reg_5174[5]),
        .O(\ap_CS_fsm[4]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(bin_start_V_reg_5174[2]),
        .I1(cur_time_V_1_fu_608[2]),
        .I2(cur_time_V_1_fu_608[3]),
        .I3(bin_start_V_reg_5174[3]),
        .O(\ap_CS_fsm[4]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h71)) 
    \ap_CS_fsm[4]_i_8 
       (.I0(cur_time_V_1_fu_608[0]),
        .I1(cur_time_V_1_fu_608[1]),
        .I2(bin_start_V_reg_5174[1]),
        .O(\ap_CS_fsm[4]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_9 
       (.I0(cur_time_V_1_fu_608[14]),
        .I1(cur_time_V_1_fu_608[15]),
        .O(\ap_CS_fsm[4]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(icmp_ln1031_fu_4786_p2),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln1027_fu_4769_p2),
        .I3(has_spike_fu_616),
        .I4(icmp_ln48_fu_4764_p2),
        .O(ap_NS_fsm114_out));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_10 
       (.I0(in_spike_count_read_reg_5158[22]),
        .I1(spikes_read_fu_612_reg[22]),
        .I2(spikes_read_fu_612_reg[23]),
        .I3(in_spike_count_read_reg_5158[23]),
        .O(\ap_CS_fsm[7]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_11 
       (.I0(in_spike_count_read_reg_5158[20]),
        .I1(spikes_read_fu_612_reg[20]),
        .I2(spikes_read_fu_612_reg[21]),
        .I3(in_spike_count_read_reg_5158[21]),
        .O(\ap_CS_fsm[7]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_12 
       (.I0(in_spike_count_read_reg_5158[18]),
        .I1(spikes_read_fu_612_reg[18]),
        .I2(spikes_read_fu_612_reg[19]),
        .I3(in_spike_count_read_reg_5158[19]),
        .O(\ap_CS_fsm[7]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_13 
       (.I0(in_spike_count_read_reg_5158[16]),
        .I1(spikes_read_fu_612_reg[16]),
        .I2(spikes_read_fu_612_reg[17]),
        .I3(in_spike_count_read_reg_5158[17]),
        .O(\ap_CS_fsm[7]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_14 
       (.I0(in_spike_count_read_reg_5158[30]),
        .I1(spikes_read_fu_612_reg[30]),
        .I2(spikes_read_fu_612_reg[31]),
        .I3(in_spike_count_read_reg_5158[31]),
        .O(\ap_CS_fsm[7]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_15 
       (.I0(in_spike_count_read_reg_5158[28]),
        .I1(spikes_read_fu_612_reg[28]),
        .I2(in_spike_count_read_reg_5158[29]),
        .I3(spikes_read_fu_612_reg[29]),
        .O(\ap_CS_fsm[7]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_16 
       (.I0(in_spike_count_read_reg_5158[26]),
        .I1(spikes_read_fu_612_reg[26]),
        .I2(in_spike_count_read_reg_5158[27]),
        .I3(spikes_read_fu_612_reg[27]),
        .O(\ap_CS_fsm[7]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_17 
       (.I0(in_spike_count_read_reg_5158[24]),
        .I1(spikes_read_fu_612_reg[24]),
        .I2(in_spike_count_read_reg_5158[25]),
        .I3(spikes_read_fu_612_reg[25]),
        .O(\ap_CS_fsm[7]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_18 
       (.I0(in_spike_count_read_reg_5158[22]),
        .I1(spikes_read_fu_612_reg[22]),
        .I2(in_spike_count_read_reg_5158[23]),
        .I3(spikes_read_fu_612_reg[23]),
        .O(\ap_CS_fsm[7]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_19 
       (.I0(in_spike_count_read_reg_5158[20]),
        .I1(spikes_read_fu_612_reg[20]),
        .I2(in_spike_count_read_reg_5158[21]),
        .I3(spikes_read_fu_612_reg[21]),
        .O(\ap_CS_fsm[7]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_20 
       (.I0(in_spike_count_read_reg_5158[18]),
        .I1(spikes_read_fu_612_reg[18]),
        .I2(in_spike_count_read_reg_5158[19]),
        .I3(spikes_read_fu_612_reg[19]),
        .O(\ap_CS_fsm[7]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_21 
       (.I0(in_spike_count_read_reg_5158[16]),
        .I1(spikes_read_fu_612_reg[16]),
        .I2(in_spike_count_read_reg_5158[17]),
        .I3(spikes_read_fu_612_reg[17]),
        .O(\ap_CS_fsm[7]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_22 
       (.I0(zext_ln48_reg_5184_reg[9]),
        .I1(cur_time_V_1_fu_608[10]),
        .I2(cur_time_V_1_fu_608[11]),
        .I3(zext_ln48_reg_5184_reg[10]),
        .O(\ap_CS_fsm[7]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_23 
       (.I0(zext_ln48_reg_5184_reg[7]),
        .I1(cur_time_V_1_fu_608[8]),
        .I2(cur_time_V_1_fu_608[9]),
        .I3(zext_ln48_reg_5184_reg[8]),
        .O(\ap_CS_fsm[7]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_24 
       (.I0(zext_ln48_reg_5184_reg[5]),
        .I1(cur_time_V_1_fu_608[6]),
        .I2(cur_time_V_1_fu_608[7]),
        .I3(zext_ln48_reg_5184_reg[6]),
        .O(\ap_CS_fsm[7]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_25 
       (.I0(zext_ln48_reg_5184_reg[3]),
        .I1(cur_time_V_1_fu_608[4]),
        .I2(cur_time_V_1_fu_608[5]),
        .I3(zext_ln48_reg_5184_reg[4]),
        .O(\ap_CS_fsm[7]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_26 
       (.I0(zext_ln48_reg_5184_reg[1]),
        .I1(cur_time_V_1_fu_608[2]),
        .I2(cur_time_V_1_fu_608[3]),
        .I3(zext_ln48_reg_5184_reg[2]),
        .O(\ap_CS_fsm[7]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'h71)) 
    \ap_CS_fsm[7]_i_27 
       (.I0(cur_time_V_1_fu_608[0]),
        .I1(cur_time_V_1_fu_608[1]),
        .I2(zext_ln48_reg_5184_reg[0]),
        .O(\ap_CS_fsm[7]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_28 
       (.I0(cur_time_V_1_fu_608[14]),
        .I1(cur_time_V_1_fu_608[15]),
        .O(\ap_CS_fsm[7]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_29 
       (.I0(cur_time_V_1_fu_608[12]),
        .I1(cur_time_V_1_fu_608[13]),
        .O(\ap_CS_fsm[7]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_30 
       (.I0(zext_ln48_reg_5184_reg[9]),
        .I1(cur_time_V_1_fu_608[10]),
        .I2(zext_ln48_reg_5184_reg[10]),
        .I3(cur_time_V_1_fu_608[11]),
        .O(\ap_CS_fsm[7]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_31 
       (.I0(zext_ln48_reg_5184_reg[7]),
        .I1(cur_time_V_1_fu_608[8]),
        .I2(zext_ln48_reg_5184_reg[8]),
        .I3(cur_time_V_1_fu_608[9]),
        .O(\ap_CS_fsm[7]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_32 
       (.I0(zext_ln48_reg_5184_reg[5]),
        .I1(cur_time_V_1_fu_608[6]),
        .I2(zext_ln48_reg_5184_reg[6]),
        .I3(cur_time_V_1_fu_608[7]),
        .O(\ap_CS_fsm[7]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_33 
       (.I0(zext_ln48_reg_5184_reg[3]),
        .I1(cur_time_V_1_fu_608[4]),
        .I2(zext_ln48_reg_5184_reg[4]),
        .I3(cur_time_V_1_fu_608[5]),
        .O(\ap_CS_fsm[7]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_34 
       (.I0(zext_ln48_reg_5184_reg[1]),
        .I1(cur_time_V_1_fu_608[2]),
        .I2(zext_ln48_reg_5184_reg[2]),
        .I3(cur_time_V_1_fu_608[3]),
        .O(\ap_CS_fsm[7]_i_34_n_3 ));
  LUT3 #(
    .INIT(8'h82)) 
    \ap_CS_fsm[7]_i_35 
       (.I0(cur_time_V_1_fu_608[0]),
        .I1(zext_ln48_reg_5184_reg[0]),
        .I2(cur_time_V_1_fu_608[1]),
        .O(\ap_CS_fsm[7]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_36 
       (.I0(in_spike_count_read_reg_5158[14]),
        .I1(spikes_read_fu_612_reg[14]),
        .I2(spikes_read_fu_612_reg[15]),
        .I3(in_spike_count_read_reg_5158[15]),
        .O(\ap_CS_fsm[7]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_37 
       (.I0(in_spike_count_read_reg_5158[12]),
        .I1(spikes_read_fu_612_reg[12]),
        .I2(spikes_read_fu_612_reg[13]),
        .I3(in_spike_count_read_reg_5158[13]),
        .O(\ap_CS_fsm[7]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_38 
       (.I0(in_spike_count_read_reg_5158[10]),
        .I1(spikes_read_fu_612_reg[10]),
        .I2(spikes_read_fu_612_reg[11]),
        .I3(in_spike_count_read_reg_5158[11]),
        .O(\ap_CS_fsm[7]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_39 
       (.I0(in_spike_count_read_reg_5158[8]),
        .I1(spikes_read_fu_612_reg[8]),
        .I2(spikes_read_fu_612_reg[9]),
        .I3(in_spike_count_read_reg_5158[9]),
        .O(\ap_CS_fsm[7]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_40 
       (.I0(in_spike_count_read_reg_5158[6]),
        .I1(spikes_read_fu_612_reg[6]),
        .I2(spikes_read_fu_612_reg[7]),
        .I3(in_spike_count_read_reg_5158[7]),
        .O(\ap_CS_fsm[7]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_41 
       (.I0(in_spike_count_read_reg_5158[4]),
        .I1(spikes_read_fu_612_reg[4]),
        .I2(spikes_read_fu_612_reg[5]),
        .I3(in_spike_count_read_reg_5158[5]),
        .O(\ap_CS_fsm[7]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_42 
       (.I0(in_spike_count_read_reg_5158[2]),
        .I1(spikes_read_fu_612_reg[2]),
        .I2(spikes_read_fu_612_reg[3]),
        .I3(in_spike_count_read_reg_5158[3]),
        .O(\ap_CS_fsm[7]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_43 
       (.I0(in_spike_count_read_reg_5158[0]),
        .I1(spikes_read_fu_612_reg[0]),
        .I2(spikes_read_fu_612_reg[1]),
        .I3(in_spike_count_read_reg_5158[1]),
        .O(\ap_CS_fsm[7]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_44 
       (.I0(in_spike_count_read_reg_5158[14]),
        .I1(spikes_read_fu_612_reg[14]),
        .I2(in_spike_count_read_reg_5158[15]),
        .I3(spikes_read_fu_612_reg[15]),
        .O(\ap_CS_fsm[7]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_45 
       (.I0(in_spike_count_read_reg_5158[12]),
        .I1(spikes_read_fu_612_reg[12]),
        .I2(in_spike_count_read_reg_5158[13]),
        .I3(spikes_read_fu_612_reg[13]),
        .O(\ap_CS_fsm[7]_i_45_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_46 
       (.I0(in_spike_count_read_reg_5158[10]),
        .I1(spikes_read_fu_612_reg[10]),
        .I2(in_spike_count_read_reg_5158[11]),
        .I3(spikes_read_fu_612_reg[11]),
        .O(\ap_CS_fsm[7]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_47 
       (.I0(in_spike_count_read_reg_5158[8]),
        .I1(spikes_read_fu_612_reg[8]),
        .I2(in_spike_count_read_reg_5158[9]),
        .I3(spikes_read_fu_612_reg[9]),
        .O(\ap_CS_fsm[7]_i_47_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_48 
       (.I0(in_spike_count_read_reg_5158[6]),
        .I1(spikes_read_fu_612_reg[6]),
        .I2(in_spike_count_read_reg_5158[7]),
        .I3(spikes_read_fu_612_reg[7]),
        .O(\ap_CS_fsm[7]_i_48_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_49 
       (.I0(in_spike_count_read_reg_5158[4]),
        .I1(spikes_read_fu_612_reg[4]),
        .I2(in_spike_count_read_reg_5158[5]),
        .I3(spikes_read_fu_612_reg[5]),
        .O(\ap_CS_fsm[7]_i_49_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_50 
       (.I0(in_spike_count_read_reg_5158[2]),
        .I1(spikes_read_fu_612_reg[2]),
        .I2(in_spike_count_read_reg_5158[3]),
        .I3(spikes_read_fu_612_reg[3]),
        .O(\ap_CS_fsm[7]_i_50_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_51 
       (.I0(in_spike_count_read_reg_5158[0]),
        .I1(spikes_read_fu_612_reg[0]),
        .I2(in_spike_count_read_reg_5158[1]),
        .I3(spikes_read_fu_612_reg[1]),
        .O(\ap_CS_fsm[7]_i_51_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_6 
       (.I0(in_spike_count_read_reg_5158[30]),
        .I1(spikes_read_fu_612_reg[30]),
        .I2(in_spike_count_read_reg_5158[31]),
        .I3(spikes_read_fu_612_reg[31]),
        .O(\ap_CS_fsm[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_7 
       (.I0(in_spike_count_read_reg_5158[28]),
        .I1(spikes_read_fu_612_reg[28]),
        .I2(spikes_read_fu_612_reg[29]),
        .I3(in_spike_count_read_reg_5158[29]),
        .O(\ap_CS_fsm[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_8 
       (.I0(in_spike_count_read_reg_5158[26]),
        .I1(spikes_read_fu_612_reg[26]),
        .I2(spikes_read_fu_612_reg[27]),
        .I3(in_spike_count_read_reg_5158[27]),
        .O(\ap_CS_fsm[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[7]_i_9 
       (.I0(in_spike_count_read_reg_5158[24]),
        .I1(spikes_read_fu_612_reg[24]),
        .I2(spikes_read_fu_612_reg[25]),
        .I3(in_spike_count_read_reg_5158[25]),
        .O(\ap_CS_fsm[7]_i_9_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[4]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1031_fu_4786_p2,\ap_CS_fsm_reg[4]_i_2_n_4 ,\ap_CS_fsm_reg[4]_i_2_n_5 ,\ap_CS_fsm_reg[4]_i_2_n_6 ,\ap_CS_fsm_reg[4]_i_2_n_7 ,\ap_CS_fsm_reg[4]_i_2_n_8 ,\ap_CS_fsm_reg[4]_i_2_n_9 ,\ap_CS_fsm_reg[4]_i_2_n_10 }),
        .DI({1'b0,1'b0,\ap_CS_fsm[4]_i_3_n_3 ,\ap_CS_fsm[4]_i_4_n_3 ,\ap_CS_fsm[4]_i_5_n_3 ,\ap_CS_fsm[4]_i_6_n_3 ,\ap_CS_fsm[4]_i_7_n_3 ,\ap_CS_fsm[4]_i_8_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[4]_i_9_n_3 ,\ap_CS_fsm[4]_i_10_n_3 ,\ap_CS_fsm[4]_i_11_n_3 ,\ap_CS_fsm[4]_i_12_n_3 ,\ap_CS_fsm[4]_i_13_n_3 ,\ap_CS_fsm[4]_i_14_n_3 ,\ap_CS_fsm[4]_i_15_n_3 ,\ap_CS_fsm[4]_i_16_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[7]_i_2 
       (.CI(\ap_CS_fsm_reg[7]_i_5_n_3 ),
        .CI_TOP(1'b0),
        .CO({icmp_ln48_fu_4764_p2,\ap_CS_fsm_reg[7]_i_2_n_4 ,\ap_CS_fsm_reg[7]_i_2_n_5 ,\ap_CS_fsm_reg[7]_i_2_n_6 ,\ap_CS_fsm_reg[7]_i_2_n_7 ,\ap_CS_fsm_reg[7]_i_2_n_8 ,\ap_CS_fsm_reg[7]_i_2_n_9 ,\ap_CS_fsm_reg[7]_i_2_n_10 }),
        .DI({\ap_CS_fsm[7]_i_6_n_3 ,\ap_CS_fsm[7]_i_7_n_3 ,\ap_CS_fsm[7]_i_8_n_3 ,\ap_CS_fsm[7]_i_9_n_3 ,\ap_CS_fsm[7]_i_10_n_3 ,\ap_CS_fsm[7]_i_11_n_3 ,\ap_CS_fsm[7]_i_12_n_3 ,\ap_CS_fsm[7]_i_13_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[7]_i_14_n_3 ,\ap_CS_fsm[7]_i_15_n_3 ,\ap_CS_fsm[7]_i_16_n_3 ,\ap_CS_fsm[7]_i_17_n_3 ,\ap_CS_fsm[7]_i_18_n_3 ,\ap_CS_fsm[7]_i_19_n_3 ,\ap_CS_fsm[7]_i_20_n_3 ,\ap_CS_fsm[7]_i_21_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[7]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1027_fu_4769_p2,\ap_CS_fsm_reg[7]_i_3_n_4 ,\ap_CS_fsm_reg[7]_i_3_n_5 ,\ap_CS_fsm_reg[7]_i_3_n_6 ,\ap_CS_fsm_reg[7]_i_3_n_7 ,\ap_CS_fsm_reg[7]_i_3_n_8 ,\ap_CS_fsm_reg[7]_i_3_n_9 ,\ap_CS_fsm_reg[7]_i_3_n_10 }),
        .DI({1'b0,1'b0,\ap_CS_fsm[7]_i_22_n_3 ,\ap_CS_fsm[7]_i_23_n_3 ,\ap_CS_fsm[7]_i_24_n_3 ,\ap_CS_fsm[7]_i_25_n_3 ,\ap_CS_fsm[7]_i_26_n_3 ,\ap_CS_fsm[7]_i_27_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[7]_i_28_n_3 ,\ap_CS_fsm[7]_i_29_n_3 ,\ap_CS_fsm[7]_i_30_n_3 ,\ap_CS_fsm[7]_i_31_n_3 ,\ap_CS_fsm[7]_i_32_n_3 ,\ap_CS_fsm[7]_i_33_n_3 ,\ap_CS_fsm[7]_i_34_n_3 ,\ap_CS_fsm[7]_i_35_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[7]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_5_n_3 ,\ap_CS_fsm_reg[7]_i_5_n_4 ,\ap_CS_fsm_reg[7]_i_5_n_5 ,\ap_CS_fsm_reg[7]_i_5_n_6 ,\ap_CS_fsm_reg[7]_i_5_n_7 ,\ap_CS_fsm_reg[7]_i_5_n_8 ,\ap_CS_fsm_reg[7]_i_5_n_9 ,\ap_CS_fsm_reg[7]_i_5_n_10 }),
        .DI({\ap_CS_fsm[7]_i_36_n_3 ,\ap_CS_fsm[7]_i_37_n_3 ,\ap_CS_fsm[7]_i_38_n_3 ,\ap_CS_fsm[7]_i_39_n_3 ,\ap_CS_fsm[7]_i_40_n_3 ,\ap_CS_fsm[7]_i_41_n_3 ,\ap_CS_fsm[7]_i_42_n_3 ,\ap_CS_fsm[7]_i_43_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_5_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[7]_i_44_n_3 ,\ap_CS_fsm[7]_i_45_n_3 ,\ap_CS_fsm[7]_i_46_n_3 ,\ap_CS_fsm[7]_i_47_n_3 ,\ap_CS_fsm[7]_i_48_n_3 ,\ap_CS_fsm[7]_i_49_n_3 ,\ap_CS_fsm[7]_i_50_n_3 ,\ap_CS_fsm[7]_i_51_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3C3C3C2C2C0C0C4C)) 
    \bin_start_V_reg_5174[10]_i_1 
       (.I0(\bin_start_V_reg_5174[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[10]),
        .I2(zext_ln34_fu_4716_p1[9]),
        .I3(zext_ln34_fu_4716_p1[7]),
        .I4(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .I5(zext_ln34_fu_4716_p1[8]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'hCCCCCCC800000000)) 
    \bin_start_V_reg_5174[11]_i_1 
       (.I0(\bin_start_V_reg_5174[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[9]),
        .I2(zext_ln34_fu_4716_p1[7]),
        .I3(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .I4(zext_ln34_fu_4716_p1[8]),
        .I5(zext_ln34_fu_4716_p1[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h0000200000200000)) 
    \bin_start_V_reg_5174[11]_i_2 
       (.I0(zext_ln34_fu_4716_p1[8]),
        .I1(zext_ln34_fu_4716_p1[6]),
        .I2(zext_ln34_fu_4716_p1[4]),
        .I3(zext_ln34_fu_4716_p1[3]),
        .I4(zext_ln34_fu_4716_p1[5]),
        .I5(zext_ln34_fu_4716_p1[7]),
        .O(\bin_start_V_reg_5174[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEC8C8ECC88888)) 
    \bin_start_V_reg_5174[11]_i_3 
       (.I0(zext_ln34_fu_4716_p1[8]),
        .I1(zext_ln34_fu_4716_p1[6]),
        .I2(zext_ln34_fu_4716_p1[4]),
        .I3(zext_ln34_fu_4716_p1[3]),
        .I4(zext_ln34_fu_4716_p1[5]),
        .I5(zext_ln34_fu_4716_p1[7]),
        .O(\bin_start_V_reg_5174[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_start_V_reg_5174[2]_i_1 
       (.I0(zext_ln34_fu_4716_p1[4]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \bin_start_V_reg_5174[3]_i_1 
       (.I0(zext_ln34_fu_4716_p1[4]),
        .I1(zext_ln34_fu_4716_p1[5]),
        .I2(zext_ln34_fu_4716_p1[3]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h9CC6)) 
    \bin_start_V_reg_5174[4]_i_1 
       (.I0(zext_ln34_fu_4716_p1[4]),
        .I1(zext_ln34_fu_4716_p1[6]),
        .I2(zext_ln34_fu_4716_p1[5]),
        .I3(zext_ln34_fu_4716_p1[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h99C69C66)) 
    \bin_start_V_reg_5174[5]_i_1 
       (.I0(zext_ln34_fu_4716_p1[5]),
        .I1(zext_ln34_fu_4716_p1[7]),
        .I2(zext_ln34_fu_4716_p1[6]),
        .I3(zext_ln34_fu_4716_p1[4]),
        .I4(zext_ln34_fu_4716_p1[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h999699C69C669666)) 
    \bin_start_V_reg_5174[6]_i_1 
       (.I0(zext_ln34_fu_4716_p1[6]),
        .I1(zext_ln34_fu_4716_p1[8]),
        .I2(zext_ln34_fu_4716_p1[7]),
        .I3(zext_ln34_fu_4716_p1[5]),
        .I4(zext_ln34_fu_4716_p1[3]),
        .I5(zext_ln34_fu_4716_p1[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \bin_start_V_reg_5174[7]_i_1 
       (.I0(\bin_start_V_reg_5174[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[7]),
        .I2(zext_ln34_fu_4716_p1[9]),
        .I3(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h69C3C396C396963C)) 
    \bin_start_V_reg_5174[8]_i_1 
       (.I0(\bin_start_V_reg_5174[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[8]),
        .I2(zext_ln34_fu_4716_p1[10]),
        .I3(zext_ln34_fu_4716_p1[9]),
        .I4(zext_ln34_fu_4716_p1[7]),
        .I5(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hB334322C322C344C)) 
    \bin_start_V_reg_5174[9]_i_1 
       (.I0(\bin_start_V_reg_5174[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[9]),
        .I2(zext_ln34_fu_4716_p1[10]),
        .I3(zext_ln34_fu_4716_p1[8]),
        .I4(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .I5(zext_ln34_fu_4716_p1[7]),
        .O(p_0_in[8]));
  FDRE \bin_start_V_reg_5174_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[9]),
        .Q(bin_start_V_reg_5174[10]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[10]),
        .Q(bin_start_V_reg_5174[11]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln34_fu_4716_p1[3]),
        .Q(bin_start_V_reg_5174[1]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[1]),
        .Q(bin_start_V_reg_5174[2]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[2]),
        .Q(bin_start_V_reg_5174[3]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[3]),
        .Q(bin_start_V_reg_5174[4]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[4]),
        .Q(bin_start_V_reg_5174[5]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[5]),
        .Q(bin_start_V_reg_5174[6]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[6]),
        .Q(bin_start_V_reg_5174[7]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[7]),
        .Q(bin_start_V_reg_5174[8]),
        .R(1'b0));
  FDRE \bin_start_V_reg_5174_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[8]),
        .Q(bin_start_V_reg_5174[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[0]" *) 
  FDRE \cur_id_V_fu_604_reg[0] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[0]),
        .Q(cur_id_V_fu_604[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[0]" *) 
  FDRE \cur_id_V_fu_604_reg[0]_rep 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_72),
        .Q(\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[0]" *) 
  FDRE \cur_id_V_fu_604_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_73),
        .Q(\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[0]" *) 
  FDRE \cur_id_V_fu_604_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_74),
        .Q(\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[1]" *) 
  FDRE \cur_id_V_fu_604_reg[1] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[1]),
        .Q(cur_id_V_fu_604[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[1]" *) 
  FDRE \cur_id_V_fu_604_reg[1]_rep 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_68),
        .Q(\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[1]" *) 
  FDRE \cur_id_V_fu_604_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_69),
        .Q(\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[1]" *) 
  FDRE \cur_id_V_fu_604_reg[1]_rep__1 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_70),
        .Q(\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[1]" *) 
  FDRE \cur_id_V_fu_604_reg[1]_rep__2 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_71),
        .Q(\cur_id_V_fu_604_reg[1]_rep__2_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[2]" *) 
  FDRE \cur_id_V_fu_604_reg[2] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[2]),
        .Q(cur_id_V_fu_604[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[2]" *) 
  FDRE \cur_id_V_fu_604_reg[2]_rep 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_63),
        .Q(\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[2]" *) 
  FDRE \cur_id_V_fu_604_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_64),
        .Q(\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[2]" *) 
  FDRE \cur_id_V_fu_604_reg[2]_rep__1 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_65),
        .Q(\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[2]" *) 
  FDRE \cur_id_V_fu_604_reg[2]_rep__2 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_66),
        .Q(\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[2]" *) 
  FDRE \cur_id_V_fu_604_reg[2]_rep__3 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_67),
        .Q(\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[3]" *) 
  FDRE \cur_id_V_fu_604_reg[3] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[3]),
        .Q(cur_id_V_fu_604[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[3]" *) 
  FDRE \cur_id_V_fu_604_reg[3]_rep 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_57),
        .Q(\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[3]" *) 
  FDRE \cur_id_V_fu_604_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_58),
        .Q(\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[3]" *) 
  FDRE \cur_id_V_fu_604_reg[3]_rep__1 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_59),
        .Q(\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[3]" *) 
  FDRE \cur_id_V_fu_604_reg[3]_rep__2 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_60),
        .Q(\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[3]" *) 
  FDRE \cur_id_V_fu_604_reg[3]_rep__3 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_61),
        .Q(\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[3]" *) 
  FDRE \cur_id_V_fu_604_reg[3]_rep__4 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_62),
        .Q(\cur_id_V_fu_604_reg[3]_rep__4_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[4]" *) 
  FDRE \cur_id_V_fu_604_reg[4] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[4]),
        .Q(cur_id_V_fu_604[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[4]" *) 
  FDRE \cur_id_V_fu_604_reg[4]_rep 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_51),
        .Q(\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[4]" *) 
  FDRE \cur_id_V_fu_604_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_52),
        .Q(\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[4]" *) 
  FDRE \cur_id_V_fu_604_reg[4]_rep__1 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_53),
        .Q(\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[4]" *) 
  FDRE \cur_id_V_fu_604_reg[4]_rep__2 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_54),
        .Q(\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[4]" *) 
  FDRE \cur_id_V_fu_604_reg[4]_rep__3 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_55),
        .Q(\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[4]" *) 
  FDRE \cur_id_V_fu_604_reg[4]_rep__4 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_56),
        .Q(\cur_id_V_fu_604_reg[4]_rep__4_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[5]" *) 
  FDRE \cur_id_V_fu_604_reg[5] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[5]),
        .Q(cur_id_V_fu_604[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[5]" *) 
  FDRE \cur_id_V_fu_604_reg[5]_rep 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_45),
        .Q(\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[5]" *) 
  FDRE \cur_id_V_fu_604_reg[5]_rep__0 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_46),
        .Q(\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[5]" *) 
  FDRE \cur_id_V_fu_604_reg[5]_rep__1 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_47),
        .Q(\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[5]" *) 
  FDRE \cur_id_V_fu_604_reg[5]_rep__2 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_48),
        .Q(\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[5]" *) 
  FDRE \cur_id_V_fu_604_reg[5]_rep__3 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_49),
        .Q(\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[5]" *) 
  FDRE \cur_id_V_fu_604_reg[5]_rep__4 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_50),
        .Q(\cur_id_V_fu_604_reg[5]_rep__4_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[6]" *) 
  FDRE \cur_id_V_fu_604_reg[6] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[6]),
        .Q(cur_id_V_fu_604[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[6]" *) 
  FDRE \cur_id_V_fu_604_reg[6]_rep 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_38),
        .Q(\cur_id_V_fu_604_reg[6]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[6]" *) 
  FDRE \cur_id_V_fu_604_reg[6]_rep__0 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_39),
        .Q(\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[6]" *) 
  FDRE \cur_id_V_fu_604_reg[6]_rep__1 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_40),
        .Q(\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[6]" *) 
  FDRE \cur_id_V_fu_604_reg[6]_rep__2 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_41),
        .Q(\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[6]" *) 
  FDRE \cur_id_V_fu_604_reg[6]_rep__3 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_42),
        .Q(\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[6]" *) 
  FDRE \cur_id_V_fu_604_reg[6]_rep__4 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_43),
        .Q(\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[6]" *) 
  FDRE \cur_id_V_fu_604_reg[6]_rep__5 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_44),
        .Q(\cur_id_V_fu_604_reg[6]_rep__5_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[7]" *) 
  FDRE \cur_id_V_fu_604_reg[7] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[7]),
        .Q(cur_id_V_fu_604[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[7]" *) 
  FDRE \cur_id_V_fu_604_reg[7]_rep 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_32),
        .Q(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[7]" *) 
  FDRE \cur_id_V_fu_604_reg[7]_rep__0 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_33),
        .Q(\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[7]" *) 
  FDRE \cur_id_V_fu_604_reg[7]_rep__1 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_34),
        .Q(\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[7]" *) 
  FDRE \cur_id_V_fu_604_reg[7]_rep__2 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_35),
        .Q(\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[7]" *) 
  FDRE \cur_id_V_fu_604_reg[7]_rep__3 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_36),
        .Q(\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cur_id_V_fu_604_reg[7]" *) 
  FDRE \cur_id_V_fu_604_reg[7]_rep__4 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(regslice_both_in_spikes_U_n_37),
        .Q(\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[0] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[16]),
        .Q(cur_time_V_1_fu_608[0]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[10] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[26]),
        .Q(cur_time_V_1_fu_608[10]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[11] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[27]),
        .Q(cur_time_V_1_fu_608[11]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[12] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[28]),
        .Q(cur_time_V_1_fu_608[12]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[13] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[29]),
        .Q(cur_time_V_1_fu_608[13]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[14] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[30]),
        .Q(cur_time_V_1_fu_608[14]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[15] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[31]),
        .Q(cur_time_V_1_fu_608[15]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[1] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[17]),
        .Q(cur_time_V_1_fu_608[1]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[2] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[18]),
        .Q(cur_time_V_1_fu_608[2]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[3] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[19]),
        .Q(cur_time_V_1_fu_608[3]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[4] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[20]),
        .Q(cur_time_V_1_fu_608[4]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[5] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[21]),
        .Q(cur_time_V_1_fu_608[5]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[6] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[22]),
        .Q(cur_time_V_1_fu_608[6]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[7] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[23]),
        .Q(cur_time_V_1_fu_608[7]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[8] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[24]),
        .Q(cur_time_V_1_fu_608[8]),
        .R(1'b0));
  FDRE \cur_time_V_1_fu_608_reg[9] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(in_spikes_TDATA_int_regslice[25]),
        .Q(cur_time_V_1_fu_608[9]),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2 grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SR(threshold_V_reg_4024),
        .\ap_CS_fsm_reg[1] (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_13),
        .\ap_CS_fsm_reg[2] (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_11),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_12),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0),
        .icmp_ln33_fu_4693_p2(icmp_ln33_fu_4693_p2),
        .\ref_timer_V_1_addr_reg_312_reg[0] (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_6),
        .\ref_timer_V_1_addr_reg_312_reg[1] (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_7),
        .\ref_timer_V_1_addr_reg_312_reg[2] (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_8),
        .\ref_timer_V_1_addr_reg_312_reg[3] (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_9),
        .\ref_timer_V_1_addr_reg_312_reg[4] (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_13),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4 grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080
       (.D(ap_NS_fsm[6:5]),
        .E(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[4] (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_33),
        .\ap_CS_fsm_reg[5] (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_32),
        .ap_NS_fsm114_out(ap_NS_fsm114_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_23),
        .ap_enable_reg_pp0_iter2_reg_1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_28),
        .ap_loop_init_int_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_34),
        .ap_loop_init_int_reg_0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_98),
        .ap_loop_init_int_reg_1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_99),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bank_fu_576_reg[4]_0 ({grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[4],grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[2]}),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1),
        .icmp_ln1019_1_reg_3166(icmp_ln1019_1_reg_3166),
        .\icmp_ln1019_1_reg_3166_reg[0]_0 (ref_timer_V_1_U_n_4),
        .icmp_ln1019_2_reg_3176(icmp_ln1019_2_reg_3176),
        .\icmp_ln1019_2_reg_3176_reg[0]_0 (ref_timer_V_2_U_n_4),
        .icmp_ln1019_3_reg_3186(icmp_ln1019_3_reg_3186),
        .\icmp_ln1019_3_reg_3186_reg[0]_0 (ref_timer_V_3_U_n_4),
        .icmp_ln1019_4_reg_3196(icmp_ln1019_4_reg_3196),
        .\icmp_ln1019_4_reg_3196_reg[0]_0 (ref_timer_V_4_U_n_4),
        .icmp_ln1019_5_reg_3206(icmp_ln1019_5_reg_3206),
        .\icmp_ln1019_5_reg_3206_reg[0]_0 (ref_timer_V_5_U_n_4),
        .icmp_ln1019_6_reg_3216(icmp_ln1019_6_reg_3216),
        .\icmp_ln1019_6_reg_3216_reg[0]_0 (ref_timer_V_6_U_n_4),
        .icmp_ln1019_7_reg_3226(icmp_ln1019_7_reg_3226),
        .\icmp_ln1019_7_reg_3226_reg[0]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_22),
        .\icmp_ln1019_7_reg_3226_reg[0]_1 (ref_timer_V_7_U_n_4),
        .icmp_ln1019_reg_3156(icmp_ln1019_reg_3156),
        .\icmp_ln1019_reg_3156_reg[0]_0 (ref_timer_V_U_n_4),
        .p_ZL14storage_matrix_0_load_reg_6482(p_ZL14storage_matrix_0_load_reg_6482),
        .p_ZL14storage_matrix_100_load_reg_7182(p_ZL14storage_matrix_100_load_reg_7182),
        .p_ZL14storage_matrix_101_load_reg_7342(p_ZL14storage_matrix_101_load_reg_7342),
        .p_ZL14storage_matrix_102_load_reg_7502(p_ZL14storage_matrix_102_load_reg_7502),
        .p_ZL14storage_matrix_103_load_reg_7662(p_ZL14storage_matrix_103_load_reg_7662),
        .p_ZL14storage_matrix_104_load_reg_6547(p_ZL14storage_matrix_104_load_reg_6547),
        .p_ZL14storage_matrix_105_load_reg_6707(p_ZL14storage_matrix_105_load_reg_6707),
        .p_ZL14storage_matrix_106_load_reg_6867(p_ZL14storage_matrix_106_load_reg_6867),
        .p_ZL14storage_matrix_107_load_reg_7027(p_ZL14storage_matrix_107_load_reg_7027),
        .p_ZL14storage_matrix_108_load_reg_7187(p_ZL14storage_matrix_108_load_reg_7187),
        .p_ZL14storage_matrix_109_load_reg_7347(p_ZL14storage_matrix_109_load_reg_7347),
        .p_ZL14storage_matrix_10_load_reg_6807(p_ZL14storage_matrix_10_load_reg_6807),
        .p_ZL14storage_matrix_110_load_reg_7507(p_ZL14storage_matrix_110_load_reg_7507),
        .p_ZL14storage_matrix_111_load_reg_7667(p_ZL14storage_matrix_111_load_reg_7667),
        .p_ZL14storage_matrix_112_load_reg_6552(p_ZL14storage_matrix_112_load_reg_6552),
        .p_ZL14storage_matrix_113_load_reg_6712(p_ZL14storage_matrix_113_load_reg_6712),
        .p_ZL14storage_matrix_114_load_reg_6872(p_ZL14storage_matrix_114_load_reg_6872),
        .p_ZL14storage_matrix_115_load_reg_7032(p_ZL14storage_matrix_115_load_reg_7032),
        .p_ZL14storage_matrix_116_load_reg_7192(p_ZL14storage_matrix_116_load_reg_7192),
        .p_ZL14storage_matrix_117_load_reg_7352(p_ZL14storage_matrix_117_load_reg_7352),
        .p_ZL14storage_matrix_118_load_reg_7512(p_ZL14storage_matrix_118_load_reg_7512),
        .p_ZL14storage_matrix_119_load_reg_7672(p_ZL14storage_matrix_119_load_reg_7672),
        .p_ZL14storage_matrix_11_load_reg_6967(p_ZL14storage_matrix_11_load_reg_6967),
        .p_ZL14storage_matrix_120_load_reg_6557(p_ZL14storage_matrix_120_load_reg_6557),
        .p_ZL14storage_matrix_121_load_reg_6717(p_ZL14storage_matrix_121_load_reg_6717),
        .p_ZL14storage_matrix_122_load_reg_6877(p_ZL14storage_matrix_122_load_reg_6877),
        .p_ZL14storage_matrix_123_load_reg_7037(p_ZL14storage_matrix_123_load_reg_7037),
        .p_ZL14storage_matrix_124_load_reg_7197(p_ZL14storage_matrix_124_load_reg_7197),
        .p_ZL14storage_matrix_125_load_reg_7357(p_ZL14storage_matrix_125_load_reg_7357),
        .p_ZL14storage_matrix_126_load_reg_7517(p_ZL14storage_matrix_126_load_reg_7517),
        .p_ZL14storage_matrix_127_load_reg_7677(p_ZL14storage_matrix_127_load_reg_7677),
        .p_ZL14storage_matrix_128_load_reg_6562(p_ZL14storage_matrix_128_load_reg_6562),
        .p_ZL14storage_matrix_129_load_reg_6722(p_ZL14storage_matrix_129_load_reg_6722),
        .p_ZL14storage_matrix_12_load_reg_7127(p_ZL14storage_matrix_12_load_reg_7127),
        .p_ZL14storage_matrix_130_load_reg_6882(p_ZL14storage_matrix_130_load_reg_6882),
        .p_ZL14storage_matrix_131_load_reg_7042(p_ZL14storage_matrix_131_load_reg_7042),
        .p_ZL14storage_matrix_132_load_reg_7202(p_ZL14storage_matrix_132_load_reg_7202),
        .p_ZL14storage_matrix_133_load_reg_7362(p_ZL14storage_matrix_133_load_reg_7362),
        .p_ZL14storage_matrix_134_load_reg_7522(p_ZL14storage_matrix_134_load_reg_7522),
        .p_ZL14storage_matrix_135_load_reg_7682(p_ZL14storage_matrix_135_load_reg_7682),
        .p_ZL14storage_matrix_136_load_reg_6567(p_ZL14storage_matrix_136_load_reg_6567),
        .p_ZL14storage_matrix_137_load_reg_6727(p_ZL14storage_matrix_137_load_reg_6727),
        .p_ZL14storage_matrix_138_load_reg_6887(p_ZL14storage_matrix_138_load_reg_6887),
        .p_ZL14storage_matrix_139_load_reg_7047(p_ZL14storage_matrix_139_load_reg_7047),
        .p_ZL14storage_matrix_13_load_reg_7287(p_ZL14storage_matrix_13_load_reg_7287),
        .p_ZL14storage_matrix_140_load_reg_7207(p_ZL14storage_matrix_140_load_reg_7207),
        .p_ZL14storage_matrix_141_load_reg_7367(p_ZL14storage_matrix_141_load_reg_7367),
        .p_ZL14storage_matrix_142_load_reg_7527(p_ZL14storage_matrix_142_load_reg_7527),
        .p_ZL14storage_matrix_143_load_reg_7687(p_ZL14storage_matrix_143_load_reg_7687),
        .p_ZL14storage_matrix_144_load_reg_6572(p_ZL14storage_matrix_144_load_reg_6572),
        .p_ZL14storage_matrix_145_load_reg_6732(p_ZL14storage_matrix_145_load_reg_6732),
        .p_ZL14storage_matrix_146_load_reg_6892(p_ZL14storage_matrix_146_load_reg_6892),
        .p_ZL14storage_matrix_147_load_reg_7052(p_ZL14storage_matrix_147_load_reg_7052),
        .p_ZL14storage_matrix_148_load_reg_7212(p_ZL14storage_matrix_148_load_reg_7212),
        .p_ZL14storage_matrix_149_load_reg_7372(p_ZL14storage_matrix_149_load_reg_7372),
        .p_ZL14storage_matrix_14_load_reg_7447(p_ZL14storage_matrix_14_load_reg_7447),
        .p_ZL14storage_matrix_150_load_reg_7532(p_ZL14storage_matrix_150_load_reg_7532),
        .p_ZL14storage_matrix_151_load_reg_7692(p_ZL14storage_matrix_151_load_reg_7692),
        .p_ZL14storage_matrix_152_load_reg_6577(p_ZL14storage_matrix_152_load_reg_6577),
        .p_ZL14storage_matrix_153_load_reg_6737(p_ZL14storage_matrix_153_load_reg_6737),
        .p_ZL14storage_matrix_154_load_reg_6897(p_ZL14storage_matrix_154_load_reg_6897),
        .p_ZL14storage_matrix_155_load_reg_7057(p_ZL14storage_matrix_155_load_reg_7057),
        .p_ZL14storage_matrix_156_load_reg_7217(p_ZL14storage_matrix_156_load_reg_7217),
        .p_ZL14storage_matrix_157_load_reg_7377(p_ZL14storage_matrix_157_load_reg_7377),
        .p_ZL14storage_matrix_158_load_reg_7537(p_ZL14storage_matrix_158_load_reg_7537),
        .p_ZL14storage_matrix_159_load_reg_7697(p_ZL14storage_matrix_159_load_reg_7697),
        .p_ZL14storage_matrix_15_load_reg_7607(p_ZL14storage_matrix_15_load_reg_7607),
        .p_ZL14storage_matrix_160_load_reg_6582(p_ZL14storage_matrix_160_load_reg_6582),
        .p_ZL14storage_matrix_161_load_reg_6742(p_ZL14storage_matrix_161_load_reg_6742),
        .p_ZL14storage_matrix_162_load_reg_6902(p_ZL14storage_matrix_162_load_reg_6902),
        .p_ZL14storage_matrix_163_load_reg_7062(p_ZL14storage_matrix_163_load_reg_7062),
        .p_ZL14storage_matrix_164_load_reg_7222(p_ZL14storage_matrix_164_load_reg_7222),
        .p_ZL14storage_matrix_165_load_reg_7382(p_ZL14storage_matrix_165_load_reg_7382),
        .p_ZL14storage_matrix_166_load_reg_7542(p_ZL14storage_matrix_166_load_reg_7542),
        .p_ZL14storage_matrix_167_load_reg_7702(p_ZL14storage_matrix_167_load_reg_7702),
        .p_ZL14storage_matrix_168_load_reg_6587(p_ZL14storage_matrix_168_load_reg_6587),
        .p_ZL14storage_matrix_169_load_reg_6747(p_ZL14storage_matrix_169_load_reg_6747),
        .p_ZL14storage_matrix_16_load_reg_6492(p_ZL14storage_matrix_16_load_reg_6492),
        .p_ZL14storage_matrix_170_load_reg_6907(p_ZL14storage_matrix_170_load_reg_6907),
        .p_ZL14storage_matrix_171_load_reg_7067(p_ZL14storage_matrix_171_load_reg_7067),
        .p_ZL14storage_matrix_172_load_reg_7227(p_ZL14storage_matrix_172_load_reg_7227),
        .p_ZL14storage_matrix_173_load_reg_7387(p_ZL14storage_matrix_173_load_reg_7387),
        .p_ZL14storage_matrix_174_load_reg_7547(p_ZL14storage_matrix_174_load_reg_7547),
        .p_ZL14storage_matrix_175_load_reg_7707(p_ZL14storage_matrix_175_load_reg_7707),
        .p_ZL14storage_matrix_176_load_reg_6592(p_ZL14storage_matrix_176_load_reg_6592),
        .p_ZL14storage_matrix_177_load_reg_6752(p_ZL14storage_matrix_177_load_reg_6752),
        .p_ZL14storage_matrix_178_load_reg_6912(p_ZL14storage_matrix_178_load_reg_6912),
        .p_ZL14storage_matrix_179_load_reg_7072(p_ZL14storage_matrix_179_load_reg_7072),
        .p_ZL14storage_matrix_17_load_reg_6652(p_ZL14storage_matrix_17_load_reg_6652),
        .p_ZL14storage_matrix_180_load_reg_7232(p_ZL14storage_matrix_180_load_reg_7232),
        .p_ZL14storage_matrix_181_load_reg_7392(p_ZL14storage_matrix_181_load_reg_7392),
        .p_ZL14storage_matrix_182_load_reg_7552(p_ZL14storage_matrix_182_load_reg_7552),
        .p_ZL14storage_matrix_183_load_reg_7712(p_ZL14storage_matrix_183_load_reg_7712),
        .p_ZL14storage_matrix_184_load_reg_6597(p_ZL14storage_matrix_184_load_reg_6597),
        .p_ZL14storage_matrix_185_load_reg_6757(p_ZL14storage_matrix_185_load_reg_6757),
        .p_ZL14storage_matrix_186_load_reg_6917(p_ZL14storage_matrix_186_load_reg_6917),
        .p_ZL14storage_matrix_187_load_reg_7077(p_ZL14storage_matrix_187_load_reg_7077),
        .p_ZL14storage_matrix_188_load_reg_7237(p_ZL14storage_matrix_188_load_reg_7237),
        .p_ZL14storage_matrix_189_load_reg_7397(p_ZL14storage_matrix_189_load_reg_7397),
        .p_ZL14storage_matrix_18_load_reg_6812(p_ZL14storage_matrix_18_load_reg_6812),
        .p_ZL14storage_matrix_190_load_reg_7557(p_ZL14storage_matrix_190_load_reg_7557),
        .p_ZL14storage_matrix_191_load_reg_7717(p_ZL14storage_matrix_191_load_reg_7717),
        .p_ZL14storage_matrix_192_load_reg_6602(p_ZL14storage_matrix_192_load_reg_6602),
        .p_ZL14storage_matrix_193_load_reg_6762(p_ZL14storage_matrix_193_load_reg_6762),
        .p_ZL14storage_matrix_194_load_reg_6922(p_ZL14storage_matrix_194_load_reg_6922),
        .p_ZL14storage_matrix_195_load_reg_7082(p_ZL14storage_matrix_195_load_reg_7082),
        .p_ZL14storage_matrix_196_load_reg_7242(p_ZL14storage_matrix_196_load_reg_7242),
        .p_ZL14storage_matrix_197_load_reg_7402(p_ZL14storage_matrix_197_load_reg_7402),
        .p_ZL14storage_matrix_198_load_reg_7562(p_ZL14storage_matrix_198_load_reg_7562),
        .p_ZL14storage_matrix_199_load_reg_7722(p_ZL14storage_matrix_199_load_reg_7722),
        .p_ZL14storage_matrix_19_load_reg_6972(p_ZL14storage_matrix_19_load_reg_6972),
        .p_ZL14storage_matrix_1_load_reg_6642(p_ZL14storage_matrix_1_load_reg_6642),
        .p_ZL14storage_matrix_200_load_reg_6607(p_ZL14storage_matrix_200_load_reg_6607),
        .p_ZL14storage_matrix_201_load_reg_6767(p_ZL14storage_matrix_201_load_reg_6767),
        .p_ZL14storage_matrix_202_load_reg_6927(p_ZL14storage_matrix_202_load_reg_6927),
        .p_ZL14storage_matrix_203_load_reg_7087(p_ZL14storage_matrix_203_load_reg_7087),
        .p_ZL14storage_matrix_204_load_reg_7247(p_ZL14storage_matrix_204_load_reg_7247),
        .p_ZL14storage_matrix_205_load_reg_7407(p_ZL14storage_matrix_205_load_reg_7407),
        .p_ZL14storage_matrix_206_load_reg_7567(p_ZL14storage_matrix_206_load_reg_7567),
        .p_ZL14storage_matrix_207_load_reg_7727(p_ZL14storage_matrix_207_load_reg_7727),
        .p_ZL14storage_matrix_208_load_reg_6612(p_ZL14storage_matrix_208_load_reg_6612),
        .p_ZL14storage_matrix_209_load_reg_6772(p_ZL14storage_matrix_209_load_reg_6772),
        .p_ZL14storage_matrix_20_load_reg_7132(p_ZL14storage_matrix_20_load_reg_7132),
        .p_ZL14storage_matrix_210_load_reg_6932(p_ZL14storage_matrix_210_load_reg_6932),
        .p_ZL14storage_matrix_211_load_reg_7092(p_ZL14storage_matrix_211_load_reg_7092),
        .p_ZL14storage_matrix_212_load_reg_7252(p_ZL14storage_matrix_212_load_reg_7252),
        .p_ZL14storage_matrix_213_load_reg_7412(p_ZL14storage_matrix_213_load_reg_7412),
        .p_ZL14storage_matrix_214_load_reg_7572(p_ZL14storage_matrix_214_load_reg_7572),
        .p_ZL14storage_matrix_215_load_reg_7732(p_ZL14storage_matrix_215_load_reg_7732),
        .p_ZL14storage_matrix_216_load_reg_6617(p_ZL14storage_matrix_216_load_reg_6617),
        .p_ZL14storage_matrix_217_load_reg_6777(p_ZL14storage_matrix_217_load_reg_6777),
        .p_ZL14storage_matrix_218_load_reg_6937(p_ZL14storage_matrix_218_load_reg_6937),
        .p_ZL14storage_matrix_219_load_reg_7097(p_ZL14storage_matrix_219_load_reg_7097),
        .p_ZL14storage_matrix_21_load_reg_7292(p_ZL14storage_matrix_21_load_reg_7292),
        .p_ZL14storage_matrix_220_load_reg_7257(p_ZL14storage_matrix_220_load_reg_7257),
        .p_ZL14storage_matrix_221_load_reg_7417(p_ZL14storage_matrix_221_load_reg_7417),
        .p_ZL14storage_matrix_222_load_reg_7577(p_ZL14storage_matrix_222_load_reg_7577),
        .p_ZL14storage_matrix_223_load_reg_7737(p_ZL14storage_matrix_223_load_reg_7737),
        .p_ZL14storage_matrix_224_load_reg_6622(p_ZL14storage_matrix_224_load_reg_6622),
        .p_ZL14storage_matrix_225_load_reg_6782(p_ZL14storage_matrix_225_load_reg_6782),
        .p_ZL14storage_matrix_226_load_reg_6942(p_ZL14storage_matrix_226_load_reg_6942),
        .p_ZL14storage_matrix_227_load_reg_7102(p_ZL14storage_matrix_227_load_reg_7102),
        .p_ZL14storage_matrix_228_load_reg_7262(p_ZL14storage_matrix_228_load_reg_7262),
        .p_ZL14storage_matrix_229_load_reg_7422(p_ZL14storage_matrix_229_load_reg_7422),
        .p_ZL14storage_matrix_22_load_reg_7452(p_ZL14storage_matrix_22_load_reg_7452),
        .p_ZL14storage_matrix_230_load_reg_7582(p_ZL14storage_matrix_230_load_reg_7582),
        .p_ZL14storage_matrix_231_load_reg_7742(p_ZL14storage_matrix_231_load_reg_7742),
        .p_ZL14storage_matrix_232_load_reg_6627(p_ZL14storage_matrix_232_load_reg_6627),
        .p_ZL14storage_matrix_233_load_reg_6787(p_ZL14storage_matrix_233_load_reg_6787),
        .p_ZL14storage_matrix_234_load_reg_6947(p_ZL14storage_matrix_234_load_reg_6947),
        .p_ZL14storage_matrix_235_load_reg_7107(p_ZL14storage_matrix_235_load_reg_7107),
        .p_ZL14storage_matrix_236_load_reg_7267(p_ZL14storage_matrix_236_load_reg_7267),
        .p_ZL14storage_matrix_237_load_reg_7427(p_ZL14storage_matrix_237_load_reg_7427),
        .p_ZL14storage_matrix_238_load_reg_7587(p_ZL14storage_matrix_238_load_reg_7587),
        .p_ZL14storage_matrix_239_load_reg_7747(p_ZL14storage_matrix_239_load_reg_7747),
        .p_ZL14storage_matrix_23_load_reg_7612(p_ZL14storage_matrix_23_load_reg_7612),
        .p_ZL14storage_matrix_240_load_reg_6632(p_ZL14storage_matrix_240_load_reg_6632),
        .p_ZL14storage_matrix_241_load_reg_6792(p_ZL14storage_matrix_241_load_reg_6792),
        .p_ZL14storage_matrix_242_load_reg_6952(p_ZL14storage_matrix_242_load_reg_6952),
        .p_ZL14storage_matrix_243_load_reg_7112(p_ZL14storage_matrix_243_load_reg_7112),
        .p_ZL14storage_matrix_244_load_reg_7272(p_ZL14storage_matrix_244_load_reg_7272),
        .p_ZL14storage_matrix_245_load_reg_7432(p_ZL14storage_matrix_245_load_reg_7432),
        .p_ZL14storage_matrix_246_load_reg_7592(p_ZL14storage_matrix_246_load_reg_7592),
        .p_ZL14storage_matrix_247_load_reg_7752(p_ZL14storage_matrix_247_load_reg_7752),
        .p_ZL14storage_matrix_248_load_reg_6637(p_ZL14storage_matrix_248_load_reg_6637),
        .p_ZL14storage_matrix_249_load_reg_6797(p_ZL14storage_matrix_249_load_reg_6797),
        .p_ZL14storage_matrix_24_load_reg_6497(p_ZL14storage_matrix_24_load_reg_6497),
        .p_ZL14storage_matrix_250_load_reg_6957(p_ZL14storage_matrix_250_load_reg_6957),
        .p_ZL14storage_matrix_251_load_reg_7117(p_ZL14storage_matrix_251_load_reg_7117),
        .p_ZL14storage_matrix_252_load_reg_7277(p_ZL14storage_matrix_252_load_reg_7277),
        .p_ZL14storage_matrix_253_load_reg_7437(p_ZL14storage_matrix_253_load_reg_7437),
        .p_ZL14storage_matrix_254_load_reg_7597(p_ZL14storage_matrix_254_load_reg_7597),
        .p_ZL14storage_matrix_255_load_reg_7757(p_ZL14storage_matrix_255_load_reg_7757),
        .p_ZL14storage_matrix_25_load_reg_6657(p_ZL14storage_matrix_25_load_reg_6657),
        .p_ZL14storage_matrix_26_load_reg_6817(p_ZL14storage_matrix_26_load_reg_6817),
        .p_ZL14storage_matrix_27_load_reg_6977(p_ZL14storage_matrix_27_load_reg_6977),
        .p_ZL14storage_matrix_28_load_reg_7137(p_ZL14storage_matrix_28_load_reg_7137),
        .p_ZL14storage_matrix_29_load_reg_7297(p_ZL14storage_matrix_29_load_reg_7297),
        .p_ZL14storage_matrix_2_load_reg_6802(p_ZL14storage_matrix_2_load_reg_6802),
        .p_ZL14storage_matrix_30_load_reg_7457(p_ZL14storage_matrix_30_load_reg_7457),
        .p_ZL14storage_matrix_31_load_reg_7617(p_ZL14storage_matrix_31_load_reg_7617),
        .p_ZL14storage_matrix_32_load_reg_6502(p_ZL14storage_matrix_32_load_reg_6502),
        .p_ZL14storage_matrix_33_load_reg_6662(p_ZL14storage_matrix_33_load_reg_6662),
        .p_ZL14storage_matrix_34_load_reg_6822(p_ZL14storage_matrix_34_load_reg_6822),
        .p_ZL14storage_matrix_35_load_reg_6982(p_ZL14storage_matrix_35_load_reg_6982),
        .p_ZL14storage_matrix_36_load_reg_7142(p_ZL14storage_matrix_36_load_reg_7142),
        .p_ZL14storage_matrix_37_load_reg_7302(p_ZL14storage_matrix_37_load_reg_7302),
        .p_ZL14storage_matrix_38_load_reg_7462(p_ZL14storage_matrix_38_load_reg_7462),
        .p_ZL14storage_matrix_39_load_reg_7622(p_ZL14storage_matrix_39_load_reg_7622),
        .p_ZL14storage_matrix_3_load_reg_6962(p_ZL14storage_matrix_3_load_reg_6962),
        .p_ZL14storage_matrix_40_load_reg_6507(p_ZL14storage_matrix_40_load_reg_6507),
        .p_ZL14storage_matrix_41_load_reg_6667(p_ZL14storage_matrix_41_load_reg_6667),
        .p_ZL14storage_matrix_42_load_reg_6827(p_ZL14storage_matrix_42_load_reg_6827),
        .p_ZL14storage_matrix_43_load_reg_6987(p_ZL14storage_matrix_43_load_reg_6987),
        .p_ZL14storage_matrix_44_load_reg_7147(p_ZL14storage_matrix_44_load_reg_7147),
        .p_ZL14storage_matrix_45_load_reg_7307(p_ZL14storage_matrix_45_load_reg_7307),
        .p_ZL14storage_matrix_46_load_reg_7467(p_ZL14storage_matrix_46_load_reg_7467),
        .p_ZL14storage_matrix_47_load_reg_7627(p_ZL14storage_matrix_47_load_reg_7627),
        .p_ZL14storage_matrix_48_load_reg_6512(p_ZL14storage_matrix_48_load_reg_6512),
        .p_ZL14storage_matrix_49_load_reg_6672(p_ZL14storage_matrix_49_load_reg_6672),
        .p_ZL14storage_matrix_4_load_reg_7122(p_ZL14storage_matrix_4_load_reg_7122),
        .p_ZL14storage_matrix_50_load_reg_6832(p_ZL14storage_matrix_50_load_reg_6832),
        .p_ZL14storage_matrix_51_load_reg_6992(p_ZL14storage_matrix_51_load_reg_6992),
        .p_ZL14storage_matrix_52_load_reg_7152(p_ZL14storage_matrix_52_load_reg_7152),
        .p_ZL14storage_matrix_53_load_reg_7312(p_ZL14storage_matrix_53_load_reg_7312),
        .p_ZL14storage_matrix_54_load_reg_7472(p_ZL14storage_matrix_54_load_reg_7472),
        .p_ZL14storage_matrix_55_load_reg_7632(p_ZL14storage_matrix_55_load_reg_7632),
        .p_ZL14storage_matrix_56_load_reg_6517(p_ZL14storage_matrix_56_load_reg_6517),
        .p_ZL14storage_matrix_57_load_reg_6677(p_ZL14storage_matrix_57_load_reg_6677),
        .p_ZL14storage_matrix_58_load_reg_6837(p_ZL14storage_matrix_58_load_reg_6837),
        .p_ZL14storage_matrix_59_load_reg_6997(p_ZL14storage_matrix_59_load_reg_6997),
        .p_ZL14storage_matrix_5_load_reg_7282(p_ZL14storage_matrix_5_load_reg_7282),
        .p_ZL14storage_matrix_60_load_reg_7157(p_ZL14storage_matrix_60_load_reg_7157),
        .p_ZL14storage_matrix_61_load_reg_7317(p_ZL14storage_matrix_61_load_reg_7317),
        .p_ZL14storage_matrix_62_load_reg_7477(p_ZL14storage_matrix_62_load_reg_7477),
        .p_ZL14storage_matrix_63_load_reg_7637(p_ZL14storage_matrix_63_load_reg_7637),
        .p_ZL14storage_matrix_64_load_reg_6522(p_ZL14storage_matrix_64_load_reg_6522),
        .p_ZL14storage_matrix_65_load_reg_6682(p_ZL14storage_matrix_65_load_reg_6682),
        .p_ZL14storage_matrix_66_load_reg_6842(p_ZL14storage_matrix_66_load_reg_6842),
        .p_ZL14storage_matrix_67_load_reg_7002(p_ZL14storage_matrix_67_load_reg_7002),
        .p_ZL14storage_matrix_68_load_reg_7162(p_ZL14storage_matrix_68_load_reg_7162),
        .p_ZL14storage_matrix_69_load_reg_7322(p_ZL14storage_matrix_69_load_reg_7322),
        .p_ZL14storage_matrix_6_load_reg_7442(p_ZL14storage_matrix_6_load_reg_7442),
        .p_ZL14storage_matrix_70_load_reg_7482(p_ZL14storage_matrix_70_load_reg_7482),
        .p_ZL14storage_matrix_71_load_reg_7642(p_ZL14storage_matrix_71_load_reg_7642),
        .p_ZL14storage_matrix_72_load_reg_6527(p_ZL14storage_matrix_72_load_reg_6527),
        .p_ZL14storage_matrix_73_load_reg_6687(p_ZL14storage_matrix_73_load_reg_6687),
        .p_ZL14storage_matrix_74_load_reg_6847(p_ZL14storage_matrix_74_load_reg_6847),
        .p_ZL14storage_matrix_75_load_reg_7007(p_ZL14storage_matrix_75_load_reg_7007),
        .p_ZL14storage_matrix_76_load_reg_7167(p_ZL14storage_matrix_76_load_reg_7167),
        .p_ZL14storage_matrix_77_load_reg_7327(p_ZL14storage_matrix_77_load_reg_7327),
        .p_ZL14storage_matrix_78_load_reg_7487(p_ZL14storage_matrix_78_load_reg_7487),
        .p_ZL14storage_matrix_79_load_reg_7647(p_ZL14storage_matrix_79_load_reg_7647),
        .p_ZL14storage_matrix_7_load_reg_7602(p_ZL14storage_matrix_7_load_reg_7602),
        .p_ZL14storage_matrix_80_load_reg_6532(p_ZL14storage_matrix_80_load_reg_6532),
        .p_ZL14storage_matrix_81_load_reg_6692(p_ZL14storage_matrix_81_load_reg_6692),
        .p_ZL14storage_matrix_82_load_reg_6852(p_ZL14storage_matrix_82_load_reg_6852),
        .p_ZL14storage_matrix_83_load_reg_7012(p_ZL14storage_matrix_83_load_reg_7012),
        .p_ZL14storage_matrix_84_load_reg_7172(p_ZL14storage_matrix_84_load_reg_7172),
        .p_ZL14storage_matrix_85_load_reg_7332(p_ZL14storage_matrix_85_load_reg_7332),
        .p_ZL14storage_matrix_86_load_reg_7492(p_ZL14storage_matrix_86_load_reg_7492),
        .p_ZL14storage_matrix_87_load_reg_7652(p_ZL14storage_matrix_87_load_reg_7652),
        .p_ZL14storage_matrix_88_load_reg_6537(p_ZL14storage_matrix_88_load_reg_6537),
        .p_ZL14storage_matrix_89_load_reg_6697(p_ZL14storage_matrix_89_load_reg_6697),
        .p_ZL14storage_matrix_8_load_reg_6487(p_ZL14storage_matrix_8_load_reg_6487),
        .p_ZL14storage_matrix_90_load_reg_6857(p_ZL14storage_matrix_90_load_reg_6857),
        .p_ZL14storage_matrix_91_load_reg_7017(p_ZL14storage_matrix_91_load_reg_7017),
        .p_ZL14storage_matrix_92_load_reg_7177(p_ZL14storage_matrix_92_load_reg_7177),
        .p_ZL14storage_matrix_93_load_reg_7337(p_ZL14storage_matrix_93_load_reg_7337),
        .p_ZL14storage_matrix_94_load_reg_7497(p_ZL14storage_matrix_94_load_reg_7497),
        .p_ZL14storage_matrix_95_load_reg_7657(p_ZL14storage_matrix_95_load_reg_7657),
        .p_ZL14storage_matrix_96_load_reg_6542(p_ZL14storage_matrix_96_load_reg_6542),
        .p_ZL14storage_matrix_97_load_reg_6702(p_ZL14storage_matrix_97_load_reg_6702),
        .p_ZL14storage_matrix_98_load_reg_6862(p_ZL14storage_matrix_98_load_reg_6862),
        .p_ZL14storage_matrix_99_load_reg_7022(p_ZL14storage_matrix_99_load_reg_7022),
        .p_ZL14storage_matrix_9_load_reg_6647(p_ZL14storage_matrix_9_load_reg_6647),
        .\q1_reg[2] (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_48),
        .\q1_reg[2]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_55),
        .\q1_reg[2]_1 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_62),
        .\q1_reg[2]_2 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_69),
        .\q1_reg[2]_3 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_76),
        .\q1_reg[2]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_83),
        .\q1_reg[2]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_90),
        .\q1_reg[2]_6 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_97),
        .\q1_reg[4] (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_47),
        .\q1_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_54),
        .\q1_reg[4]_1 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_61),
        .\q1_reg[4]_2 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_68),
        .\q1_reg[4]_3 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_75),
        .\q1_reg[4]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_82),
        .\q1_reg[4]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_89),
        .\q1_reg[4]_6 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_96),
        .ram_reg_0_31_0_6_i_1(v_V_1_U_n_10),
        .ram_reg_0_31_0_6_i_1__0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_12),
        .ram_reg_0_31_0_6_i_6(v_V_7_q1[4:0]),
        .ram_reg_0_31_0_6_i_6__0(v_V_6_q1[4:0]),
        .ram_reg_0_31_0_6_i_6__1(v_V_5_q1[4:0]),
        .ram_reg_0_31_0_6_i_6__2(v_V_4_q1[4:0]),
        .ram_reg_0_31_0_6_i_6__3(v_V_3_q1[4:0]),
        .ram_reg_0_31_0_6_i_6__4(v_V_2_q1[4:0]),
        .ram_reg_0_31_0_6_i_6__5(v_V_1_q1[4:0]),
        .ram_reg_0_31_0_6_i_6__6(v_V_q1[4:0]),
        .\threshold_V_2_reg_4036_reg[0] (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .tmp_1_reg_3093(tmp_1_reg_3093),
        .tmp_3_reg_3102(tmp_3_reg_3102),
        .\tmp_3_reg_3102_pp0_iter1_reg_reg[0]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_24),
        .tmp_4_reg_3111(tmp_4_reg_3111),
        .\tmp_4_reg_3111_pp0_iter1_reg_reg[0]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_27),
        .tmp_5_reg_3120(tmp_5_reg_3120),
        .\tmp_5_reg_3120_pp0_iter1_reg_reg[0]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_25),
        .tmp_7_reg_3129(tmp_7_reg_3129),
        .\tmp_7_reg_3129_pp0_iter1_reg_reg[0]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_26),
        .tmp_8_reg_3138(tmp_8_reg_3138),
        .\tmp_8_reg_3138_pp0_iter1_reg_reg[0]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_21),
        .tmp_9_reg_3147(tmp_9_reg_3147),
        .tmp_reg_3084(tmp_reg_3084),
        .\v_V_1_addr_reg_3170_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0),
        .\v_V_1_addr_reg_3170_reg[4]_1 (v_V_1_addr_reg_31700),
        .\v_V_2_addr_reg_3180_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0),
        .\v_V_2_addr_reg_3180_reg[4]_1 (v_V_2_addr_reg_31800),
        .\v_V_3_addr_reg_3190_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0),
        .\v_V_3_addr_reg_3190_reg[4]_1 (v_V_3_addr_reg_31900),
        .\v_V_4_addr_reg_3200_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0),
        .\v_V_4_addr_reg_3200_reg[4]_1 (v_V_4_addr_reg_32000),
        .\v_V_5_addr_reg_3210_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0),
        .\v_V_5_addr_reg_3210_reg[4]_1 (v_V_5_addr_reg_32100),
        .\v_V_6_addr_reg_3220_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0),
        .\v_V_6_addr_reg_3220_reg[4]_1 (v_V_6_addr_reg_32200),
        .\v_V_7_addr_reg_3230_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0),
        .\v_V_7_addr_reg_3230_reg[4]_1 (v_V_7_addr_reg_32300),
        .\v_V_addr_reg_3160_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0),
        .\v_V_addr_reg_3160_reg[4]_1 (v_V_addr_reg_31600),
        .\zext_ln54_reg_3072_reg[4]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_33),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6 grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068
       (.CO(icmp_ln1027_fu_4769_p2),
        .D(ap_NS_fsm[8:7]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state8,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[7] (icmp_ln48_fu_4764_p2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_8),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg_0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_9),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0),
        .has_spike_fu_616(has_spike_fu_616),
        .\has_spike_fu_616_reg[0] (grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_10),
        .\q0_reg[0] (v_V_1_U_n_10),
        .ram_reg_0_31_2_2_i_2_0(ref_timer_V_7_q1),
        .ram_reg_0_31_2_2_i_2_1(ref_timer_V_6_q1),
        .ram_reg_0_31_2_2_i_2_2(ref_timer_V_5_q1),
        .ram_reg_0_31_2_2_i_2_3(ref_timer_V_4_q1),
        .ram_reg_0_31_2_2_i_2_4(ref_timer_V_3_q1),
        .ram_reg_0_31_2_2_i_2_5(ref_timer_V_2_q1),
        .ram_reg_0_31_2_2_i_2_6(ref_timer_V_1_q1),
        .ram_reg_0_31_2_2_i_2_7(ref_timer_V_q1),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_10),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7 grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612
       (.ADDRA(v_V_address1),
        .ADDRH(v_V_address0),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .D({ap_NS_fsm[9],ap_NS_fsm[1]}),
        .E(ref_timer_V_2_ce0),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[7] (p_0_in__8),
        .\ap_CS_fsm_reg[7]_0 (p_0_in__9),
        .\ap_CS_fsm_reg[7]_1 (p_0_in__10),
        .\ap_CS_fsm_reg[7]_2 (p_0_in__11),
        .\ap_CS_fsm_reg[7]_3 (p_0_in__12),
        .\ap_CS_fsm_reg[7]_4 (p_0_in__13),
        .\ap_CS_fsm_reg[7]_5 (p_0_in__14),
        .\ap_CS_fsm_reg[7]_6 (p_0_in__15),
        .\ap_CS_fsm_reg[8] (grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_77),
        .\ap_CS_fsm_reg[9] (p_0_in__1),
        .\ap_CS_fsm_reg[9]_0 (p_0_in__2),
        .\ap_CS_fsm_reg[9]_1 (p_0_in__3),
        .\ap_CS_fsm_reg[9]_2 (p_0_in__4),
        .\ap_CS_fsm_reg[9]_3 (p_0_in__5),
        .\ap_CS_fsm_reg[9]_4 (p_0_in__6),
        .\ap_CS_fsm_reg[9]_5 (p_0_in__7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg(v_V_ce1),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID),
        .\icmp_ln1031_reg_571_reg[0]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_5),
        .\icmp_ln1031_reg_571_reg[0]_1 (threshW_reg_7767),
        .\icmp_ln1031_reg_571_reg[0]_i_10_0 (v_V_7_q1),
        .\icmp_ln1031_reg_571_reg[0]_i_10_1 (v_V_6_q1),
        .\icmp_ln1031_reg_571_reg[0]_i_10_2 (v_V_5_q1),
        .\icmp_ln1031_reg_571_reg[0]_i_10_3 (v_V_4_q1),
        .\icmp_ln1031_reg_571_reg[0]_i_10_4 (v_V_3_q1),
        .\icmp_ln1031_reg_571_reg[0]_i_10_5 (v_V_2_q1),
        .\icmp_ln1031_reg_571_reg[0]_i_10_6 (v_V_1_q1),
        .\icmp_ln1031_reg_571_reg[0]_i_10_7 (v_V_q1),
        .out_spikes_TDATA(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA),
        .out_spikes_TREADY_int_regslice(out_spikes_TREADY_int_regslice),
        .p_0_in(p_0_in__0),
        .\q0_reg[0] (grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_8),
        .\q0_reg[0]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_9),
        .\q1_reg[1] (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_23),
        .\q1_reg[1]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_28),
        .\q1_reg[1]_1 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_24),
        .\q1_reg[1]_10 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0),
        .\q1_reg[1]_11 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0),
        .\q1_reg[1]_12 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0),
        .\q1_reg[1]_13 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0),
        .\q1_reg[1]_14 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0),
        .\q1_reg[1]_15 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1),
        .\q1_reg[1]_2 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_27),
        .\q1_reg[1]_3 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_25),
        .\q1_reg[1]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_26),
        .\q1_reg[1]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_21),
        .\q1_reg[1]_6 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_22),
        .\q1_reg[1]_7 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0),
        .\q1_reg[1]_8 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0),
        .\q1_reg[1]_9 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0),
        .\q1_reg[2] (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_12),
        .\q1_reg[2]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_11),
        .\q1_reg[2]_1 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_34),
        .\q1_reg[2]_2 (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_6),
        .\q1_reg[2]_3 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_99),
        .\q1_reg[2]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_7),
        .\q1_reg[2]_5 ({grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[4],grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[2]}),
        .\q1_reg[2]_6 (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_8),
        .\q1_reg[2]_7 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_98),
        .\q1_reg[2]_8 (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_9),
        .\q1_reg[2]_9 (grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_n_10),
        .\q1_reg[6] (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .ram_reg_0_31_0_6_i_1_0(v_V_1_U_n_10),
        .ref_timer_V_address0(ref_timer_V_address0),
        .ref_timer_V_ce0(ref_timer_V_ce0),
        .\v_V_1_addr_reg_521_reg[4]_0 (v_V_2_address0),
        .\v_V_1_addr_reg_521_reg[4]_1 (v_V_4_address0),
        .\v_V_1_addr_reg_521_reg[4]_2 (v_V_6_address0),
        .\v_V_1_addr_reg_521_reg[4]_3 (v_V_7_address0),
        .\v_V_1_addr_reg_521_reg[4]_4 (v_V_5_address0),
        .\v_V_1_addr_reg_521_reg[4]_5 (v_V_3_address0),
        .\v_V_1_addr_reg_521_reg[4]_6 (v_V_1_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_77),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \has_spike_fu_616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_in_spikes_U_n_5),
        .Q(has_spike_fu_616),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \icmp_ln1031_reg_5198[0]_i_1 
       (.I0(icmp_ln1031_fu_4786_p2),
        .I1(icmp_ln48_fu_4764_p2),
        .I2(has_spike_fu_616),
        .I3(icmp_ln1027_fu_4769_p2),
        .I4(ap_CS_fsm_state4),
        .I5(\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .O(\icmp_ln1031_reg_5198[0]_i_1_n_3 ));
  FDRE \icmp_ln1031_reg_5198_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1031_reg_5198[0]_i_1_n_3 ),
        .Q(\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[0]),
        .Q(in_spike_count_read_reg_5158[0]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[10]),
        .Q(in_spike_count_read_reg_5158[10]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[11]),
        .Q(in_spike_count_read_reg_5158[11]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[12]),
        .Q(in_spike_count_read_reg_5158[12]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[13]),
        .Q(in_spike_count_read_reg_5158[13]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[14]),
        .Q(in_spike_count_read_reg_5158[14]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[15]),
        .Q(in_spike_count_read_reg_5158[15]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[16]),
        .Q(in_spike_count_read_reg_5158[16]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[17]),
        .Q(in_spike_count_read_reg_5158[17]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[18]),
        .Q(in_spike_count_read_reg_5158[18]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[19]),
        .Q(in_spike_count_read_reg_5158[19]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[1]),
        .Q(in_spike_count_read_reg_5158[1]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[20]),
        .Q(in_spike_count_read_reg_5158[20]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[21]),
        .Q(in_spike_count_read_reg_5158[21]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[22]),
        .Q(in_spike_count_read_reg_5158[22]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[23]),
        .Q(in_spike_count_read_reg_5158[23]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[24]),
        .Q(in_spike_count_read_reg_5158[24]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[25]),
        .Q(in_spike_count_read_reg_5158[25]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[26]),
        .Q(in_spike_count_read_reg_5158[26]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[27]),
        .Q(in_spike_count_read_reg_5158[27]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[28]),
        .Q(in_spike_count_read_reg_5158[28]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[29]),
        .Q(in_spike_count_read_reg_5158[29]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[2]),
        .Q(in_spike_count_read_reg_5158[2]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[30]),
        .Q(in_spike_count_read_reg_5158[30]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[31]),
        .Q(in_spike_count_read_reg_5158[31]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[3]),
        .Q(in_spike_count_read_reg_5158[3]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[4]),
        .Q(in_spike_count_read_reg_5158[4]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[5]),
        .Q(in_spike_count_read_reg_5158[5]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[6]),
        .Q(in_spike_count_read_reg_5158[6]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[7]),
        .Q(in_spike_count_read_reg_5158[7]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[8]),
        .Q(in_spike_count_read_reg_5158[8]),
        .R(1'b0));
  FDRE \in_spike_count_read_reg_5158_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_spike_count[9]),
        .Q(in_spike_count_read_reg_5158[9]),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_mul_6ns_5ns_7_1_1 mul_6ns_5ns_7_1_1_U329
       (.D(dout),
        .Q({\threshold_V_reg_4024_reg_n_3_[5] ,\threshold_V_reg_4024_reg_n_3_[4] ,\threshold_V_reg_4024_reg_n_3_[3] ,\threshold_V_reg_4024_reg_n_3_[2] ,\threshold_V_reg_4024_reg_n_3_[1] ,\threshold_V_reg_4024_reg_n_3_[0] }));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R p_ZL14storage_matrix_0_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_0_q0(p_ZL14storage_matrix_0_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3_0 (\cur_id_V_fu_604_reg[4]_rep__4_n_3 ),
        .\q0_reg[0]_i_3_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3_2 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3_3 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3_4 (\cur_id_V_fu_604_reg[6]_rep__5_n_3 ),
        .\q0_reg[0]_i_3_5 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_0_load_reg_6482_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_0_q0),
        .Q(p_ZL14storage_matrix_0_load_reg_6482),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R p_ZL14storage_matrix_100_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[1:0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_100_q0(p_ZL14storage_matrix_100_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep__4_n_3 ),
        .\q0_reg[0]_3 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_100_load_reg_7182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_100_q0),
        .Q(p_ZL14storage_matrix_100_load_reg_7182),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R p_ZL14storage_matrix_101_U
       (.Q({cur_id_V_fu_604[4:3],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_101_q0(p_ZL14storage_matrix_101_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__132_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__132_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__132_2 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__132_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__132_4 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_101_load_reg_7342_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_101_q0),
        .Q(p_ZL14storage_matrix_101_load_reg_7342),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R p_ZL14storage_matrix_102_U
       (.Q({cur_id_V_fu_604[7:6],cur_id_V_fu_604[4]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_102_q0(p_ZL14storage_matrix_102_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__156_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__156_1 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__156_2 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_102_load_reg_7502_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_102_q0),
        .Q(p_ZL14storage_matrix_102_load_reg_7502),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R p_ZL14storage_matrix_103_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_103_q0(p_ZL14storage_matrix_103_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__180_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__180_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__180_2 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__180_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__180_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__180_5 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_103_load_reg_7662_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_103_q0),
        .Q(p_ZL14storage_matrix_103_load_reg_7662),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R p_ZL14storage_matrix_104_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_104_q0(p_ZL14storage_matrix_104_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__11_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__11_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__11_2 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__11_3 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__11_4 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__11_5 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_104_load_reg_6547_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_104_q0),
        .Q(p_ZL14storage_matrix_104_load_reg_6547),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R p_ZL14storage_matrix_105_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 ,cur_id_V_fu_604[1]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_105_q0(p_ZL14storage_matrix_105_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[0]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_105_load_reg_6707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_105_q0),
        .Q(p_ZL14storage_matrix_105_load_reg_6707),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R p_ZL14storage_matrix_106_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 ,cur_id_V_fu_604[1]}),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_106_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__4_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_106_load_reg_6867_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_106_U_n_3),
        .Q(p_ZL14storage_matrix_106_load_reg_6867),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R p_ZL14storage_matrix_107_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_107_q0(p_ZL14storage_matrix_107_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__89_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__89_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__89_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__89_3 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__89_4 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__89_5 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_107_load_reg_7027_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_107_q0),
        .Q(p_ZL14storage_matrix_107_load_reg_7027),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R p_ZL14storage_matrix_108_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[1:0]}),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_108_q0(p_ZL14storage_matrix_108_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__4_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_4 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_108_load_reg_7187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_108_q0),
        .Q(p_ZL14storage_matrix_108_load_reg_7187),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R p_ZL14storage_matrix_109_U
       (.Q({cur_id_V_fu_604[4:3],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_109_q0(p_ZL14storage_matrix_109_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__133_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__133_1 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__133_2 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__133_3 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_109_load_reg_7347_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_109_q0),
        .Q(p_ZL14storage_matrix_109_load_reg_7347),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R p_ZL14storage_matrix_10_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_10_q0(p_ZL14storage_matrix_10_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__53_0 (\cur_id_V_fu_604_reg[1]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__53_1 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__53_2 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__53_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__53_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__53_5 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_10_load_reg_6807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_10_q0),
        .Q(p_ZL14storage_matrix_10_load_reg_6807),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R p_ZL14storage_matrix_110_U
       (.Q(cur_id_V_fu_604[4]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_110_q0(p_ZL14storage_matrix_110_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_110_load_reg_7507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_110_q0),
        .Q(p_ZL14storage_matrix_110_load_reg_7507),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R p_ZL14storage_matrix_111_U
       (.Q({cur_id_V_fu_604[6],cur_id_V_fu_604[1]}),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_111_q0(p_ZL14storage_matrix_111_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__181_0 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__181_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_2__181_2 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_111_load_reg_7667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_111_q0),
        .Q(p_ZL14storage_matrix_111_load_reg_7667),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R p_ZL14storage_matrix_112_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_112_q0(p_ZL14storage_matrix_112_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__12_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__12_1 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__12_2 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__12_3 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__12_4 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__12_5 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_112_load_reg_6552_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_112_q0),
        .Q(p_ZL14storage_matrix_112_load_reg_6552),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R p_ZL14storage_matrix_113_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_113_q0(p_ZL14storage_matrix_113_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__39_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__39_1 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__39_2 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__39_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__39_4 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_113_load_reg_6712_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_113_q0),
        .Q(p_ZL14storage_matrix_113_load_reg_6712),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R p_ZL14storage_matrix_114_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_114_q0(p_ZL14storage_matrix_114_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__4_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__61_0 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__61_1 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__61_2 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__61_3 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__61_4 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_114_load_reg_6872_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_114_q0),
        .Q(p_ZL14storage_matrix_114_load_reg_6872),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R p_ZL14storage_matrix_115_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_115_q0(p_ZL14storage_matrix_115_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__90_0 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__90_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__90_2 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__90_3 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__90_4 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__90_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_115_load_reg_7032_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_115_q0),
        .Q(p_ZL14storage_matrix_115_load_reg_7032),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R p_ZL14storage_matrix_116_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[1:0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_116_q0(p_ZL14storage_matrix_116_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep__4_n_3 ),
        .\q0_reg[0]_3 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_116_load_reg_7192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_116_q0),
        .Q(p_ZL14storage_matrix_116_load_reg_7192),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R p_ZL14storage_matrix_117_U
       (.Q({cur_id_V_fu_604[4:3],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_117_q0(p_ZL14storage_matrix_117_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__134_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__134_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__134_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__134_3 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_117_load_reg_7352_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_117_q0),
        .Q(p_ZL14storage_matrix_117_load_reg_7352),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R p_ZL14storage_matrix_118_U
       (.Q({cur_id_V_fu_604[7:6],cur_id_V_fu_604[4]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_118_q0(p_ZL14storage_matrix_118_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__157_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__157_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__157_2 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__157_3 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_118_load_reg_7512_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_118_q0),
        .Q(p_ZL14storage_matrix_118_load_reg_7512),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R p_ZL14storage_matrix_119_U
       (.Q({cur_id_V_fu_604[6],cur_id_V_fu_604[1]}),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_119_q0(p_ZL14storage_matrix_119_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__182_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_3__182_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__182_2 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__182_3 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_119_load_reg_7672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_119_q0),
        .Q(p_ZL14storage_matrix_119_load_reg_7672),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R p_ZL14storage_matrix_11_U
       (.Q(cur_id_V_fu_604[5]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_11_q0(p_ZL14storage_matrix_11_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__78_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__78_1 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__78_2 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__78_3 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__78_4 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_11_load_reg_6967_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_11_q0),
        .Q(p_ZL14storage_matrix_11_load_reg_6967),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R p_ZL14storage_matrix_120_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_120_q0(p_ZL14storage_matrix_120_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__13_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__13_1 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__13_2 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__13_3 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__13_4 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__13_5 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_120_load_reg_6557_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_120_q0),
        .Q(p_ZL14storage_matrix_120_load_reg_6557),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R p_ZL14storage_matrix_121_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_121_q0(p_ZL14storage_matrix_121_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__40_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__40_1 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__40_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__40_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__40_4 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__40_5 (\cur_id_V_fu_604_reg[3]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_121_load_reg_6717_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_121_q0),
        .Q(p_ZL14storage_matrix_121_load_reg_6717),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R p_ZL14storage_matrix_122_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_122_q0(p_ZL14storage_matrix_122_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__62_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__62_1 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__62_2 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__62_3 (\cur_id_V_fu_604_reg[5]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__62_4 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__62_5 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_122_load_reg_6877_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_122_q0),
        .Q(p_ZL14storage_matrix_122_load_reg_6877),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R p_ZL14storage_matrix_123_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_123_q0(p_ZL14storage_matrix_123_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__91_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__91_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__91_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__91_3 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__91_4 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__91_5 (\cur_id_V_fu_604_reg[0]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_123_load_reg_7037_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_123_q0),
        .Q(p_ZL14storage_matrix_123_load_reg_7037),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R p_ZL14storage_matrix_124_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[1:0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_124_q0(p_ZL14storage_matrix_124_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__108_0 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__108_1 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__108_2 (\cur_id_V_fu_604_reg[3]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__108_3 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__108_4 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_124_load_reg_7197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_124_q0),
        .Q(p_ZL14storage_matrix_124_load_reg_7197),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R p_ZL14storage_matrix_125_U
       (.Q({cur_id_V_fu_604[7],cur_id_V_fu_604[4:3],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_125_q0(p_ZL14storage_matrix_125_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__135_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__135_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__135_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__135_3 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_125_load_reg_7357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_125_q0),
        .Q(p_ZL14storage_matrix_125_load_reg_7357),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R p_ZL14storage_matrix_126_U
       (.Q(cur_id_V_fu_604[4]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_126_q0(p_ZL14storage_matrix_126_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__158_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__158_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__158_2 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__158_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__158_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__158_5 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_126_load_reg_7517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_126_q0),
        .Q(p_ZL14storage_matrix_126_load_reg_7517),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R p_ZL14storage_matrix_127_U
       (.Q({cur_id_V_fu_604[7:6],cur_id_V_fu_604[1]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_127_q0(p_ZL14storage_matrix_127_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__183_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__183_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__183_2 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__183_3 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_127_load_reg_7677_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_127_q0),
        .Q(p_ZL14storage_matrix_127_load_reg_7677),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R p_ZL14storage_matrix_128_U
       (.Q(ap_CS_fsm_state4),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_128_q0(p_ZL14storage_matrix_128_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__14_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__14_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__14_2 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__14_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__14_4 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__14_5 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_128_load_reg_6562_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_128_q0),
        .Q(p_ZL14storage_matrix_128_load_reg_6562),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R p_ZL14storage_matrix_129_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3],cur_id_V_fu_604[1:0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_129_q0(p_ZL14storage_matrix_129_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__41_0 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__41_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_2__41_2 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__41_3 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_129_load_reg_6722_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_129_q0),
        .Q(p_ZL14storage_matrix_129_load_reg_6722),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R p_ZL14storage_matrix_12_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_12_U_n_3),
        .\q0_reg[0]_1 (cur_id_V_fu_604[1:0]),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_12_load_reg_7127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_12_U_n_3),
        .Q(p_ZL14storage_matrix_12_load_reg_7127),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R p_ZL14storage_matrix_130_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_130_q0(p_ZL14storage_matrix_130_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__63_0 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__63_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__63_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__63_3 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__63_4 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__63_5 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_130_load_reg_6882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_130_q0),
        .Q(p_ZL14storage_matrix_130_load_reg_6882),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R p_ZL14storage_matrix_131_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_131_U_n_3),
        .\q0_reg[0]_1 ({cur_id_V_fu_604[2],cur_id_V_fu_604[0]}),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_131_load_reg_7042_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_131_U_n_3),
        .Q(p_ZL14storage_matrix_131_load_reg_7042),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R p_ZL14storage_matrix_132_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_132_q0(p_ZL14storage_matrix_132_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__109_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__109_1 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__109_2 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__109_3 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__109_4 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__109_5 (\cur_id_V_fu_604_reg[3]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_132_load_reg_7202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_132_q0),
        .Q(p_ZL14storage_matrix_132_load_reg_7202),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R p_ZL14storage_matrix_133_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_133_q0(p_ZL14storage_matrix_133_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__136_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__136_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__136_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__136_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__136_4 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__136_5 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_133_load_reg_7362_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_133_q0),
        .Q(p_ZL14storage_matrix_133_load_reg_7362),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R p_ZL14storage_matrix_134_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_134_q0(p_ZL14storage_matrix_134_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__159_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__159_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_2__159_2 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__159_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__159_4 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__159_5 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_134_load_reg_7522_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_134_q0),
        .Q(p_ZL14storage_matrix_134_load_reg_7522),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R p_ZL14storage_matrix_135_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_135_q0(p_ZL14storage_matrix_135_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__184_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__184_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__184_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__184_3 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__184_4 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__184_5 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_135_load_reg_7682_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_135_q0),
        .Q(p_ZL14storage_matrix_135_load_reg_7682),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R p_ZL14storage_matrix_136_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_136_q0(p_ZL14storage_matrix_136_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__15_0 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__15_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__15_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__15_3 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__15_4 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__15_5 (\cur_id_V_fu_604_reg[2]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_136_load_reg_6567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_136_q0),
        .Q(p_ZL14storage_matrix_136_load_reg_6567),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R p_ZL14storage_matrix_137_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3],cur_id_V_fu_604[1:0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_137_q0(p_ZL14storage_matrix_137_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_137_load_reg_6727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_137_q0),
        .Q(p_ZL14storage_matrix_137_load_reg_6727),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R p_ZL14storage_matrix_138_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_138_q0(p_ZL14storage_matrix_138_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__64_0 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__64_1 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__64_2 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__64_3 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__64_4 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__64_5 (\cur_id_V_fu_604_reg[2]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_138_load_reg_6887_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_138_q0),
        .Q(p_ZL14storage_matrix_138_load_reg_6887),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R p_ZL14storage_matrix_139_U
       (.Q({cur_id_V_fu_604[2],cur_id_V_fu_604[0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_139_q0(p_ZL14storage_matrix_139_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_4 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_139_load_reg_7047_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_139_q0),
        .Q(p_ZL14storage_matrix_139_load_reg_7047),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R p_ZL14storage_matrix_13_U
       (.Q(cur_id_V_fu_604[5:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_13_q0(p_ZL14storage_matrix_13_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__124_0 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__124_1 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_13_load_reg_7287_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_13_q0),
        .Q(p_ZL14storage_matrix_13_load_reg_7287),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R p_ZL14storage_matrix_140_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_140_q0(p_ZL14storage_matrix_140_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__110_0 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__110_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__110_2 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__110_3 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__110_4 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__110_5 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_140_load_reg_7207_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_140_q0),
        .Q(p_ZL14storage_matrix_140_load_reg_7207),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R p_ZL14storage_matrix_141_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_141_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_4 (cur_id_V_fu_604[0]),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_141_load_reg_7367_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_141_U_n_3),
        .Q(p_ZL14storage_matrix_141_load_reg_7367),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R p_ZL14storage_matrix_142_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_142_q0(p_ZL14storage_matrix_142_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__160_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__160_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__160_2 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__160_3 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_142_load_reg_7527_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_142_q0),
        .Q(p_ZL14storage_matrix_142_load_reg_7527),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R p_ZL14storage_matrix_143_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_143_q0(p_ZL14storage_matrix_143_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__185_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__185_1 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__185_2 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__185_3 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__185_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__185_5 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_143_load_reg_7687_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_143_q0),
        .Q(p_ZL14storage_matrix_143_load_reg_7687),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R p_ZL14storage_matrix_144_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_144_q0(p_ZL14storage_matrix_144_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__16_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__16_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__16_2 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__16_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__16_4 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__16_5 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_144_load_reg_6572_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_144_q0),
        .Q(p_ZL14storage_matrix_144_load_reg_6572),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R p_ZL14storage_matrix_145_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3],cur_id_V_fu_604[1:0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_145_q0(p_ZL14storage_matrix_145_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__42_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_3__42_1 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__42_2 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__42_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_145_load_reg_6732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_145_q0),
        .Q(p_ZL14storage_matrix_145_load_reg_6732),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R p_ZL14storage_matrix_146_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_146_q0(p_ZL14storage_matrix_146_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__65_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__65_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__65_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__65_3 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__65_4 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__65_5 (\cur_id_V_fu_604_reg[5]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_146_load_reg_6892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_146_q0),
        .Q(p_ZL14storage_matrix_146_load_reg_6892),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R p_ZL14storage_matrix_147_U
       (.Q({cur_id_V_fu_604[2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_147_q0(p_ZL14storage_matrix_147_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__92_0 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__92_1 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__92_2 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__92_3 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__92_4 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_147_load_reg_7052_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_147_q0),
        .Q(p_ZL14storage_matrix_147_load_reg_7052),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R p_ZL14storage_matrix_148_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_148_q0(p_ZL14storage_matrix_148_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__111_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__111_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__111_2 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__111_3 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__111_4 (\cur_id_V_fu_604_reg[3]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_148_load_reg_7212_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_148_q0),
        .Q(p_ZL14storage_matrix_148_load_reg_7212),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R p_ZL14storage_matrix_149_U
       (.Q(cur_id_V_fu_604[0]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_149_q0(p_ZL14storage_matrix_149_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_149_load_reg_7372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_149_q0),
        .Q(p_ZL14storage_matrix_149_load_reg_7372),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R p_ZL14storage_matrix_14_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_14_q0(p_ZL14storage_matrix_14_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__148_0 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__148_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__148_2 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__148_3 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__148_4 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__148_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_14_load_reg_7447_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_14_q0),
        .Q(p_ZL14storage_matrix_14_load_reg_7447),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R p_ZL14storage_matrix_150_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_150_q0(p_ZL14storage_matrix_150_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__161_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__161_1 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__161_2 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__161_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__161_4 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__161_5 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_150_load_reg_7532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_150_q0),
        .Q(p_ZL14storage_matrix_150_load_reg_7532),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R p_ZL14storage_matrix_151_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_151_q0(p_ZL14storage_matrix_151_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__186_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__186_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__186_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__186_3 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_151_load_reg_7692_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_151_q0),
        .Q(p_ZL14storage_matrix_151_load_reg_7692),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R p_ZL14storage_matrix_152_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_152_q0(p_ZL14storage_matrix_152_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_152_load_reg_6577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_152_q0),
        .Q(p_ZL14storage_matrix_152_load_reg_6577),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R p_ZL14storage_matrix_153_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3],cur_id_V_fu_604[1:0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_153_q0(p_ZL14storage_matrix_153_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__43_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__43_1 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__43_2 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__43_3 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_153_load_reg_6737_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_153_q0),
        .Q(p_ZL14storage_matrix_153_load_reg_6737),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R p_ZL14storage_matrix_154_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_154_q0(p_ZL14storage_matrix_154_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__66_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__66_1 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__66_2 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__66_3 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__66_4 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__66_5 (\cur_id_V_fu_604_reg[1]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_154_load_reg_6897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_154_q0),
        .Q(p_ZL14storage_matrix_154_load_reg_6897),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R p_ZL14storage_matrix_155_U
       (.Q({cur_id_V_fu_604[2],cur_id_V_fu_604[0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_155_q0(p_ZL14storage_matrix_155_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_4 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_155_load_reg_7057_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_155_q0),
        .Q(p_ZL14storage_matrix_155_load_reg_7057),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R p_ZL14storage_matrix_156_U
       (.Q(cur_id_V_fu_604[1]),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_156_q0(p_ZL14storage_matrix_156_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__112_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__112_1 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__112_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__112_3 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__112_4 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__112_5 (\cur_id_V_fu_604_reg[0]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_156_load_reg_7217_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_156_q0),
        .Q(p_ZL14storage_matrix_156_load_reg_7217),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R p_ZL14storage_matrix_157_U
       (.Q({cur_id_V_fu_604[7],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_157_q0(p_ZL14storage_matrix_157_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__137_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__137_1 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__137_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__137_3 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__137_4 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_157_load_reg_7377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_157_q0),
        .Q(p_ZL14storage_matrix_157_load_reg_7377),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R p_ZL14storage_matrix_158_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_158_q0(p_ZL14storage_matrix_158_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__162_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__162_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__162_2 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__162_3 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__162_4 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_3__162_5 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_158_load_reg_7537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_158_q0),
        .Q(p_ZL14storage_matrix_158_load_reg_7537),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R p_ZL14storage_matrix_159_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_159_q0(p_ZL14storage_matrix_159_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__187_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__187_1 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__187_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__187_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__187_4 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__187_5 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_159_load_reg_7697_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_159_q0),
        .Q(p_ZL14storage_matrix_159_load_reg_7697),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R p_ZL14storage_matrix_15_U
       (.Q({cur_id_V_fu_604[7:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_15_q0(p_ZL14storage_matrix_15_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__173_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_15_load_reg_7607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_15_q0),
        .Q(p_ZL14storage_matrix_15_load_reg_7607),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R p_ZL14storage_matrix_160_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_160_q0(p_ZL14storage_matrix_160_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_160_load_reg_6582_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_160_q0),
        .Q(p_ZL14storage_matrix_160_load_reg_6582),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R p_ZL14storage_matrix_161_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_161_U_n_3),
        .\q0_reg[0]_1 ({cur_id_V_fu_604[5],cur_id_V_fu_604[3],cur_id_V_fu_604[1:0]}),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[2]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_161_load_reg_6742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_161_U_n_3),
        .Q(p_ZL14storage_matrix_161_load_reg_6742),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R p_ZL14storage_matrix_162_U
       (.Q(ap_CS_fsm_state4),
        .address0(\cur_id_V_fu_604_reg[6]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_162_q0(p_ZL14storage_matrix_162_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__67_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__67_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__67_2 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__67_3 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__67_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__67_5 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_162_load_reg_6902_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_162_q0),
        .Q(p_ZL14storage_matrix_162_load_reg_6902),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R p_ZL14storage_matrix_163_U
       (.Q({cur_id_V_fu_604[2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_163_q0(p_ZL14storage_matrix_163_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__93_0 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__93_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_3__93_2 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__93_3 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__93_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_163_load_reg_7062_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_163_q0),
        .Q(p_ZL14storage_matrix_163_load_reg_7062),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R p_ZL14storage_matrix_164_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_164_q0(p_ZL14storage_matrix_164_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__113_0 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__113_1 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__113_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__113_3 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__113_4 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__113_5 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_164_load_reg_7222_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_164_q0),
        .Q(p_ZL14storage_matrix_164_load_reg_7222),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R p_ZL14storage_matrix_165_U
       (.Q({cur_id_V_fu_604[7:6],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_165_q0(p_ZL14storage_matrix_165_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__138_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__138_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__138_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_165_load_reg_7382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_165_q0),
        .Q(p_ZL14storage_matrix_165_load_reg_7382),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R p_ZL14storage_matrix_166_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_166_q0(p_ZL14storage_matrix_166_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_166_load_reg_7542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_166_q0),
        .Q(p_ZL14storage_matrix_166_load_reg_7542),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R p_ZL14storage_matrix_167_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_167_q0(p_ZL14storage_matrix_167_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__188_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__188_1 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__188_2 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__188_3 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_167_load_reg_7702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_167_q0),
        .Q(p_ZL14storage_matrix_167_load_reg_7702),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R p_ZL14storage_matrix_168_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_168_q0(p_ZL14storage_matrix_168_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__17_0 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__17_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__17_2 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__17_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__17_4 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__17_5 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_168_load_reg_6587_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_168_q0),
        .Q(p_ZL14storage_matrix_168_load_reg_6587),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R p_ZL14storage_matrix_169_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3],cur_id_V_fu_604[1:0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_169_q0(p_ZL14storage_matrix_169_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__44_0 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__44_1 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__44_2 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_169_load_reg_6747_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_169_q0),
        .Q(p_ZL14storage_matrix_169_load_reg_6747),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R p_ZL14storage_matrix_16_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_16_q0(p_ZL14storage_matrix_16_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__4_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__1_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__1_1 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__1_2 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__1_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__1_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__1_5 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_16_load_reg_6492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_16_q0),
        .Q(p_ZL14storage_matrix_16_load_reg_6492),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R p_ZL14storage_matrix_170_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_170_q0(p_ZL14storage_matrix_170_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__68_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__68_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__68_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__68_3 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__68_4 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__68_5 (\cur_id_V_fu_604_reg[5]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_170_load_reg_6907_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_170_q0),
        .Q(p_ZL14storage_matrix_170_load_reg_6907),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R p_ZL14storage_matrix_171_U
       (.Q({cur_id_V_fu_604[2],cur_id_V_fu_604[0]}),
        .address0(\cur_id_V_fu_604_reg[6]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_171_q0(p_ZL14storage_matrix_171_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__94_0 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__94_1 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__94_2 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__94_3 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_3__94_4 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_171_load_reg_7067_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_171_q0),
        .Q(p_ZL14storage_matrix_171_load_reg_7067),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R p_ZL14storage_matrix_172_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_172_q0(p_ZL14storage_matrix_172_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__114_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__114_1 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__114_2 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__114_3 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__114_4 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__114_5 (\cur_id_V_fu_604_reg[3]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_172_load_reg_7227_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_172_q0),
        .Q(p_ZL14storage_matrix_172_load_reg_7227),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R p_ZL14storage_matrix_173_U
       (.Q(cur_id_V_fu_604[0]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_173_q0(p_ZL14storage_matrix_173_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_173_load_reg_7387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_173_q0),
        .Q(p_ZL14storage_matrix_173_load_reg_7387),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R p_ZL14storage_matrix_174_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_174_q0(p_ZL14storage_matrix_174_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__163_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__163_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__163_2 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__163_3 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__163_4 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__163_5 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_174_load_reg_7547_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_174_q0),
        .Q(p_ZL14storage_matrix_174_load_reg_7547),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R p_ZL14storage_matrix_175_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_175_q0(p_ZL14storage_matrix_175_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__189_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__189_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__189_2 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__189_3 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_175_load_reg_7707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_175_q0),
        .Q(p_ZL14storage_matrix_175_load_reg_7707),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R p_ZL14storage_matrix_176_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_176_q0(p_ZL14storage_matrix_176_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__18_0 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__18_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__18_2 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__18_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__18_4 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__18_5 (\cur_id_V_fu_604_reg[2]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_176_load_reg_6592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_176_q0),
        .Q(p_ZL14storage_matrix_176_load_reg_6592),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R p_ZL14storage_matrix_177_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_177_U_n_3),
        .\q0_reg[0]_1 ({cur_id_V_fu_604[5],cur_id_V_fu_604[3],cur_id_V_fu_604[1:0]}),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[2]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_177_load_reg_6752_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_177_U_n_3),
        .Q(p_ZL14storage_matrix_177_load_reg_6752),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R p_ZL14storage_matrix_178_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_178_q0(p_ZL14storage_matrix_178_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[1]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_178_load_reg_6912_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_178_q0),
        .Q(p_ZL14storage_matrix_178_load_reg_6912),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R p_ZL14storage_matrix_179_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_179_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_3 ({cur_id_V_fu_604[2],cur_id_V_fu_604[0]}),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_179_load_reg_7072_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_179_U_n_3),
        .Q(p_ZL14storage_matrix_179_load_reg_7072),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R p_ZL14storage_matrix_17_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_17_q0(p_ZL14storage_matrix_17_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__29_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__29_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__29_2 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__29_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__29_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__29_5 (\cur_id_V_fu_604_reg[5]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_17_load_reg_6652_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_17_q0),
        .Q(p_ZL14storage_matrix_17_load_reg_6652),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R p_ZL14storage_matrix_180_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_180_q0(p_ZL14storage_matrix_180_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__115_0 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__115_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__115_2 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__115_3 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__115_4 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__115_5 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_180_load_reg_7232_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_180_q0),
        .Q(p_ZL14storage_matrix_180_load_reg_7232),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R p_ZL14storage_matrix_181_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_181_q0(p_ZL14storage_matrix_181_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__139_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__139_1 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__139_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__139_3 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__139_4 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_181_load_reg_7392_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_181_q0),
        .Q(p_ZL14storage_matrix_181_load_reg_7392),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R p_ZL14storage_matrix_182_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_182_q0(p_ZL14storage_matrix_182_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__164_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__164_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__164_2 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__164_3 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_2__164_4 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__164_5 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_182_load_reg_7552_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_182_q0),
        .Q(p_ZL14storage_matrix_182_load_reg_7552),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R p_ZL14storage_matrix_183_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_183_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_183_load_reg_7712_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_183_U_n_3),
        .Q(p_ZL14storage_matrix_183_load_reg_7712),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R p_ZL14storage_matrix_184_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_184_q0(p_ZL14storage_matrix_184_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__19_0 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__19_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__19_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__19_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__19_4 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__19_5 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_184_load_reg_6597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_184_q0),
        .Q(p_ZL14storage_matrix_184_load_reg_6597),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R p_ZL14storage_matrix_185_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3],cur_id_V_fu_604[1:0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_185_q0(p_ZL14storage_matrix_185_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__45_0 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__45_1 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__45_2 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_185_load_reg_6757_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_185_q0),
        .Q(p_ZL14storage_matrix_185_load_reg_6757),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R p_ZL14storage_matrix_186_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_186_q0(p_ZL14storage_matrix_186_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__69_0 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__69_1 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__69_2 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__69_3 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__69_4 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__69_5 (\cur_id_V_fu_604_reg[1]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_186_load_reg_6917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_186_q0),
        .Q(p_ZL14storage_matrix_186_load_reg_6917),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R p_ZL14storage_matrix_187_U
       (.Q({cur_id_V_fu_604[2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_187_q0(p_ZL14storage_matrix_187_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__95_0 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__95_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__95_2 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__95_3 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__95_4 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_187_load_reg_7077_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_187_q0),
        .Q(p_ZL14storage_matrix_187_load_reg_7077),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R p_ZL14storage_matrix_188_U
       (.Q(cur_id_V_fu_604[1]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_188_q0(p_ZL14storage_matrix_188_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_188_load_reg_7237_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_188_q0),
        .Q(p_ZL14storage_matrix_188_load_reg_7237),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R p_ZL14storage_matrix_189_U
       (.Q({cur_id_V_fu_604[7:6],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_189_q0(p_ZL14storage_matrix_189_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__140_0 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__140_1 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__140_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__140_3 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_189_load_reg_7397_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_189_q0),
        .Q(p_ZL14storage_matrix_189_load_reg_7397),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R p_ZL14storage_matrix_18_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_18_q0(p_ZL14storage_matrix_18_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[1]_rep__2_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_18_load_reg_6812_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_18_q0),
        .Q(p_ZL14storage_matrix_18_load_reg_6812),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R p_ZL14storage_matrix_190_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_190_q0(p_ZL14storage_matrix_190_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__165_0 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__165_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_2__165_2 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__165_3 (\cur_id_V_fu_604_reg[1]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_190_load_reg_7557_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_190_q0),
        .Q(p_ZL14storage_matrix_190_load_reg_7557),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R p_ZL14storage_matrix_191_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_191_q0(p_ZL14storage_matrix_191_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__190_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__190_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__190_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__190_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__190_4 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__190_5 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_191_load_reg_7717_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_191_q0),
        .Q(p_ZL14storage_matrix_191_load_reg_7717),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R p_ZL14storage_matrix_192_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_192_q0(p_ZL14storage_matrix_192_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__20_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__20_1 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__20_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__20_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__20_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__20_5 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_192_load_reg_6602_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_192_q0),
        .Q(p_ZL14storage_matrix_192_load_reg_6602),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R p_ZL14storage_matrix_193_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_193_q0(p_ZL14storage_matrix_193_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_193_load_reg_6762_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_193_q0),
        .Q(p_ZL14storage_matrix_193_load_reg_6762),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R p_ZL14storage_matrix_194_U
       (.Q(cur_id_V_fu_604[2]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_194_q0(p_ZL14storage_matrix_194_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__70_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__70_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__70_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__70_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__70_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__70_5 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_194_load_reg_6922_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_194_q0),
        .Q(p_ZL14storage_matrix_194_load_reg_6922),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R p_ZL14storage_matrix_195_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_195_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_2 ({cur_id_V_fu_604[4],cur_id_V_fu_604[2]}),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_195_load_reg_7082_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_195_U_n_3),
        .Q(p_ZL14storage_matrix_195_load_reg_7082),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R p_ZL14storage_matrix_196_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_196_q0(p_ZL14storage_matrix_196_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__116_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__116_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__116_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__116_3 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__116_4 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__116_5 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_196_load_reg_7242_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_196_q0),
        .Q(p_ZL14storage_matrix_196_load_reg_7242),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R p_ZL14storage_matrix_197_U
       (.Q({cur_id_V_fu_604[7:5],cur_id_V_fu_604[3:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_197_q0(p_ZL14storage_matrix_197_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__141_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_197_load_reg_7402_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_197_q0),
        .Q(p_ZL14storage_matrix_197_load_reg_7402),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R p_ZL14storage_matrix_198_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_198_q0(p_ZL14storage_matrix_198_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__166_0 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__166_1 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__166_2 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__166_3 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__166_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__166_5 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_198_load_reg_7562_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_198_q0),
        .Q(p_ZL14storage_matrix_198_load_reg_7562),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R p_ZL14storage_matrix_199_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_199_q0(p_ZL14storage_matrix_199_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__191_0 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__191_1 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__191_2 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__191_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__191_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__191_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_199_load_reg_7722_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_199_q0),
        .Q(p_ZL14storage_matrix_199_load_reg_7722),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R p_ZL14storage_matrix_19_U
       (.Q(cur_id_V_fu_604[5]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_19_q0(p_ZL14storage_matrix_19_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__79_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__79_1 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__79_2 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__79_3 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__79_4 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_19_load_reg_6972_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_19_q0),
        .Q(p_ZL14storage_matrix_19_load_reg_6972),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R p_ZL14storage_matrix_1_U
       (.Q(ap_CS_fsm_state4),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_1_q0(p_ZL14storage_matrix_1_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__27_0 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__27_1 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__27_2 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__27_3 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__27_4 (\cur_id_V_fu_604_reg[1]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_1_load_reg_6642_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_1_q0),
        .Q(p_ZL14storage_matrix_1_load_reg_6642),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R p_ZL14storage_matrix_200_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_200_q0(p_ZL14storage_matrix_200_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__21_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__21_1 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__21_2 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__21_3 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__21_4 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__21_5 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_200_load_reg_6607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_200_q0),
        .Q(p_ZL14storage_matrix_200_load_reg_6607),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R p_ZL14storage_matrix_201_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_201_q0(p_ZL14storage_matrix_201_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__46_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__46_1 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__46_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__46_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__46_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__46_5 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_201_load_reg_6767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_201_q0),
        .Q(p_ZL14storage_matrix_201_load_reg_6767),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R p_ZL14storage_matrix_202_U
       (.Q(cur_id_V_fu_604[2]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_202_q0(p_ZL14storage_matrix_202_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__71_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__71_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__71_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__71_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__71_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__71_5 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_202_load_reg_6927_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_202_q0),
        .Q(p_ZL14storage_matrix_202_load_reg_6927),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R p_ZL14storage_matrix_203_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[2]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_203_q0(p_ZL14storage_matrix_203_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__96_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__96_1 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__96_2 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__96_3 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__96_4 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_203_load_reg_7087_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_203_q0),
        .Q(p_ZL14storage_matrix_203_load_reg_7087),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R p_ZL14storage_matrix_204_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_204_q0(p_ZL14storage_matrix_204_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__117_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__117_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__117_2 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__117_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__117_4 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__117_5 (\cur_id_V_fu_604_reg[6]_rep__5_n_3 ));
  FDRE \p_ZL14storage_matrix_204_load_reg_7247_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_204_q0),
        .Q(p_ZL14storage_matrix_204_load_reg_7247),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R p_ZL14storage_matrix_205_U
       (.Q({cur_id_V_fu_604[7:5],cur_id_V_fu_604[3:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_205_q0(p_ZL14storage_matrix_205_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__142_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_205_load_reg_7407_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_205_q0),
        .Q(p_ZL14storage_matrix_205_load_reg_7407),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R p_ZL14storage_matrix_206_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_206_q0(p_ZL14storage_matrix_206_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_206_load_reg_7567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_206_q0),
        .Q(p_ZL14storage_matrix_206_load_reg_7567),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R p_ZL14storage_matrix_207_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_207_q0(p_ZL14storage_matrix_207_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__192_0 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__192_1 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__192_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__192_3 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__192_4 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__192_5 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_207_load_reg_7727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_207_q0),
        .Q(p_ZL14storage_matrix_207_load_reg_7727),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R p_ZL14storage_matrix_208_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_208_q0(p_ZL14storage_matrix_208_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__22_0 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__22_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__22_2 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__22_3 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__22_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__22_5 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_208_load_reg_6612_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_208_q0),
        .Q(p_ZL14storage_matrix_208_load_reg_6612),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R p_ZL14storage_matrix_209_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_209_q0(p_ZL14storage_matrix_209_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__47_0 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__47_1 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__47_2 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__47_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__47_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__47_5 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_209_load_reg_6772_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_209_q0),
        .Q(p_ZL14storage_matrix_209_load_reg_6772),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R p_ZL14storage_matrix_20_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_20_U_n_3),
        .\q0_reg[0]_1 (cur_id_V_fu_604[1:0]),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_20_load_reg_7132_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_20_U_n_3),
        .Q(p_ZL14storage_matrix_20_load_reg_7132),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R p_ZL14storage_matrix_210_U
       (.Q(cur_id_V_fu_604[2]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_210_q0(p_ZL14storage_matrix_210_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__72_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__72_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__72_2 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__72_3 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__72_4 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_210_load_reg_6932_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_210_q0),
        .Q(p_ZL14storage_matrix_210_load_reg_6932),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R p_ZL14storage_matrix_211_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[2]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_211_q0(p_ZL14storage_matrix_211_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__97_0 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__97_1 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__97_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__97_3 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_211_load_reg_7092_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_211_q0),
        .Q(p_ZL14storage_matrix_211_load_reg_7092),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R p_ZL14storage_matrix_212_U
       (.Q(ap_CS_fsm_state4),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_212_q0(p_ZL14storage_matrix_212_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__118_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__118_1 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__118_2 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__118_3 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__118_4 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__118_5 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_212_load_reg_7252_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_212_q0),
        .Q(p_ZL14storage_matrix_212_load_reg_7252),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R p_ZL14storage_matrix_213_U
       (.Q({cur_id_V_fu_604[7:5],cur_id_V_fu_604[3:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_213_q0(p_ZL14storage_matrix_213_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__143_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_213_load_reg_7412_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_213_q0),
        .Q(p_ZL14storage_matrix_213_load_reg_7412),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R p_ZL14storage_matrix_214_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_214_q0(p_ZL14storage_matrix_214_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__167_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__167_1 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__167_2 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__167_3 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__167_4 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__167_5 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_214_load_reg_7572_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_214_q0),
        .Q(p_ZL14storage_matrix_214_load_reg_7572),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R p_ZL14storage_matrix_215_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_215_q0(p_ZL14storage_matrix_215_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__193_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__193_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__193_2 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__193_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__193_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__193_5 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_215_load_reg_7732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_215_q0),
        .Q(p_ZL14storage_matrix_215_load_reg_7732),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R p_ZL14storage_matrix_216_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_216_q0(p_ZL14storage_matrix_216_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__23_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__23_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__23_2 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__23_3 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__23_4 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__23_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_216_load_reg_6617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_216_q0),
        .Q(p_ZL14storage_matrix_216_load_reg_6617),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R p_ZL14storage_matrix_217_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_217_q0(p_ZL14storage_matrix_217_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__48_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__48_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__48_2 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__48_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__48_4 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__48_5 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_217_load_reg_6777_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_217_q0),
        .Q(p_ZL14storage_matrix_217_load_reg_6777),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R p_ZL14storage_matrix_218_U
       (.Q(cur_id_V_fu_604[2]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_218_q0(p_ZL14storage_matrix_218_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__73_0 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__73_1 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__73_2 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__73_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__73_4 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_218_load_reg_6937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_218_q0),
        .Q(p_ZL14storage_matrix_218_load_reg_6937),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R p_ZL14storage_matrix_219_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[2]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_219_q0(p_ZL14storage_matrix_219_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__98_0 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__98_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__98_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__98_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__98_4 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_219_load_reg_7097_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_219_q0),
        .Q(p_ZL14storage_matrix_219_load_reg_7097),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R p_ZL14storage_matrix_21_U
       (.Q(cur_id_V_fu_604[5:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_21_q0(p_ZL14storage_matrix_21_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__125_0 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__125_1 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_21_load_reg_7292_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_21_q0),
        .Q(p_ZL14storage_matrix_21_load_reg_7292),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R p_ZL14storage_matrix_220_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_220_q0(p_ZL14storage_matrix_220_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__119_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__119_1 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__119_2 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__119_3 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__119_4 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__119_5 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_220_load_reg_7257_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_220_q0),
        .Q(p_ZL14storage_matrix_220_load_reg_7257),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R p_ZL14storage_matrix_221_U
       (.Q({cur_id_V_fu_604[7:5],cur_id_V_fu_604[3:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_221_q0(p_ZL14storage_matrix_221_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_221_load_reg_7417_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_221_q0),
        .Q(p_ZL14storage_matrix_221_load_reg_7417),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R p_ZL14storage_matrix_222_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_222_q0(p_ZL14storage_matrix_222_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__168_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__168_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__168_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__168_3 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_222_load_reg_7577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_222_q0),
        .Q(p_ZL14storage_matrix_222_load_reg_7577),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R p_ZL14storage_matrix_223_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_223_q0(p_ZL14storage_matrix_223_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_223_load_reg_7737_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_223_q0),
        .Q(p_ZL14storage_matrix_223_load_reg_7737),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R p_ZL14storage_matrix_224_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_224_q0(p_ZL14storage_matrix_224_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__24_0 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__24_1 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__24_2 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__24_3 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__24_4 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_224_load_reg_6622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_224_q0),
        .Q(p_ZL14storage_matrix_224_load_reg_6622),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R p_ZL14storage_matrix_225_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_225_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[5]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_225_load_reg_6782_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_225_U_n_3),
        .Q(p_ZL14storage_matrix_225_load_reg_6782),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R p_ZL14storage_matrix_226_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_226_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_5 (cur_id_V_fu_604[2]),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_226_load_reg_6942_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_226_U_n_3),
        .Q(p_ZL14storage_matrix_226_load_reg_6942),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R p_ZL14storage_matrix_227_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[2]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_227_q0(p_ZL14storage_matrix_227_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__99_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__99_1 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__99_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__99_3 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_227_load_reg_7102_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_227_q0),
        .Q(p_ZL14storage_matrix_227_load_reg_7102),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R p_ZL14storage_matrix_228_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_228_q0(p_ZL14storage_matrix_228_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_228_load_reg_7262_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_228_q0),
        .Q(p_ZL14storage_matrix_228_load_reg_7262),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R p_ZL14storage_matrix_229_U
       (.Q({cur_id_V_fu_604[7:5],cur_id_V_fu_604[3:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_229_q0(p_ZL14storage_matrix_229_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__145_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__145_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_229_load_reg_7422_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_229_q0),
        .Q(p_ZL14storage_matrix_229_load_reg_7422),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R p_ZL14storage_matrix_22_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_22_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_22_load_reg_7452_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_22_U_n_3),
        .Q(p_ZL14storage_matrix_22_load_reg_7452),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R p_ZL14storage_matrix_230_U
       (.Q(cur_id_V_fu_604[6]),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_230_q0(p_ZL14storage_matrix_230_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__169_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__169_1 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__169_2 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__169_3 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__169_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_230_load_reg_7582_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_230_q0),
        .Q(p_ZL14storage_matrix_230_load_reg_7582),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R p_ZL14storage_matrix_231_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_231_q0(p_ZL14storage_matrix_231_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_231_load_reg_7742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_231_q0),
        .Q(p_ZL14storage_matrix_231_load_reg_7742),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R p_ZL14storage_matrix_232_U
       (.Q(cur_id_V_fu_604[0]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_232_q0(p_ZL14storage_matrix_232_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_232_load_reg_6627_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_232_q0),
        .Q(p_ZL14storage_matrix_232_load_reg_6627),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R p_ZL14storage_matrix_233_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_233_q0(p_ZL14storage_matrix_233_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__49_0 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__49_1 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__49_2 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__49_3 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__49_4 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__49_5 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_233_load_reg_6787_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_233_q0),
        .Q(p_ZL14storage_matrix_233_load_reg_6787),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R p_ZL14storage_matrix_234_U
       (.Q(cur_id_V_fu_604[2]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_234_q0(p_ZL14storage_matrix_234_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__74_0 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__74_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__74_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__74_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__74_4 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_234_load_reg_6947_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_234_q0),
        .Q(p_ZL14storage_matrix_234_load_reg_6947),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R p_ZL14storage_matrix_235_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[2]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_235_q0(p_ZL14storage_matrix_235_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__100_0 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__100_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__100_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__100_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_235_load_reg_7107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_235_q0),
        .Q(p_ZL14storage_matrix_235_load_reg_7107),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R p_ZL14storage_matrix_236_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_236_q0(p_ZL14storage_matrix_236_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__120_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__120_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__120_2 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__120_3 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__120_4 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__120_5 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_236_load_reg_7267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_236_q0),
        .Q(p_ZL14storage_matrix_236_load_reg_7267),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R p_ZL14storage_matrix_237_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3:2],cur_id_V_fu_604[0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_237_q0(p_ZL14storage_matrix_237_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_237_load_reg_7427_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_237_q0),
        .Q(p_ZL14storage_matrix_237_load_reg_7427),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R p_ZL14storage_matrix_238_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_238_q0(p_ZL14storage_matrix_238_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__170_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__170_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__170_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__170_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__170_3 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__170_4 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_238_load_reg_7587_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_238_q0),
        .Q(p_ZL14storage_matrix_238_load_reg_7587),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R p_ZL14storage_matrix_239_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_239_q0(p_ZL14storage_matrix_239_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__194_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__194_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__194_2 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__194_3 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_239_load_reg_7747_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_239_q0),
        .Q(p_ZL14storage_matrix_239_load_reg_7747),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R p_ZL14storage_matrix_23_U
       (.Q({cur_id_V_fu_604[7:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_23_q0(p_ZL14storage_matrix_23_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_23_load_reg_7612_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_23_q0),
        .Q(p_ZL14storage_matrix_23_load_reg_7612),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R p_ZL14storage_matrix_240_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_240_q0(p_ZL14storage_matrix_240_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__25_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__25_1 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__25_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__25_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__25_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__25_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_240_load_reg_6632_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_240_q0),
        .Q(p_ZL14storage_matrix_240_load_reg_6632),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R p_ZL14storage_matrix_241_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_241_q0(p_ZL14storage_matrix_241_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__50_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__50_1 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__50_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__50_3 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__50_4 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__50_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_241_load_reg_6792_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_241_q0),
        .Q(p_ZL14storage_matrix_241_load_reg_6792),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R p_ZL14storage_matrix_242_U
       (.Q(cur_id_V_fu_604[2]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_242_q0(p_ZL14storage_matrix_242_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__75_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__75_1 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__75_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__75_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__75_4 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_242_load_reg_6952_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_242_q0),
        .Q(p_ZL14storage_matrix_242_load_reg_6952),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R p_ZL14storage_matrix_243_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_243_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_4 ({cur_id_V_fu_604[4],cur_id_V_fu_604[2]}),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_243_load_reg_7112_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_243_U_n_3),
        .Q(p_ZL14storage_matrix_243_load_reg_7112),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R p_ZL14storage_matrix_244_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_244_q0(p_ZL14storage_matrix_244_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__121_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__121_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__121_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__121_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__121_4 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__121_5 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_244_load_reg_7272_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_244_q0),
        .Q(p_ZL14storage_matrix_244_load_reg_7272),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R p_ZL14storage_matrix_245_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_245_q0(p_ZL14storage_matrix_245_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__146_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__146_1 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__146_2 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__146_3 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_245_load_reg_7432_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_245_q0),
        .Q(p_ZL14storage_matrix_245_load_reg_7432),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R p_ZL14storage_matrix_246_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_246_q0(p_ZL14storage_matrix_246_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__171_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__171_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__171_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__171_3 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_246_load_reg_7592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_246_q0),
        .Q(p_ZL14storage_matrix_246_load_reg_7592),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R p_ZL14storage_matrix_247_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_247_q0(p_ZL14storage_matrix_247_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__195_0 (\cur_id_V_fu_604_reg[6]_rep__5_n_3 ),
        .\q0_reg[0]_i_3__195_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__195_2 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__195_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__195_4 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__195_5 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_247_load_reg_7752_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_247_q0),
        .Q(p_ZL14storage_matrix_247_load_reg_7752),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R p_ZL14storage_matrix_248_U
       (.Q(cur_id_V_fu_604[0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_248_q0(p_ZL14storage_matrix_248_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__26_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__26_1 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__26_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__26_3 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__26_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__26_5 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_248_load_reg_6637_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_248_q0),
        .Q(p_ZL14storage_matrix_248_load_reg_6637),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R p_ZL14storage_matrix_249_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_249_q0(p_ZL14storage_matrix_249_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__51_0 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__51_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__51_2 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__51_3 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__51_4 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__51_5 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_249_load_reg_6797_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_249_q0),
        .Q(p_ZL14storage_matrix_249_load_reg_6797),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R p_ZL14storage_matrix_24_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_24_q0(p_ZL14storage_matrix_24_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__2_0 (\cur_id_V_fu_604_reg[4]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__2_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__2_2 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__2_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__2_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__2_5 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_24_load_reg_6497_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_24_q0),
        .Q(p_ZL14storage_matrix_24_load_reg_6497),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R p_ZL14storage_matrix_250_U
       (.Q(cur_id_V_fu_604[2]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_250_q0(p_ZL14storage_matrix_250_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__76_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__76_1 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__76_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__76_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__76_4 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_250_load_reg_6957_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_250_q0),
        .Q(p_ZL14storage_matrix_250_load_reg_6957),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R p_ZL14storage_matrix_251_U
       (.Q({cur_id_V_fu_604[4],cur_id_V_fu_604[2]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_251_q0(p_ZL14storage_matrix_251_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__101_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__101_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__101_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__101_3 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_251_load_reg_7117_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_251_q0),
        .Q(p_ZL14storage_matrix_251_load_reg_7117),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R p_ZL14storage_matrix_252_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_252_q0(p_ZL14storage_matrix_252_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__122_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__122_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__122_2 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__122_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__122_4 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__122_5 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_252_load_reg_7277_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_252_q0),
        .Q(p_ZL14storage_matrix_252_load_reg_7277),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R p_ZL14storage_matrix_253_U
       (.Q({cur_id_V_fu_604[5],cur_id_V_fu_604[3:2],cur_id_V_fu_604[0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_253_q0(p_ZL14storage_matrix_253_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_253_load_reg_7437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_253_q0),
        .Q(p_ZL14storage_matrix_253_load_reg_7437),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R p_ZL14storage_matrix_254_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_254_q0(p_ZL14storage_matrix_254_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[4]_rep__2_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_6 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_254_load_reg_7597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_254_q0),
        .Q(p_ZL14storage_matrix_254_load_reg_7597),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R p_ZL14storage_matrix_255_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_255_q0(p_ZL14storage_matrix_255_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__196_0 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__196_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__196_2 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__196_3 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_255_load_reg_7757_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_255_q0),
        .Q(p_ZL14storage_matrix_255_load_reg_7757),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R p_ZL14storage_matrix_25_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_25_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_25_load_reg_6657_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_25_U_n_3),
        .Q(p_ZL14storage_matrix_25_load_reg_6657),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R p_ZL14storage_matrix_26_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_26_q0(p_ZL14storage_matrix_26_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__54_0 (\cur_id_V_fu_604_reg[1]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__54_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__54_2 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__54_3 (\cur_id_V_fu_604_reg[6]_rep__5_n_3 ),
        .\q0_reg[0]_i_2__54_4 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__54_5 (\cur_id_V_fu_604_reg[3]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_26_load_reg_6817_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_26_q0),
        .Q(p_ZL14storage_matrix_26_load_reg_6817),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R p_ZL14storage_matrix_27_U
       (.Q(cur_id_V_fu_604[5]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_27_q0(p_ZL14storage_matrix_27_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_27_load_reg_6977_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_27_q0),
        .Q(p_ZL14storage_matrix_27_load_reg_6977),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R p_ZL14storage_matrix_28_U
       (.Q(cur_id_V_fu_604[1:0]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_28_q0(p_ZL14storage_matrix_28_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_4 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_28_load_reg_7137_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_28_q0),
        .Q(p_ZL14storage_matrix_28_load_reg_7137),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R p_ZL14storage_matrix_29_U
       (.Q(cur_id_V_fu_604[5:0]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_29_q0(p_ZL14storage_matrix_29_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_29_load_reg_7297_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_29_q0),
        .Q(p_ZL14storage_matrix_29_load_reg_7297),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R p_ZL14storage_matrix_2_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_2_q0(p_ZL14storage_matrix_2_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__52_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__52_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__52_2 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__52_3 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__52_4 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__52_5 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_2_load_reg_6802_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_2_q0),
        .Q(p_ZL14storage_matrix_2_load_reg_6802),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R p_ZL14storage_matrix_30_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_30_q0(p_ZL14storage_matrix_30_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__149_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__149_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__149_2 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__149_3 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__149_4 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__149_5 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_30_load_reg_7457_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_30_q0),
        .Q(p_ZL14storage_matrix_30_load_reg_7457),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R p_ZL14storage_matrix_31_U
       (.Q({cur_id_V_fu_604[7],cur_id_V_fu_604[5:2],cur_id_V_fu_604[0]}),
        .address0(\cur_id_V_fu_604_reg[6]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_31_q0(p_ZL14storage_matrix_31_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__175_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_31_load_reg_7617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_31_q0),
        .Q(p_ZL14storage_matrix_31_load_reg_7617),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R p_ZL14storage_matrix_32_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_32_q0(p_ZL14storage_matrix_32_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__3_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__3_1 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__3_2 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__3_3 (\cur_id_V_fu_604_reg[4]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__3_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__3_5 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_32_load_reg_6502_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_32_q0),
        .Q(p_ZL14storage_matrix_32_load_reg_6502),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R p_ZL14storage_matrix_33_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_33_q0(p_ZL14storage_matrix_33_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__30_0 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__30_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__30_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__30_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__30_4 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__30_5 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_33_load_reg_6662_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_33_q0),
        .Q(p_ZL14storage_matrix_33_load_reg_6662),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R p_ZL14storage_matrix_34_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_34_q0(p_ZL14storage_matrix_34_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__55_0 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__55_1 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__55_2 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__55_3 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__55_4 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__55_5 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_34_load_reg_6822_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_34_q0),
        .Q(p_ZL14storage_matrix_34_load_reg_6822),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R p_ZL14storage_matrix_35_U
       (.Q(cur_id_V_fu_604[5]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_35_q0(p_ZL14storage_matrix_35_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__80_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__80_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__80_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__80_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__80_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_35_load_reg_6982_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_35_q0),
        .Q(p_ZL14storage_matrix_35_load_reg_6982),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R p_ZL14storage_matrix_36_U
       (.Q(cur_id_V_fu_604[1:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_36_q0(p_ZL14storage_matrix_36_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__103_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__103_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__103_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__103_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__103_4 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__103_5 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_36_load_reg_7142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_36_q0),
        .Q(p_ZL14storage_matrix_36_load_reg_7142),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R p_ZL14storage_matrix_37_U
       (.Q(cur_id_V_fu_604[5:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_37_q0(p_ZL14storage_matrix_37_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__126_0 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__126_1 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_37_load_reg_7302_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_37_q0),
        .Q(p_ZL14storage_matrix_37_load_reg_7302),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R p_ZL14storage_matrix_38_U
       (.Q(ap_CS_fsm_state4),
        .address0(\cur_id_V_fu_604_reg[6]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_38_q0(p_ZL14storage_matrix_38_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__150_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__150_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__150_2 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__150_3 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__150_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__150_5 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_38_load_reg_7462_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_38_q0),
        .Q(p_ZL14storage_matrix_38_load_reg_7462),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R p_ZL14storage_matrix_39_U
       (.Q({cur_id_V_fu_604[7:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_39_q0(p_ZL14storage_matrix_39_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__176_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_39_load_reg_7622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_39_q0),
        .Q(p_ZL14storage_matrix_39_load_reg_7622),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R p_ZL14storage_matrix_3_U
       (.Q(cur_id_V_fu_604[5]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_3_q0(p_ZL14storage_matrix_3_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__77_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__77_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__77_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__77_3 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__77_4 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_3_load_reg_6962_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_3_q0),
        .Q(p_ZL14storage_matrix_3_load_reg_6962),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R p_ZL14storage_matrix_40_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_40_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__4_n_3 ),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_40_load_reg_6507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_40_U_n_3),
        .Q(p_ZL14storage_matrix_40_load_reg_6507),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R p_ZL14storage_matrix_41_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_41_q0(p_ZL14storage_matrix_41_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__31_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__31_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__31_2 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__31_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__31_4 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__31_5 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_41_load_reg_6667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_41_q0),
        .Q(p_ZL14storage_matrix_41_load_reg_6667),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R p_ZL14storage_matrix_42_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_42_q0(p_ZL14storage_matrix_42_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__56_0 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__56_1 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__56_2 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__56_3 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__56_4 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__56_5 (\cur_id_V_fu_604_reg[1]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_42_load_reg_6827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_42_q0),
        .Q(p_ZL14storage_matrix_42_load_reg_6827),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R p_ZL14storage_matrix_43_U
       (.Q(cur_id_V_fu_604[5]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_43_q0(p_ZL14storage_matrix_43_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__81_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__81_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__81_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__81_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__81_4 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_43_load_reg_6987_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_43_q0),
        .Q(p_ZL14storage_matrix_43_load_reg_6987),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R p_ZL14storage_matrix_44_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_44_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_2 (cur_id_V_fu_604[1:0]),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_44_load_reg_7147_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_44_U_n_3),
        .Q(p_ZL14storage_matrix_44_load_reg_7147),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R p_ZL14storage_matrix_45_U
       (.Q(cur_id_V_fu_604[5:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_45_q0(p_ZL14storage_matrix_45_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__127_0 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__127_1 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_45_load_reg_7307_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_45_q0),
        .Q(p_ZL14storage_matrix_45_load_reg_7307),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R p_ZL14storage_matrix_46_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_46_q0(p_ZL14storage_matrix_46_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__151_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__151_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__151_2 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__151_3 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__151_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__151_5 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_46_load_reg_7467_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_46_q0),
        .Q(p_ZL14storage_matrix_46_load_reg_7467),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R p_ZL14storage_matrix_47_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_47_U_n_3),
        .\q0_reg[0]_1 ({cur_id_V_fu_604[5:2],cur_id_V_fu_604[0]}),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_47_load_reg_7627_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_47_U_n_3),
        .Q(p_ZL14storage_matrix_47_load_reg_7627),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R p_ZL14storage_matrix_48_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_48_q0(p_ZL14storage_matrix_48_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__4_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__4_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__4_2 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__4_3 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__4_4 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__4_5 (\cur_id_V_fu_604_reg[4]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_48_load_reg_6512_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_48_q0),
        .Q(p_ZL14storage_matrix_48_load_reg_6512),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R p_ZL14storage_matrix_49_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_49_q0(p_ZL14storage_matrix_49_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__32_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__32_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__32_2 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__32_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__32_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__32_5 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_49_load_reg_6672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_49_q0),
        .Q(p_ZL14storage_matrix_49_load_reg_6672),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R p_ZL14storage_matrix_4_U
       (.Q(cur_id_V_fu_604[1:0]),
        .address0(\cur_id_V_fu_604_reg[7]_rep_n_3 ),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_4_q0(p_ZL14storage_matrix_4_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__102_0 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__102_1 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__102_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__102_3 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_4_load_reg_7122_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_4_q0),
        .Q(p_ZL14storage_matrix_4_load_reg_7122),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R p_ZL14storage_matrix_50_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_50_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[1]_rep__2_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_50_load_reg_6832_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_50_U_n_3),
        .Q(p_ZL14storage_matrix_50_load_reg_6832),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R p_ZL14storage_matrix_51_U
       (.Q(cur_id_V_fu_604[5]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_51_q0(p_ZL14storage_matrix_51_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__82_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__82_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__82_2 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__82_3 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__82_4 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__82_5 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_51_load_reg_6992_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_51_q0),
        .Q(p_ZL14storage_matrix_51_load_reg_6992),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R p_ZL14storage_matrix_52_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_52_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_3 (cur_id_V_fu_604[1:0]),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_52_load_reg_7152_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_52_U_n_3),
        .Q(p_ZL14storage_matrix_52_load_reg_7152),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R p_ZL14storage_matrix_53_U
       (.Q(cur_id_V_fu_604[5:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_53_q0(p_ZL14storage_matrix_53_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__128_0 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__128_1 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_53_load_reg_7312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_53_q0),
        .Q(p_ZL14storage_matrix_53_load_reg_7312),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R p_ZL14storage_matrix_54_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_54_q0(p_ZL14storage_matrix_54_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__152_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__152_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__152_2 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__152_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__152_4 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__152_5 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_54_load_reg_7472_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_54_q0),
        .Q(p_ZL14storage_matrix_54_load_reg_7472),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R p_ZL14storage_matrix_55_U
       (.Q({cur_id_V_fu_604[5:2],cur_id_V_fu_604[0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_55_q0(p_ZL14storage_matrix_55_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_55_load_reg_7632_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_55_q0),
        .Q(p_ZL14storage_matrix_55_load_reg_7632),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R p_ZL14storage_matrix_56_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_56_q0(p_ZL14storage_matrix_56_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__5_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__5_1 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__5_2 (\cur_id_V_fu_604_reg[4]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__5_3 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__5_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__5_5 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_56_load_reg_6517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_56_q0),
        .Q(p_ZL14storage_matrix_56_load_reg_6517),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R p_ZL14storage_matrix_57_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_57_q0(p_ZL14storage_matrix_57_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__33_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__33_1 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__33_2 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__33_3 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__33_4 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__33_5 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_57_load_reg_6677_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_57_q0),
        .Q(p_ZL14storage_matrix_57_load_reg_6677),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R p_ZL14storage_matrix_58_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_58_q0(p_ZL14storage_matrix_58_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__57_0 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__57_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__57_2 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__57_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__57_4 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__57_5 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_58_load_reg_6837_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_58_q0),
        .Q(p_ZL14storage_matrix_58_load_reg_6837),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R p_ZL14storage_matrix_59_U
       (.Q(cur_id_V_fu_604[5]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_59_q0(p_ZL14storage_matrix_59_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__83_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__83_1 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__83_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__83_3 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__83_4 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_59_load_reg_6997_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_59_q0),
        .Q(p_ZL14storage_matrix_59_load_reg_6997),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R p_ZL14storage_matrix_5_U
       (.Q(cur_id_V_fu_604[5:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_5_q0(p_ZL14storage_matrix_5_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__123_0 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__123_1 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_5_load_reg_7282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_5_q0),
        .Q(p_ZL14storage_matrix_5_load_reg_7282),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R p_ZL14storage_matrix_60_U
       (.Q(cur_id_V_fu_604[1:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_60_q0(p_ZL14storage_matrix_60_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__104_0 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__104_1 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__104_2 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__104_3 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__104_4 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__104_5 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_60_load_reg_7157_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_60_q0),
        .Q(p_ZL14storage_matrix_60_load_reg_7157),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R p_ZL14storage_matrix_61_U
       (.Q(cur_id_V_fu_604[5:0]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_61_q0(p_ZL14storage_matrix_61_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_61_load_reg_7317_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_61_q0),
        .Q(p_ZL14storage_matrix_61_load_reg_7317),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R p_ZL14storage_matrix_62_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_62_q0(p_ZL14storage_matrix_62_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__153_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__153_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__153_2 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__153_3 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_62_load_reg_7477_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_62_q0),
        .Q(p_ZL14storage_matrix_62_load_reg_7477),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R p_ZL14storage_matrix_63_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_63_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_2 ({cur_id_V_fu_604[5:2],cur_id_V_fu_604[0]}));
  FDRE \p_ZL14storage_matrix_63_load_reg_7637_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_63_U_n_3),
        .Q(p_ZL14storage_matrix_63_load_reg_7637),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R p_ZL14storage_matrix_64_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_64_q0(p_ZL14storage_matrix_64_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__6_0 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__6_1 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__6_2 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__6_3 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__6_4 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__6_5 (\cur_id_V_fu_604_reg[2]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_64_load_reg_6522_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_64_q0),
        .Q(p_ZL14storage_matrix_64_load_reg_6522),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R p_ZL14storage_matrix_65_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_65_q0(p_ZL14storage_matrix_65_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__34_0 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__34_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__34_2 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__34_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__34_4 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__34_5 (\cur_id_V_fu_604_reg[3]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_65_load_reg_6682_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_65_q0),
        .Q(p_ZL14storage_matrix_65_load_reg_6682),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R p_ZL14storage_matrix_66_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_66_q0(p_ZL14storage_matrix_66_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__58_0 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__58_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__58_2 (\cur_id_V_fu_604_reg[5]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__58_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__58_4 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__58_5 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_66_load_reg_6842_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_66_q0),
        .Q(p_ZL14storage_matrix_66_load_reg_6842),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R p_ZL14storage_matrix_67_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_67_q0(p_ZL14storage_matrix_67_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__84_0 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__84_1 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__84_2 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__84_3 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__84_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__84_5 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_67_load_reg_7002_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_67_q0),
        .Q(p_ZL14storage_matrix_67_load_reg_7002),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R p_ZL14storage_matrix_68_U
       (.Q(cur_id_V_fu_604[1:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_68_q0(p_ZL14storage_matrix_68_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__105_0 (\cur_id_V_fu_604_reg[3]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__105_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__105_2 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__105_3 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__105_4 (\cur_id_V_fu_604_reg[4]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_68_load_reg_7162_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_68_q0),
        .Q(p_ZL14storage_matrix_68_load_reg_7162),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R p_ZL14storage_matrix_69_U
       (.Q({cur_id_V_fu_604[4:3],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_69_q0(p_ZL14storage_matrix_69_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__129_0 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__129_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__129_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_69_load_reg_7322_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_69_q0),
        .Q(p_ZL14storage_matrix_69_load_reg_7322),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R p_ZL14storage_matrix_6_U
       (.Q(cur_id_V_fu_604[7:6]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_6_q0(p_ZL14storage_matrix_6_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__147_0 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__147_1 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__147_2 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__147_3 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_6_load_reg_7442_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_6_q0),
        .Q(p_ZL14storage_matrix_6_load_reg_7442),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R p_ZL14storage_matrix_70_U
       (.Q(cur_id_V_fu_604[4]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_70_q0(p_ZL14storage_matrix_70_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_70_load_reg_7482_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_70_q0),
        .Q(p_ZL14storage_matrix_70_load_reg_7482),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R p_ZL14storage_matrix_71_U
       (.Q(ap_CS_fsm_state4),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_71_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_4 (cur_id_V_fu_604[1]),
        .\q0_reg[0]_5 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_6 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_71_load_reg_7642_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_71_U_n_3),
        .Q(p_ZL14storage_matrix_71_load_reg_7642),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R p_ZL14storage_matrix_72_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_72_q0(p_ZL14storage_matrix_72_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__7_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__7_1 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__7_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__7_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__7_4 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__7_5 (\cur_id_V_fu_604_reg[2]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_72_load_reg_6527_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_72_q0),
        .Q(p_ZL14storage_matrix_72_load_reg_6527),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R p_ZL14storage_matrix_73_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_73_q0(p_ZL14storage_matrix_73_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__35_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_3__35_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__35_2 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__35_3 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__35_4 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__35_5 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_73_load_reg_6687_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_73_q0),
        .Q(p_ZL14storage_matrix_73_load_reg_6687),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R p_ZL14storage_matrix_74_U
       (.Q(cur_id_V_fu_604[1]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_74_q0(p_ZL14storage_matrix_74_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[5]_rep__4_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_74_load_reg_6847_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_74_q0),
        .Q(p_ZL14storage_matrix_74_load_reg_6847),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R p_ZL14storage_matrix_75_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_75_q0(p_ZL14storage_matrix_75_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__85_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__85_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__85_2 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__85_3 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__85_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__85_5 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_75_load_reg_7007_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_75_q0),
        .Q(p_ZL14storage_matrix_75_load_reg_7007),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R p_ZL14storage_matrix_76_U
       (.Q(cur_id_V_fu_604[1:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_76_q0(p_ZL14storage_matrix_76_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[3]_rep__4_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__106_0 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__106_1 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__106_2 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_2__106_3 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__106_4 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_76_load_reg_7167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_76_q0),
        .Q(p_ZL14storage_matrix_76_load_reg_7167),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R p_ZL14storage_matrix_77_U
       (.Q({cur_id_V_fu_604[4:3],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_77_q0(p_ZL14storage_matrix_77_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__130_0 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__130_1 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__130_2 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__130_3 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_77_load_reg_7327_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_77_q0),
        .Q(p_ZL14storage_matrix_77_load_reg_7327),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R p_ZL14storage_matrix_78_U
       (.Q({cur_id_V_fu_604[7:6],cur_id_V_fu_604[4]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_78_q0(p_ZL14storage_matrix_78_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__154_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__154_1 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__154_2 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_78_load_reg_7487_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_78_q0),
        .Q(p_ZL14storage_matrix_78_load_reg_7487),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R p_ZL14storage_matrix_79_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_79_q0(p_ZL14storage_matrix_79_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__177_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__177_1 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__177_2 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__177_3 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_3__177_4 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__177_5 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_79_load_reg_7647_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_79_q0),
        .Q(p_ZL14storage_matrix_79_load_reg_7647),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R p_ZL14storage_matrix_7_U
       (.Q({cur_id_V_fu_604[7:2],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_7_q0(p_ZL14storage_matrix_7_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_7_load_reg_7602_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_7_q0),
        .Q(p_ZL14storage_matrix_7_load_reg_7602),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R p_ZL14storage_matrix_80_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_80_q0(p_ZL14storage_matrix_80_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__8_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__8_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__8_2 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__8_3 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__8_4 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__8_5 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_80_load_reg_6532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_80_q0),
        .Q(p_ZL14storage_matrix_80_load_reg_6532),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R p_ZL14storage_matrix_81_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_81_q0(p_ZL14storage_matrix_81_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__36_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_3__36_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_3__36_2 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__36_3 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__36_4 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__36_5 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_81_load_reg_6692_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_81_q0),
        .Q(p_ZL14storage_matrix_81_load_reg_6692),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R p_ZL14storage_matrix_82_U
       (.Q(cur_id_V_fu_604[1]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_82_q0(p_ZL14storage_matrix_82_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[5]_rep__4_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_82_load_reg_6852_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_82_q0),
        .Q(p_ZL14storage_matrix_82_load_reg_6852),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R p_ZL14storage_matrix_83_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_83_q0(p_ZL14storage_matrix_83_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__86_0 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__86_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__86_2 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__86_3 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__86_4 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__86_5 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_83_load_reg_7012_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_83_q0),
        .Q(p_ZL14storage_matrix_83_load_reg_7012),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R p_ZL14storage_matrix_84_U
       (.Q(cur_id_V_fu_604[1:0]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_84_q0(p_ZL14storage_matrix_84_q0),
        .\q0_reg[0]_0 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__107_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_3__107_1 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__107_2 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__107_3 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__107_4 (\cur_id_V_fu_604_reg[7]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__107_5 (\cur_id_V_fu_604_reg[3]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_84_load_reg_7172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_84_q0),
        .Q(p_ZL14storage_matrix_84_load_reg_7172),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R p_ZL14storage_matrix_85_U
       (.Q({cur_id_V_fu_604[4:3],cur_id_V_fu_604[0]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_85_q0(p_ZL14storage_matrix_85_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__131_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__131_1 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__131_2 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__131_3 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_85_load_reg_7332_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_85_q0),
        .Q(p_ZL14storage_matrix_85_load_reg_7332),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R p_ZL14storage_matrix_86_U
       (.Q(cur_id_V_fu_604[4]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_86_q0(p_ZL14storage_matrix_86_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_4 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_5 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_86_load_reg_7492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_86_q0),
        .Q(p_ZL14storage_matrix_86_load_reg_7492),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R p_ZL14storage_matrix_87_U
       (.Q({cur_id_V_fu_604[7:6],cur_id_V_fu_604[1]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_87_q0(p_ZL14storage_matrix_87_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__178_0 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__178_1 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_i_2__178_2 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__178_3 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_87_load_reg_7652_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_87_q0),
        .Q(p_ZL14storage_matrix_87_load_reg_7652),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R p_ZL14storage_matrix_88_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_88_q0(p_ZL14storage_matrix_88_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__9_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__9_1 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__9_2 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__9_3 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__9_4 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__9_5 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_88_load_reg_6537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_88_q0),
        .Q(p_ZL14storage_matrix_88_load_reg_6537),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R p_ZL14storage_matrix_89_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_89_q0(p_ZL14storage_matrix_89_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__37_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__37_1 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__37_2 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__37_3 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__37_4 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_89_load_reg_6697_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_89_q0),
        .Q(p_ZL14storage_matrix_89_load_reg_6697),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R p_ZL14storage_matrix_8_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_8_q0(p_ZL14storage_matrix_8_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__0_0 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__0_1 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__0_2 (\cur_id_V_fu_604_reg[6]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__0_3 (\cur_id_V_fu_604_reg[4]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__0_4 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__0_5 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_8_load_reg_6487_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_8_q0),
        .Q(p_ZL14storage_matrix_8_load_reg_6487),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R p_ZL14storage_matrix_90_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_90_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[5]_rep__4_n_3 ),
        .\q0_reg[0]_2 (cur_id_V_fu_604[1]),
        .\q0_reg[0]_i_3__59_0 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__59_1 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_3__59_2 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__59_3 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__59_4 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__59_5 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_90_load_reg_6857_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_90_U_n_3),
        .Q(p_ZL14storage_matrix_90_load_reg_6857),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R p_ZL14storage_matrix_91_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_91_q0(p_ZL14storage_matrix_91_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__87_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__87_1 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__87_2 (\cur_id_V_fu_604_reg[6]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__87_3 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__87_4 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__87_5 (\cur_id_V_fu_604_reg[7]_rep__0_n_3 ));
  FDRE \p_ZL14storage_matrix_91_load_reg_7017_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_91_q0),
        .Q(p_ZL14storage_matrix_91_load_reg_7017),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R p_ZL14storage_matrix_92_U
       (.Q(cur_id_V_fu_604[1:0]),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_92_q0(p_ZL14storage_matrix_92_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[3]_rep__4_n_3 ),
        .\q0_reg[0]_3 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_4 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_92_load_reg_7177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_92_q0),
        .Q(p_ZL14storage_matrix_92_load_reg_7177),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R p_ZL14storage_matrix_93_U
       (.Q({cur_id_V_fu_604[4:3],cur_id_V_fu_604[0]}),
        .address0({\cur_id_V_fu_604_reg[7]_rep_n_3 ,\cur_id_V_fu_604_reg[6]_rep_n_3 }),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_93_q0(p_ZL14storage_matrix_93_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_3 (ap_CS_fsm_state4));
  FDRE \p_ZL14storage_matrix_93_load_reg_7337_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_93_q0),
        .Q(p_ZL14storage_matrix_93_load_reg_7337),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R p_ZL14storage_matrix_94_U
       (.Q({cur_id_V_fu_604[7:6],cur_id_V_fu_604[4]}),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_94_q0(p_ZL14storage_matrix_94_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[2]_rep__0_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__155_0 (\cur_id_V_fu_604_reg[0]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__155_0 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_3__155_1 (\cur_id_V_fu_604_reg[5]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_94_load_reg_7497_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_94_q0),
        .Q(p_ZL14storage_matrix_94_load_reg_7497),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R p_ZL14storage_matrix_95_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_95_q0(p_ZL14storage_matrix_95_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_2 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_3__179_0 (\cur_id_V_fu_604_reg[3]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__179_1 (\cur_id_V_fu_604_reg[5]_rep__2_n_3 ),
        .\q0_reg[0]_i_3__179_2 (\cur_id_V_fu_604_reg[2]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__179_3 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_3__179_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_95_load_reg_7657_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_95_q0),
        .Q(p_ZL14storage_matrix_95_load_reg_7657),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R p_ZL14storage_matrix_96_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (p_ZL14storage_matrix_96_U_n_3),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_2 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_2__10_0 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_2__10_1 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__10_2 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__10_3 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__10_4 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__10_5 (\cur_id_V_fu_604_reg[6]_rep__2_n_3 ));
  FDRE \p_ZL14storage_matrix_96_load_reg_6542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_96_U_n_3),
        .Q(p_ZL14storage_matrix_96_load_reg_6542),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R p_ZL14storage_matrix_97_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_97_q0(p_ZL14storage_matrix_97_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[4]_rep__0_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__38_0 (\cur_id_V_fu_604_reg[3]_rep_n_3 ),
        .\q0_reg[0]_i_2__38_1 (\cur_id_V_fu_604_reg[2]_rep_n_3 ),
        .\q0_reg[0]_i_2__38_2 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_i_2__38_3 (\cur_id_V_fu_604_reg[5]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__38_4 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__38_5 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ));
  FDRE \p_ZL14storage_matrix_97_load_reg_6702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_97_q0),
        .Q(p_ZL14storage_matrix_97_load_reg_6702),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R p_ZL14storage_matrix_98_U
       (.Q(cur_id_V_fu_604[1]),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_98_q0(p_ZL14storage_matrix_98_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (ap_CS_fsm_state4),
        .\q0_reg[0]_i_2__60_0 (\cur_id_V_fu_604_reg[3]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__60_1 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_2__60_2 (\cur_id_V_fu_604_reg[2]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__60_3 (\cur_id_V_fu_604_reg[7]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__60_4 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__60_5 (\cur_id_V_fu_604_reg[5]_rep__4_n_3 ));
  FDRE \p_ZL14storage_matrix_98_load_reg_6862_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_98_q0),
        .Q(p_ZL14storage_matrix_98_load_reg_6862),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R p_ZL14storage_matrix_99_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_99_q0(p_ZL14storage_matrix_99_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep__0_n_3 ),
        .\q0_reg[0]_i_2__88_0 (\cur_id_V_fu_604_reg[2]_rep__2_n_3 ),
        .\q0_reg[0]_i_2__88_1 (\cur_id_V_fu_604_reg[7]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__88_2 (\cur_id_V_fu_604_reg[6]_rep__4_n_3 ),
        .\q0_reg[0]_i_2__88_3 (\cur_id_V_fu_604_reg[4]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__88_4 (\cur_id_V_fu_604_reg[3]_rep__3_n_3 ),
        .\q0_reg[0]_i_2__88_5 (\cur_id_V_fu_604_reg[5]_rep__3_n_3 ));
  FDRE \p_ZL14storage_matrix_99_load_reg_7022_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_99_q0),
        .Q(p_ZL14storage_matrix_99_load_reg_7022),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R p_ZL14storage_matrix_9_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .p_ZL14storage_matrix_9_q0(p_ZL14storage_matrix_9_q0),
        .\q0_reg[0]_0 (\cur_id_V_fu_604_reg[0]_rep__1_n_3 ),
        .\q0_reg[0]_1 (\cur_id_V_fu_604_reg[1]_rep_n_3 ),
        .\q0_reg[0]_i_3__28_0 (\cur_id_V_fu_604_reg[6]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__28_1 (\cur_id_V_fu_604_reg[5]_rep_n_3 ),
        .\q0_reg[0]_i_3__28_2 (\cur_id_V_fu_604_reg[3]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__28_3 (\cur_id_V_fu_604_reg[7]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__28_4 (\cur_id_V_fu_604_reg[4]_rep__1_n_3 ),
        .\q0_reg[0]_i_3__28_5 (\cur_id_V_fu_604_reg[2]_rep_n_3 ));
  FDRE \p_ZL14storage_matrix_9_load_reg_6647_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_ZL14storage_matrix_9_q0),
        .Q(p_ZL14storage_matrix_9_load_reg_6647),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W ref_timer_V_1_U
       (.E(ref_timer_V_ce1),
        .Q(ref_timer_V_1_q1),
        .ap_clk(ap_clk),
        .icmp_ln1019_1_reg_3166(icmp_ln1019_1_reg_3166),
        .\q0_reg[0]_0 (ref_timer_V_ce0),
        .\q0_reg[1]_0 (ref_timer_V_1_U_n_4),
        .\q1_reg[2]_0 (p_0_in__9),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}),
        .ref_timer_V_address0(ref_timer_V_address0),
        .tmp_1_reg_3093(tmp_1_reg_3093),
        .\tmp_1_reg_3093_reg[0] (v_V_1_addr_reg_31700));
  bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_0 ref_timer_V_2_U
       (.E(ref_timer_V_ce1),
        .Q(ref_timer_V_2_q1),
        .ap_clk(ap_clk),
        .icmp_ln1019_2_reg_3176(icmp_ln1019_2_reg_3176),
        .\q0_reg[0]_0 (ref_timer_V_2_ce0),
        .\q0_reg[1]_0 (ref_timer_V_2_U_n_4),
        .\q1_reg[2]_0 (p_0_in__10),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}),
        .ref_timer_V_address0(ref_timer_V_address0),
        .tmp_3_reg_3102(tmp_3_reg_3102),
        .\tmp_3_reg_3102_reg[0] (v_V_2_addr_reg_31800));
  bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_1 ref_timer_V_3_U
       (.E(ref_timer_V_ce1),
        .Q(ref_timer_V_3_q1),
        .ap_clk(ap_clk),
        .icmp_ln1019_3_reg_3186(icmp_ln1019_3_reg_3186),
        .\q0_reg[0]_0 (ref_timer_V_ce0),
        .\q0_reg[1]_0 (ref_timer_V_3_U_n_4),
        .\q1_reg[2]_0 (p_0_in__11),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}),
        .ref_timer_V_address0(ref_timer_V_address0),
        .tmp_4_reg_3111(tmp_4_reg_3111),
        .\tmp_4_reg_3111_reg[0] (v_V_3_addr_reg_31900));
  bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_2 ref_timer_V_4_U
       (.E(ref_timer_V_2_ce0),
        .Q(ap_CS_fsm_state8),
        .ap_clk(ap_clk),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .icmp_ln1019_4_reg_3196(icmp_ln1019_4_reg_3196),
        .\q0_reg[1]_0 (ref_timer_V_4_U_n_4),
        .\q1_reg[2]_0 (ref_timer_V_4_q1),
        .\q1_reg[2]_1 (p_0_in__12),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}),
        .ref_timer_V_address0(ref_timer_V_address0),
        .tmp_5_reg_3120(tmp_5_reg_3120),
        .\tmp_5_reg_3120_reg[0] (v_V_4_addr_reg_32000));
  bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_3 ref_timer_V_5_U
       (.E(ref_timer_V_ce1),
        .Q(ref_timer_V_5_q1),
        .ap_clk(ap_clk),
        .icmp_ln1019_5_reg_3206(icmp_ln1019_5_reg_3206),
        .\q0_reg[0]_0 (ref_timer_V_ce0),
        .\q0_reg[1]_0 (ref_timer_V_5_U_n_4),
        .\q1_reg[2]_0 (p_0_in__13),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}),
        .ref_timer_V_address0(ref_timer_V_address0),
        .tmp_7_reg_3129(tmp_7_reg_3129),
        .\tmp_7_reg_3129_reg[0] (v_V_5_addr_reg_32100));
  bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_4 ref_timer_V_6_U
       (.E(ref_timer_V_ce1),
        .Q(ref_timer_V_6_q1),
        .ap_clk(ap_clk),
        .icmp_ln1019_6_reg_3216(icmp_ln1019_6_reg_3216),
        .\q0_reg[1]_0 (ref_timer_V_6_U_n_4),
        .\q1_reg[2]_0 (p_0_in__14),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}),
        .ref_timer_V_address0(ref_timer_V_address0),
        .ref_timer_V_ce0(ref_timer_V_ce0),
        .tmp_8_reg_3138(tmp_8_reg_3138),
        .\tmp_8_reg_3138_reg[0] (v_V_6_addr_reg_32200));
  bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_5 ref_timer_V_7_U
       (.E(ref_timer_V_ce1),
        .Q(ap_CS_fsm_state8),
        .ap_clk(ap_clk),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .icmp_ln1019_7_reg_3226(icmp_ln1019_7_reg_3226),
        .\q0_reg[1]_0 (ref_timer_V_7_U_n_4),
        .\q1_reg[2]_0 (ref_timer_V_7_q1),
        .\q1_reg[2]_1 (p_0_in__15),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}),
        .ref_timer_V_address0(ref_timer_V_address0),
        .ref_timer_V_ce0(ref_timer_V_ce0),
        .tmp_9_reg_3147(tmp_9_reg_3147),
        .\tmp_9_reg_3147_reg[0] (v_V_7_addr_reg_32300));
  bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_6 ref_timer_V_U
       (.E(ref_timer_V_ce1),
        .Q(ref_timer_V_q1),
        .ap_clk(ap_clk),
        .icmp_ln1019_reg_3156(icmp_ln1019_reg_3156),
        .\q0_reg[1]_0 (ref_timer_V_U_n_4),
        .\q1_reg[2]_0 (p_0_in__8),
        .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
        .ref_timer_V_7_d0({ref_timer_V_d0[2],grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_n_6,ref_timer_V_d0[0]}),
        .ref_timer_V_address0(ref_timer_V_address0),
        .ref_timer_V_ce0(ref_timer_V_ce0),
        .tmp_reg_3084(tmp_reg_3084),
        .\tmp_reg_3084_reg[0] (v_V_addr_reg_31600));
  bd_0_hls_inst_0_spiking_binam_regslice_both regslice_both_in_spikes_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_in_spikes_U_n_72),
        .\B_V_data_1_payload_B_reg[0]_1 (regslice_both_in_spikes_U_n_73),
        .\B_V_data_1_payload_B_reg[0]_2 (regslice_both_in_spikes_U_n_74),
        .\B_V_data_1_payload_B_reg[1]_0 (regslice_both_in_spikes_U_n_68),
        .\B_V_data_1_payload_B_reg[1]_1 (regslice_both_in_spikes_U_n_69),
        .\B_V_data_1_payload_B_reg[1]_2 (regslice_both_in_spikes_U_n_70),
        .\B_V_data_1_payload_B_reg[1]_3 (regslice_both_in_spikes_U_n_71),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_in_spikes_U_n_63),
        .\B_V_data_1_payload_B_reg[2]_1 (regslice_both_in_spikes_U_n_64),
        .\B_V_data_1_payload_B_reg[2]_2 (regslice_both_in_spikes_U_n_65),
        .\B_V_data_1_payload_B_reg[2]_3 (regslice_both_in_spikes_U_n_66),
        .\B_V_data_1_payload_B_reg[2]_4 (regslice_both_in_spikes_U_n_67),
        .\B_V_data_1_payload_B_reg[3]_0 (regslice_both_in_spikes_U_n_57),
        .\B_V_data_1_payload_B_reg[3]_1 (regslice_both_in_spikes_U_n_58),
        .\B_V_data_1_payload_B_reg[3]_2 (regslice_both_in_spikes_U_n_59),
        .\B_V_data_1_payload_B_reg[3]_3 (regslice_both_in_spikes_U_n_60),
        .\B_V_data_1_payload_B_reg[3]_4 (regslice_both_in_spikes_U_n_61),
        .\B_V_data_1_payload_B_reg[3]_5 (regslice_both_in_spikes_U_n_62),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_in_spikes_U_n_51),
        .\B_V_data_1_payload_B_reg[4]_1 (regslice_both_in_spikes_U_n_52),
        .\B_V_data_1_payload_B_reg[4]_2 (regslice_both_in_spikes_U_n_53),
        .\B_V_data_1_payload_B_reg[4]_3 (regslice_both_in_spikes_U_n_54),
        .\B_V_data_1_payload_B_reg[4]_4 (regslice_both_in_spikes_U_n_55),
        .\B_V_data_1_payload_B_reg[4]_5 (regslice_both_in_spikes_U_n_56),
        .\B_V_data_1_payload_B_reg[5]_0 (regslice_both_in_spikes_U_n_45),
        .\B_V_data_1_payload_B_reg[5]_1 (regslice_both_in_spikes_U_n_46),
        .\B_V_data_1_payload_B_reg[5]_2 (regslice_both_in_spikes_U_n_47),
        .\B_V_data_1_payload_B_reg[5]_3 (regslice_both_in_spikes_U_n_48),
        .\B_V_data_1_payload_B_reg[5]_4 (regslice_both_in_spikes_U_n_49),
        .\B_V_data_1_payload_B_reg[5]_5 (regslice_both_in_spikes_U_n_50),
        .\B_V_data_1_payload_B_reg[6]_0 (regslice_both_in_spikes_U_n_38),
        .\B_V_data_1_payload_B_reg[6]_1 (regslice_both_in_spikes_U_n_39),
        .\B_V_data_1_payload_B_reg[6]_2 (regslice_both_in_spikes_U_n_40),
        .\B_V_data_1_payload_B_reg[6]_3 (regslice_both_in_spikes_U_n_41),
        .\B_V_data_1_payload_B_reg[6]_4 (regslice_both_in_spikes_U_n_42),
        .\B_V_data_1_payload_B_reg[6]_5 (regslice_both_in_spikes_U_n_43),
        .\B_V_data_1_payload_B_reg[6]_6 (regslice_both_in_spikes_U_n_44),
        .\B_V_data_1_payload_B_reg[7]_0 (regslice_both_in_spikes_U_n_32),
        .\B_V_data_1_payload_B_reg[7]_1 (regslice_both_in_spikes_U_n_33),
        .\B_V_data_1_payload_B_reg[7]_2 (regslice_both_in_spikes_U_n_34),
        .\B_V_data_1_payload_B_reg[7]_3 (regslice_both_in_spikes_U_n_35),
        .\B_V_data_1_payload_B_reg[7]_4 (regslice_both_in_spikes_U_n_36),
        .\B_V_data_1_payload_B_reg[7]_5 (regslice_both_in_spikes_U_n_37),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_in_spikes_U_n_5),
        .DI(regslice_both_in_spikes_U_n_3),
        .Q(ap_CS_fsm_state1),
        .S(regslice_both_in_spikes_U_n_7),
        .SR(ap_NS_fsm117_out),
        .ack_in(in_spikes_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_nbread_fu_690_p2_0(grp_nbread_fu_690_p2_0),
        .has_spike_fu_616(has_spike_fu_616),
        .\has_spike_fu_616_reg[0] (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_32),
        .in_spikes_TDATA({in_spikes_TDATA[31:16],in_spikes_TDATA[7:0]}),
        .in_spikes_TDATA_int_regslice({in_spikes_TDATA_int_regslice[31:16],in_spikes_TDATA_int_regslice[7:0]}),
        .in_spikes_TVALID(in_spikes_TVALID),
        .spikes_read_fu_612_reg(spikes_read_fu_612_reg[0]));
  bd_0_hls_inst_0_spiking_binam_regslice_both_7 regslice_both_out_spikes_U
       (.\B_V_data_1_payload_A_reg[27]_0 ({bin_start_V_reg_5174,grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_3),
        .\B_V_data_1_state_reg[0]_0 (out_spikes_TVALID),
        .\B_V_data_1_state_reg[1]_0 (grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_n_5),
        .D({ap_NS_fsm[10],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID),
        .icmp_ln33_fu_4693_p2(icmp_ln33_fu_4693_p2),
        .out_spikes_TDATA({\^out_spikes_TDATA [27:17],\^out_spikes_TDATA [7:0]}),
        .out_spikes_TREADY(out_spikes_TREADY),
        .out_spikes_TREADY_int_regslice(out_spikes_TREADY_int_regslice));
  LUT1 #(
    .INIT(2'h1)) 
    \s_2_reg_5169[0]_i_1 
       (.I0(zext_ln34_fu_4716_p1[3]),
        .O(bin_end_fu_4745_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_2_reg_5169[1]_i_1 
       (.I0(zext_ln34_fu_4716_p1[3]),
        .I1(zext_ln34_fu_4716_p1[4]),
        .O(s_2_fu_4699_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s_2_reg_5169[2]_i_1 
       (.I0(zext_ln34_fu_4716_p1[3]),
        .I1(zext_ln34_fu_4716_p1[4]),
        .I2(zext_ln34_fu_4716_p1[5]),
        .O(s_2_fu_4699_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_2_reg_5169[3]_i_1 
       (.I0(zext_ln34_fu_4716_p1[4]),
        .I1(zext_ln34_fu_4716_p1[3]),
        .I2(zext_ln34_fu_4716_p1[5]),
        .I3(zext_ln34_fu_4716_p1[6]),
        .O(s_2_fu_4699_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_2_reg_5169[4]_i_1 
       (.I0(zext_ln34_fu_4716_p1[5]),
        .I1(zext_ln34_fu_4716_p1[3]),
        .I2(zext_ln34_fu_4716_p1[4]),
        .I3(zext_ln34_fu_4716_p1[6]),
        .I4(zext_ln34_fu_4716_p1[7]),
        .O(s_2_fu_4699_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_2_reg_5169[5]_i_1 
       (.I0(zext_ln34_fu_4716_p1[6]),
        .I1(zext_ln34_fu_4716_p1[4]),
        .I2(zext_ln34_fu_4716_p1[3]),
        .I3(zext_ln34_fu_4716_p1[5]),
        .I4(zext_ln34_fu_4716_p1[7]),
        .I5(zext_ln34_fu_4716_p1[8]),
        .O(s_2_fu_4699_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \s_2_reg_5169[6]_i_1 
       (.I0(\s_2_reg_5169[8]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[9]),
        .O(s_2_fu_4699_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s_2_reg_5169[7]_i_1 
       (.I0(\s_2_reg_5169[8]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[9]),
        .I2(zext_ln34_fu_4716_p1[10]),
        .O(s_2_fu_4699_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_2_reg_5169[8]_i_1 
       (.I0(zext_ln34_fu_4716_p1[9]),
        .I1(\s_2_reg_5169[8]_i_2_n_3 ),
        .I2(zext_ln34_fu_4716_p1[10]),
        .I3(\s_fu_600_reg_n_3_[8] ),
        .O(s_2_fu_4699_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_2_reg_5169[8]_i_2 
       (.I0(zext_ln34_fu_4716_p1[8]),
        .I1(zext_ln34_fu_4716_p1[6]),
        .I2(zext_ln34_fu_4716_p1[4]),
        .I3(zext_ln34_fu_4716_p1[3]),
        .I4(zext_ln34_fu_4716_p1[5]),
        .I5(zext_ln34_fu_4716_p1[7]),
        .O(\s_2_reg_5169[8]_i_2_n_3 ));
  FDRE \s_2_reg_5169_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(bin_end_fu_4745_p2[1]),
        .Q(s_2_reg_5169[0]),
        .R(1'b0));
  FDRE \s_2_reg_5169_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(s_2_fu_4699_p2[1]),
        .Q(s_2_reg_5169[1]),
        .R(1'b0));
  FDRE \s_2_reg_5169_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(s_2_fu_4699_p2[2]),
        .Q(s_2_reg_5169[2]),
        .R(1'b0));
  FDRE \s_2_reg_5169_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(s_2_fu_4699_p2[3]),
        .Q(s_2_reg_5169[3]),
        .R(1'b0));
  FDRE \s_2_reg_5169_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(s_2_fu_4699_p2[4]),
        .Q(s_2_reg_5169[4]),
        .R(1'b0));
  FDRE \s_2_reg_5169_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(s_2_fu_4699_p2[5]),
        .Q(s_2_reg_5169[5]),
        .R(1'b0));
  FDRE \s_2_reg_5169_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(s_2_fu_4699_p2[6]),
        .Q(s_2_reg_5169[6]),
        .R(1'b0));
  FDRE \s_2_reg_5169_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(s_2_fu_4699_p2[7]),
        .Q(s_2_reg_5169[7]),
        .R(1'b0));
  FDRE \s_2_reg_5169_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(s_2_fu_4699_p2[8]),
        .Q(s_2_reg_5169[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \s_fu_600[8]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln48_fu_4764_p2),
        .I2(has_spike_fu_616),
        .I3(icmp_ln1027_fu_4769_p2),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0));
  FDRE \s_fu_600_reg[0] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[0]),
        .Q(zext_ln34_fu_4716_p1[3]),
        .R(ap_NS_fsm117_out));
  FDRE \s_fu_600_reg[1] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[1]),
        .Q(zext_ln34_fu_4716_p1[4]),
        .R(ap_NS_fsm117_out));
  FDRE \s_fu_600_reg[2] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[2]),
        .Q(zext_ln34_fu_4716_p1[5]),
        .R(ap_NS_fsm117_out));
  FDRE \s_fu_600_reg[3] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[3]),
        .Q(zext_ln34_fu_4716_p1[6]),
        .R(ap_NS_fsm117_out));
  FDRE \s_fu_600_reg[4] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[4]),
        .Q(zext_ln34_fu_4716_p1[7]),
        .R(ap_NS_fsm117_out));
  FDRE \s_fu_600_reg[5] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[5]),
        .Q(zext_ln34_fu_4716_p1[8]),
        .R(ap_NS_fsm117_out));
  FDRE \s_fu_600_reg[6] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[6]),
        .Q(zext_ln34_fu_4716_p1[9]),
        .R(ap_NS_fsm117_out));
  FDRE \s_fu_600_reg[7] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[7]),
        .Q(zext_ln34_fu_4716_p1[10]),
        .R(ap_NS_fsm117_out));
  FDRE \s_fu_600_reg[8] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg0),
        .D(s_2_reg_5169[8]),
        .Q(\s_fu_600_reg_n_3_[8] ),
        .R(ap_NS_fsm117_out));
  FDRE \spikes_read_fu_612_reg[0] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_13),
        .Q(spikes_read_fu_612_reg[0]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[10] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_19),
        .Q(spikes_read_fu_612_reg[10]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[11] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_18),
        .Q(spikes_read_fu_612_reg[11]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[12] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_17),
        .Q(spikes_read_fu_612_reg[12]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[13] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_16),
        .Q(spikes_read_fu_612_reg[13]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[14] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_15),
        .Q(spikes_read_fu_612_reg[14]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[15] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_14),
        .Q(spikes_read_fu_612_reg[15]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[16] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_29),
        .Q(spikes_read_fu_612_reg[16]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[17] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_28),
        .Q(spikes_read_fu_612_reg[17]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[18] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_27),
        .Q(spikes_read_fu_612_reg[18]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[19] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_26),
        .Q(spikes_read_fu_612_reg[19]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[1] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_12),
        .Q(spikes_read_fu_612_reg[1]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[20] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_25),
        .Q(spikes_read_fu_612_reg[20]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[21] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_24),
        .Q(spikes_read_fu_612_reg[21]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[22] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_23),
        .Q(spikes_read_fu_612_reg[22]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[23] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_22),
        .Q(spikes_read_fu_612_reg[23]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[24] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_37),
        .Q(spikes_read_fu_612_reg[24]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[25] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_36),
        .Q(spikes_read_fu_612_reg[25]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[26] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_35),
        .Q(spikes_read_fu_612_reg[26]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[27] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_34),
        .Q(spikes_read_fu_612_reg[27]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[28] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_33),
        .Q(spikes_read_fu_612_reg[28]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[29] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_32),
        .Q(spikes_read_fu_612_reg[29]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[2] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_11),
        .Q(spikes_read_fu_612_reg[2]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[30] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_31),
        .Q(spikes_read_fu_612_reg[30]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[31] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_30),
        .Q(spikes_read_fu_612_reg[31]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[3] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_10),
        .Q(spikes_read_fu_612_reg[3]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[4] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_9),
        .Q(spikes_read_fu_612_reg[4]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[5] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_8),
        .Q(spikes_read_fu_612_reg[5]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[6] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_7),
        .Q(spikes_read_fu_612_reg[6]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[7] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_6),
        .Q(spikes_read_fu_612_reg[7]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[8] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_21),
        .Q(spikes_read_fu_612_reg[8]),
        .R(1'b0));
  FDRE \spikes_read_fu_612_reg[9] 
       (.C(ap_clk),
        .CE(spikes_read_fu_612),
        .D(CTRL_s_axi_U_n_20),
        .Q(spikes_read_fu_612_reg[9]),
        .R(1'b0));
  FDRE \threshW_reg_7767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\threshold_V_reg_4024_reg_n_3_[0] ),
        .Q(threshW_reg_7767[0]),
        .R(1'b0));
  FDRE \threshW_reg_7767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\threshold_V_reg_4024_reg_n_3_[1] ),
        .Q(threshW_reg_7767[1]),
        .R(1'b0));
  FDRE \threshW_reg_7767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(dout[2]),
        .Q(threshW_reg_7767[2]),
        .R(1'b0));
  FDRE \threshW_reg_7767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(dout[3]),
        .Q(threshW_reg_7767[3]),
        .R(1'b0));
  FDRE \threshW_reg_7767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(dout[4]),
        .Q(threshW_reg_7767[4]),
        .R(1'b0));
  FDRE \threshW_reg_7767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(dout[5]),
        .Q(threshW_reg_7767[5]),
        .R(1'b0));
  FDRE \threshW_reg_7767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(dout[6]),
        .Q(threshW_reg_7767[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \threshold_V_2_reg_4036[0]_i_1 
       (.I0(\threshold_V_reg_4024_reg_n_3_[0] ),
        .I1(icmp_ln48_fu_4764_p2),
        .I2(has_spike_fu_616),
        .I3(icmp_ln1027_fu_4769_p2),
        .I4(ap_CS_fsm_state4),
        .I5(icmp_ln1031_fu_4786_p2),
        .O(\threshold_V_2_reg_4036[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \threshold_V_2_reg_4036[1]_i_1 
       (.I0(ap_NS_fsm114_out),
        .I1(\threshold_V_reg_4024_reg_n_3_[0] ),
        .I2(\threshold_V_reg_4024_reg_n_3_[1] ),
        .O(threshold_V_2_reg_4036[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \threshold_V_2_reg_4036[2]_i_1 
       (.I0(\threshold_V_reg_4024_reg_n_3_[0] ),
        .I1(ap_NS_fsm114_out),
        .I2(\threshold_V_reg_4024_reg_n_3_[1] ),
        .I3(\threshold_V_reg_4024_reg_n_3_[2] ),
        .O(threshold_V_2_reg_4036[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \threshold_V_2_reg_4036[3]_i_1 
       (.I0(\threshold_V_reg_4024_reg_n_3_[1] ),
        .I1(ap_NS_fsm114_out),
        .I2(\threshold_V_reg_4024_reg_n_3_[0] ),
        .I3(\threshold_V_reg_4024_reg_n_3_[2] ),
        .I4(\threshold_V_reg_4024_reg_n_3_[3] ),
        .O(threshold_V_2_reg_4036[3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \threshold_V_2_reg_4036[4]_i_1 
       (.I0(\threshold_V_reg_4024_reg_n_3_[2] ),
        .I1(\threshold_V_reg_4024_reg_n_3_[0] ),
        .I2(ap_NS_fsm114_out),
        .I3(\threshold_V_reg_4024_reg_n_3_[1] ),
        .I4(\threshold_V_reg_4024_reg_n_3_[3] ),
        .I5(\threshold_V_reg_4024_reg_n_3_[4] ),
        .O(threshold_V_2_reg_4036[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \threshold_V_2_reg_4036[5]_i_2 
       (.I0(\threshold_V_reg_4024_reg_n_3_[3] ),
        .I1(\threshold_V_reg_4024_reg_n_3_[1] ),
        .I2(\threshold_V_2_reg_4036[5]_i_3_n_3 ),
        .I3(\threshold_V_reg_4024_reg_n_3_[2] ),
        .I4(\threshold_V_reg_4024_reg_n_3_[4] ),
        .I5(\threshold_V_reg_4024_reg_n_3_[5] ),
        .O(threshold_V_2_reg_4036[5]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \threshold_V_2_reg_4036[5]_i_3 
       (.I0(\threshold_V_reg_4024_reg_n_3_[0] ),
        .I1(icmp_ln48_fu_4764_p2),
        .I2(has_spike_fu_616),
        .I3(icmp_ln1027_fu_4769_p2),
        .I4(ap_CS_fsm_state4),
        .I5(icmp_ln1031_fu_4786_p2),
        .O(\threshold_V_2_reg_4036[5]_i_3_n_3 ));
  FDRE \threshold_V_2_reg_4036_reg[0] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31),
        .D(\threshold_V_2_reg_4036[0]_i_1_n_3 ),
        .Q(\threshold_V_2_reg_4036_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \threshold_V_2_reg_4036_reg[1] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31),
        .D(threshold_V_2_reg_4036[1]),
        .Q(\threshold_V_2_reg_4036_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \threshold_V_2_reg_4036_reg[2] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31),
        .D(threshold_V_2_reg_4036[2]),
        .Q(\threshold_V_2_reg_4036_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \threshold_V_2_reg_4036_reg[3] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31),
        .D(threshold_V_2_reg_4036[3]),
        .Q(\threshold_V_2_reg_4036_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \threshold_V_2_reg_4036_reg[4] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31),
        .D(threshold_V_2_reg_4036[4]),
        .Q(\threshold_V_2_reg_4036_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \threshold_V_2_reg_4036_reg[5] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_31),
        .D(threshold_V_2_reg_4036[5]),
        .Q(\threshold_V_2_reg_4036_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \threshold_V_reg_4024_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\threshold_V_2_reg_4036_reg_n_3_[0] ),
        .Q(\threshold_V_reg_4024_reg_n_3_[0] ),
        .R(threshold_V_reg_4024));
  FDRE \threshold_V_reg_4024_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\threshold_V_2_reg_4036_reg_n_3_[1] ),
        .Q(\threshold_V_reg_4024_reg_n_3_[1] ),
        .R(threshold_V_reg_4024));
  FDRE \threshold_V_reg_4024_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\threshold_V_2_reg_4036_reg_n_3_[2] ),
        .Q(\threshold_V_reg_4024_reg_n_3_[2] ),
        .R(threshold_V_reg_4024));
  FDRE \threshold_V_reg_4024_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\threshold_V_2_reg_4036_reg_n_3_[3] ),
        .Q(\threshold_V_reg_4024_reg_n_3_[3] ),
        .R(threshold_V_reg_4024));
  FDRE \threshold_V_reg_4024_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\threshold_V_2_reg_4036_reg_n_3_[4] ),
        .Q(\threshold_V_reg_4024_reg_n_3_[4] ),
        .R(threshold_V_reg_4024));
  FDRE \threshold_V_reg_4024_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\threshold_V_2_reg_4036_reg_n_3_[5] ),
        .Q(\threshold_V_reg_4024_reg_n_3_[5] ),
        .R(threshold_V_reg_4024));
  bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W v_V_1_U
       (.ADDRA(v_V_address1),
        .E(v_V_ce1),
        .Q(v_V_1_q1),
        .\ap_CS_fsm_reg[5] (v_V_1_U_n_10),
        .ap_clk(ap_clk),
        .\q1_reg[1]_0 (p_0_in__1),
        .\q1_reg[1]_1 (v_V_1_address0),
        .\q1_reg[1]_2 ({ap_CS_fsm_state10,ap_CS_fsm_state6}),
        .\q1_reg[1]_3 (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .\q1_reg[1]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_89),
        .\q1_reg[1]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_90));
  bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_8 v_V_2_U
       (.ADDRA(v_V_address1),
        .E(v_V_ce1),
        .Q(v_V_2_q1),
        .ap_clk(ap_clk),
        .\q1_reg[1]_0 (p_0_in__2),
        .\q1_reg[1]_1 (v_V_2_address0),
        .\q1_reg[1]_2 ({ap_CS_fsm_state10,ap_CS_fsm_state6}),
        .\q1_reg[1]_3 (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .\q1_reg[1]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_82),
        .\q1_reg[1]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_83),
        .\q1_reg[1]_6 (v_V_1_U_n_10));
  bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_9 v_V_3_U
       (.ADDRA(v_V_address1),
        .E(v_V_ce1),
        .Q(v_V_3_q1),
        .ap_clk(ap_clk),
        .\q1_reg[1]_0 (p_0_in__3),
        .\q1_reg[1]_1 (v_V_3_address0),
        .\q1_reg[1]_2 ({ap_CS_fsm_state10,ap_CS_fsm_state6}),
        .\q1_reg[1]_3 (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .\q1_reg[1]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_75),
        .\q1_reg[1]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_76),
        .\q1_reg[1]_6 (v_V_1_U_n_10));
  bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_10 v_V_4_U
       (.ADDRA(v_V_address1),
        .Q(v_V_4_q1),
        .ap_clk(ap_clk),
        .\q1_reg[1]_0 (p_0_in__4),
        .\q1_reg[1]_1 (v_V_4_address0),
        .\q1_reg[1]_2 ({ap_CS_fsm_state10,ap_CS_fsm_state6}),
        .\q1_reg[1]_3 (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .\q1_reg[1]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_68),
        .\q1_reg[1]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_69),
        .\q1_reg[1]_6 (v_V_1_U_n_10),
        .\q1_reg[6]_0 (v_V_ce1));
  bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_11 v_V_5_U
       (.ADDRA(v_V_address1),
        .Q(v_V_5_q1),
        .ap_clk(ap_clk),
        .\q1_reg[1]_0 (p_0_in__5),
        .\q1_reg[1]_1 (v_V_5_address0),
        .\q1_reg[1]_2 ({ap_CS_fsm_state10,ap_CS_fsm_state6}),
        .\q1_reg[1]_3 (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .\q1_reg[1]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_61),
        .\q1_reg[1]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_62),
        .\q1_reg[1]_6 (v_V_1_U_n_10),
        .\q1_reg[6]_0 (v_V_ce1));
  bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_12 v_V_6_U
       (.ADDRA(v_V_address1),
        .Q(v_V_6_q1),
        .ap_clk(ap_clk),
        .\q1_reg[1]_0 (p_0_in__6),
        .\q1_reg[1]_1 (v_V_6_address0),
        .\q1_reg[1]_2 ({ap_CS_fsm_state10,ap_CS_fsm_state6}),
        .\q1_reg[1]_3 (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .\q1_reg[1]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_54),
        .\q1_reg[1]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_55),
        .\q1_reg[1]_6 (v_V_1_U_n_10),
        .\q1_reg[6]_0 (v_V_ce1));
  bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_13 v_V_7_U
       (.ADDRA(v_V_address1),
        .Q(v_V_7_q1),
        .ap_clk(ap_clk),
        .\q1_reg[1]_0 (p_0_in__7),
        .\q1_reg[1]_1 (v_V_7_address0),
        .\q1_reg[1]_2 ({ap_CS_fsm_state10,ap_CS_fsm_state6}),
        .\q1_reg[1]_3 (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .\q1_reg[1]_4 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_47),
        .\q1_reg[1]_5 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_48),
        .\q1_reg[1]_6 (v_V_1_U_n_10),
        .\q1_reg[6]_0 (v_V_ce1));
  bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_14 v_V_U
       (.ADDRA(v_V_address1),
        .ADDRH(v_V_address0),
        .Q(v_V_q1),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in__0),
        .\q1_reg[1]_0 ({ap_CS_fsm_state10,ap_CS_fsm_state6}),
        .\q1_reg[1]_1 (\icmp_ln1031_reg_5198_reg_n_3_[0] ),
        .\q1_reg[1]_2 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_96),
        .\q1_reg[1]_3 (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_n_97),
        .\q1_reg[1]_4 (v_V_1_U_n_10),
        .\q1_reg[6]_0 (v_V_ce1));
  LUT6 #(
    .INIT(64'h3C3C3C2C2C0C0C4C)) 
    \zext_ln48_reg_5184[10]_i_1 
       (.I0(\zext_ln48_reg_5184[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[10]),
        .I2(zext_ln34_fu_4716_p1[9]),
        .I3(zext_ln34_fu_4716_p1[7]),
        .I4(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .I5(zext_ln34_fu_4716_p1[8]),
        .O(bin_end_fu_4745_p2[10]));
  LUT6 #(
    .INIT(64'hCCCCCCC800000000)) 
    \zext_ln48_reg_5184[11]_i_1 
       (.I0(\zext_ln48_reg_5184[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[9]),
        .I2(zext_ln34_fu_4716_p1[7]),
        .I3(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .I4(zext_ln34_fu_4716_p1[8]),
        .I5(zext_ln34_fu_4716_p1[10]),
        .O(bin_end_fu_4745_p2[11]));
  LUT6 #(
    .INIT(64'h8022004002002400)) 
    \zext_ln48_reg_5184[11]_i_2 
       (.I0(zext_ln34_fu_4716_p1[8]),
        .I1(zext_ln34_fu_4716_p1[6]),
        .I2(zext_ln34_fu_4716_p1[3]),
        .I3(zext_ln34_fu_4716_p1[5]),
        .I4(zext_ln34_fu_4716_p1[4]),
        .I5(zext_ln34_fu_4716_p1[7]),
        .O(\zext_ln48_reg_5184[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \zext_ln48_reg_5184[2]_i_1 
       (.I0(zext_ln34_fu_4716_p1[4]),
        .I1(zext_ln34_fu_4716_p1[3]),
        .O(bin_end_fu_4745_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h39)) 
    \zext_ln48_reg_5184[3]_i_1 
       (.I0(zext_ln34_fu_4716_p1[4]),
        .I1(zext_ln34_fu_4716_p1[5]),
        .I2(zext_ln34_fu_4716_p1[3]),
        .O(\zext_ln48_reg_5184[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h699C)) 
    \zext_ln48_reg_5184[4]_i_1 
       (.I0(zext_ln34_fu_4716_p1[4]),
        .I1(zext_ln34_fu_4716_p1[6]),
        .I2(zext_ln34_fu_4716_p1[5]),
        .I3(zext_ln34_fu_4716_p1[3]),
        .O(bin_end_fu_4745_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h399C99C6)) 
    \zext_ln48_reg_5184[5]_i_1 
       (.I0(zext_ln34_fu_4716_p1[5]),
        .I1(zext_ln34_fu_4716_p1[7]),
        .I2(zext_ln34_fu_4716_p1[6]),
        .I3(zext_ln34_fu_4716_p1[4]),
        .I4(zext_ln34_fu_4716_p1[3]),
        .O(bin_end_fu_4745_p2[5]));
  LUT6 #(
    .INIT(64'h3996999699C69C66)) 
    \zext_ln48_reg_5184[6]_i_1 
       (.I0(zext_ln34_fu_4716_p1[6]),
        .I1(zext_ln34_fu_4716_p1[8]),
        .I2(zext_ln34_fu_4716_p1[7]),
        .I3(zext_ln34_fu_4716_p1[5]),
        .I4(zext_ln34_fu_4716_p1[3]),
        .I5(zext_ln34_fu_4716_p1[4]),
        .O(bin_end_fu_4745_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln48_reg_5184[7]_i_1 
       (.I0(\zext_ln48_reg_5184[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[7]),
        .I2(zext_ln34_fu_4716_p1[9]),
        .I3(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .O(bin_end_fu_4745_p2[7]));
  LUT6 #(
    .INIT(64'h69C3C396C396963C)) 
    \zext_ln48_reg_5184[8]_i_1 
       (.I0(\zext_ln48_reg_5184[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[8]),
        .I2(zext_ln34_fu_4716_p1[10]),
        .I3(zext_ln34_fu_4716_p1[9]),
        .I4(zext_ln34_fu_4716_p1[7]),
        .I5(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .O(bin_end_fu_4745_p2[8]));
  LUT6 #(
    .INIT(64'hB334322C322C344C)) 
    \zext_ln48_reg_5184[9]_i_1 
       (.I0(\zext_ln48_reg_5184[11]_i_2_n_3 ),
        .I1(zext_ln34_fu_4716_p1[9]),
        .I2(zext_ln34_fu_4716_p1[10]),
        .I3(zext_ln34_fu_4716_p1[8]),
        .I4(\bin_start_V_reg_5174[11]_i_3_n_3 ),
        .I5(zext_ln34_fu_4716_p1[7]),
        .O(bin_end_fu_4745_p2[9]));
  FDRE \zext_ln48_reg_5184_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[10]),
        .Q(zext_ln48_reg_5184_reg[9]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[11]),
        .Q(zext_ln48_reg_5184_reg[10]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[1]),
        .Q(zext_ln48_reg_5184_reg[0]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[2]),
        .Q(zext_ln48_reg_5184_reg[1]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln48_reg_5184[3]_i_1_n_3 ),
        .Q(zext_ln48_reg_5184_reg[2]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[4]),
        .Q(zext_ln48_reg_5184_reg[3]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[5]),
        .Q(zext_ln48_reg_5184_reg[4]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[6]),
        .Q(zext_ln48_reg_5184_reg[5]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[7]),
        .Q(zext_ln48_reg_5184_reg[6]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[8]),
        .Q(zext_ln48_reg_5184_reg[7]),
        .R(1'b0));
  FDRE \zext_ln48_reg_5184_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bin_end_fu_4745_p2[9]),
        .Q(zext_ln48_reg_5184_reg[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_CTRL_s_axi" *) 
module bd_0_hls_inst_0_spiking_binam_CTRL_s_axi
   (spikes_read_fu_612,
    ap_start,
    SR,
    O,
    \spikes_read_fu_612_reg[15] ,
    \spikes_read_fu_612_reg[23] ,
    \spikes_read_fu_612_reg[31] ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_rst_n_inv,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    in_spike_count,
    s_axi_CTRL_RDATA,
    interrupt,
    Q,
    grp_nbread_fu_690_p2_0,
    \cur_id_V_fu_604_reg[0]_rep__1 ,
    DI,
    S,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_WVALID,
    ap_rst_n,
    spikes_read_fu_612_reg,
    ap_clk,
    s_axi_CTRL_AWADDR,
    ap_done,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_RREADY);
  output spikes_read_fu_612;
  output ap_start;
  output [0:0]SR;
  output [7:0]O;
  output [7:0]\spikes_read_fu_612_reg[15] ;
  output [7:0]\spikes_read_fu_612_reg[23] ;
  output [7:0]\spikes_read_fu_612_reg[31] ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_rst_n_inv;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [31:0]in_spike_count;
  output [31:0]s_axi_CTRL_RDATA;
  output interrupt;
  input [0:0]Q;
  input grp_nbread_fu_690_p2_0;
  input \cur_id_V_fu_604_reg[0]_rep__1 ;
  input [0:0]DI;
  input [0:0]S;
  input [4:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_WVALID;
  input ap_rst_n;
  input [30:0]spikes_read_fu_612_reg;
  input ap_clk;
  input [4:0]s_axi_CTRL_AWADDR;
  input ap_done;
  input [31:0]s_axi_CTRL_WDATA;
  input s_axi_CTRL_ARVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_RREADY;

  wire [0:0]DI;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire auto_restart_status_reg_n_3;
  wire \cur_id_V_fu_604_reg[0]_rep__1 ;
  wire grp_nbread_fu_690_p2_0;
  wire [31:0]in_spike_count;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire int_auto_restart_i_2_n_3;
  wire int_gie_i_1_n_3;
  wire int_gie_reg_n_3;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_in_spike_count[0]_i_1_n_3 ;
  wire \int_in_spike_count[10]_i_1_n_3 ;
  wire \int_in_spike_count[11]_i_1_n_3 ;
  wire \int_in_spike_count[12]_i_1_n_3 ;
  wire \int_in_spike_count[13]_i_1_n_3 ;
  wire \int_in_spike_count[14]_i_1_n_3 ;
  wire \int_in_spike_count[15]_i_1_n_3 ;
  wire \int_in_spike_count[16]_i_1_n_3 ;
  wire \int_in_spike_count[17]_i_1_n_3 ;
  wire \int_in_spike_count[18]_i_1_n_3 ;
  wire \int_in_spike_count[19]_i_1_n_3 ;
  wire \int_in_spike_count[1]_i_1_n_3 ;
  wire \int_in_spike_count[20]_i_1_n_3 ;
  wire \int_in_spike_count[21]_i_1_n_3 ;
  wire \int_in_spike_count[22]_i_1_n_3 ;
  wire \int_in_spike_count[23]_i_1_n_3 ;
  wire \int_in_spike_count[24]_i_1_n_3 ;
  wire \int_in_spike_count[25]_i_1_n_3 ;
  wire \int_in_spike_count[26]_i_1_n_3 ;
  wire \int_in_spike_count[27]_i_1_n_3 ;
  wire \int_in_spike_count[28]_i_1_n_3 ;
  wire \int_in_spike_count[29]_i_1_n_3 ;
  wire \int_in_spike_count[2]_i_1_n_3 ;
  wire \int_in_spike_count[30]_i_1_n_3 ;
  wire \int_in_spike_count[31]_i_1_n_3 ;
  wire \int_in_spike_count[31]_i_2_n_3 ;
  wire \int_in_spike_count[3]_i_1_n_3 ;
  wire \int_in_spike_count[4]_i_1_n_3 ;
  wire \int_in_spike_count[5]_i_1_n_3 ;
  wire \int_in_spike_count[6]_i_1_n_3 ;
  wire \int_in_spike_count[7]_i_1_n_3 ;
  wire \int_in_spike_count[8]_i_1_n_3 ;
  wire \int_in_spike_count[9]_i_1_n_3 ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_3;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_1_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire [4:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [4:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire spikes_read_fu_612;
  wire \spikes_read_fu_612[0]_i_3_n_3 ;
  wire \spikes_read_fu_612[0]_i_4_n_3 ;
  wire \spikes_read_fu_612[0]_i_5_n_3 ;
  wire \spikes_read_fu_612[0]_i_6_n_3 ;
  wire \spikes_read_fu_612[0]_i_7_n_3 ;
  wire \spikes_read_fu_612[0]_i_8_n_3 ;
  wire \spikes_read_fu_612[0]_i_9_n_3 ;
  wire \spikes_read_fu_612[16]_i_2_n_3 ;
  wire \spikes_read_fu_612[16]_i_3_n_3 ;
  wire \spikes_read_fu_612[16]_i_4_n_3 ;
  wire \spikes_read_fu_612[16]_i_5_n_3 ;
  wire \spikes_read_fu_612[16]_i_6_n_3 ;
  wire \spikes_read_fu_612[16]_i_7_n_3 ;
  wire \spikes_read_fu_612[16]_i_8_n_3 ;
  wire \spikes_read_fu_612[16]_i_9_n_3 ;
  wire \spikes_read_fu_612[24]_i_2_n_3 ;
  wire \spikes_read_fu_612[24]_i_3_n_3 ;
  wire \spikes_read_fu_612[24]_i_4_n_3 ;
  wire \spikes_read_fu_612[24]_i_5_n_3 ;
  wire \spikes_read_fu_612[24]_i_6_n_3 ;
  wire \spikes_read_fu_612[24]_i_7_n_3 ;
  wire \spikes_read_fu_612[24]_i_8_n_3 ;
  wire \spikes_read_fu_612[24]_i_9_n_3 ;
  wire \spikes_read_fu_612[8]_i_2_n_3 ;
  wire \spikes_read_fu_612[8]_i_3_n_3 ;
  wire \spikes_read_fu_612[8]_i_4_n_3 ;
  wire \spikes_read_fu_612[8]_i_5_n_3 ;
  wire \spikes_read_fu_612[8]_i_6_n_3 ;
  wire \spikes_read_fu_612[8]_i_7_n_3 ;
  wire \spikes_read_fu_612[8]_i_8_n_3 ;
  wire \spikes_read_fu_612[8]_i_9_n_3 ;
  wire [30:0]spikes_read_fu_612_reg;
  wire \spikes_read_fu_612_reg[0]_i_1_n_10 ;
  wire \spikes_read_fu_612_reg[0]_i_1_n_3 ;
  wire \spikes_read_fu_612_reg[0]_i_1_n_4 ;
  wire \spikes_read_fu_612_reg[0]_i_1_n_5 ;
  wire \spikes_read_fu_612_reg[0]_i_1_n_6 ;
  wire \spikes_read_fu_612_reg[0]_i_1_n_7 ;
  wire \spikes_read_fu_612_reg[0]_i_1_n_8 ;
  wire \spikes_read_fu_612_reg[0]_i_1_n_9 ;
  wire [7:0]\spikes_read_fu_612_reg[15] ;
  wire \spikes_read_fu_612_reg[16]_i_1_n_10 ;
  wire \spikes_read_fu_612_reg[16]_i_1_n_3 ;
  wire \spikes_read_fu_612_reg[16]_i_1_n_4 ;
  wire \spikes_read_fu_612_reg[16]_i_1_n_5 ;
  wire \spikes_read_fu_612_reg[16]_i_1_n_6 ;
  wire \spikes_read_fu_612_reg[16]_i_1_n_7 ;
  wire \spikes_read_fu_612_reg[16]_i_1_n_8 ;
  wire \spikes_read_fu_612_reg[16]_i_1_n_9 ;
  wire [7:0]\spikes_read_fu_612_reg[23] ;
  wire \spikes_read_fu_612_reg[24]_i_1_n_10 ;
  wire \spikes_read_fu_612_reg[24]_i_1_n_4 ;
  wire \spikes_read_fu_612_reg[24]_i_1_n_5 ;
  wire \spikes_read_fu_612_reg[24]_i_1_n_6 ;
  wire \spikes_read_fu_612_reg[24]_i_1_n_7 ;
  wire \spikes_read_fu_612_reg[24]_i_1_n_8 ;
  wire \spikes_read_fu_612_reg[24]_i_1_n_9 ;
  wire [7:0]\spikes_read_fu_612_reg[31] ;
  wire \spikes_read_fu_612_reg[8]_i_1_n_10 ;
  wire \spikes_read_fu_612_reg[8]_i_1_n_3 ;
  wire \spikes_read_fu_612_reg[8]_i_1_n_4 ;
  wire \spikes_read_fu_612_reg[8]_i_1_n_5 ;
  wire \spikes_read_fu_612_reg[8]_i_1_n_6 ;
  wire \spikes_read_fu_612_reg[8]_i_1_n_7 ;
  wire \spikes_read_fu_612_reg[8]_i_1_n_8 ;
  wire \spikes_read_fu_612_reg[8]_i_1_n_9 ;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire [7:7]\NLW_spikes_read_fu_612_reg[24]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(s_axi_CTRL_BREADY),
        .I4(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_1_in[7]),
        .I1(ap_start),
        .I2(Q),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \cur_id_V_fu_604[7]_i_1 
       (.I0(Q),
        .I1(ap_start),
        .I2(grp_nbread_fu_690_p2_0),
        .I3(\cur_id_V_fu_604_reg[0]_rep__1 ),
        .O(spikes_read_fu_612));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_1_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_1_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_1_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\waddr_reg_n_3_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(int_auto_restart_i_2_n_3),
        .I4(p_1_in[7]),
        .O(int_auto_restart_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\waddr_reg_n_3_[1] ),
        .I5(\waddr_reg_n_3_[0] ),
        .O(int_auto_restart_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_1_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(int_auto_restart_i_2_n_3),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_ier10_out));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[0] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(in_spike_count[0]),
        .O(\int_in_spike_count[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(in_spike_count[10]),
        .O(\int_in_spike_count[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(in_spike_count[11]),
        .O(\int_in_spike_count[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(in_spike_count[12]),
        .O(\int_in_spike_count[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(in_spike_count[13]),
        .O(\int_in_spike_count[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(in_spike_count[14]),
        .O(\int_in_spike_count[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(in_spike_count[15]),
        .O(\int_in_spike_count[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(in_spike_count[16]),
        .O(\int_in_spike_count[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(in_spike_count[17]),
        .O(\int_in_spike_count[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(in_spike_count[18]),
        .O(\int_in_spike_count[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(in_spike_count[19]),
        .O(\int_in_spike_count[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(in_spike_count[1]),
        .O(\int_in_spike_count[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(in_spike_count[20]),
        .O(\int_in_spike_count[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(in_spike_count[21]),
        .O(\int_in_spike_count[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(in_spike_count[22]),
        .O(\int_in_spike_count[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(in_spike_count[23]),
        .O(\int_in_spike_count[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(in_spike_count[24]),
        .O(\int_in_spike_count[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(in_spike_count[25]),
        .O(\int_in_spike_count[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(in_spike_count[26]),
        .O(\int_in_spike_count[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(in_spike_count[27]),
        .O(\int_in_spike_count[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(in_spike_count[28]),
        .O(\int_in_spike_count[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(in_spike_count[29]),
        .O(\int_in_spike_count[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(in_spike_count[2]),
        .O(\int_in_spike_count[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(in_spike_count[30]),
        .O(\int_in_spike_count[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_in_spike_count[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .O(\int_in_spike_count[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(in_spike_count[31]),
        .O(\int_in_spike_count[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(in_spike_count[3]),
        .O(\int_in_spike_count[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(in_spike_count[4]),
        .O(\int_in_spike_count[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(in_spike_count[5]),
        .O(\int_in_spike_count[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(in_spike_count[6]),
        .O(\int_in_spike_count[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(in_spike_count[7]),
        .O(\int_in_spike_count[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(in_spike_count[8]),
        .O(\int_in_spike_count[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_spike_count[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(in_spike_count[9]),
        .O(\int_in_spike_count[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[0] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[0]_i_1_n_3 ),
        .Q(in_spike_count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[10] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[10]_i_1_n_3 ),
        .Q(in_spike_count[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[11] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[11]_i_1_n_3 ),
        .Q(in_spike_count[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[12] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[12]_i_1_n_3 ),
        .Q(in_spike_count[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[13] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[13]_i_1_n_3 ),
        .Q(in_spike_count[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[14] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[14]_i_1_n_3 ),
        .Q(in_spike_count[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[15] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[15]_i_1_n_3 ),
        .Q(in_spike_count[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[16] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[16]_i_1_n_3 ),
        .Q(in_spike_count[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[17] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[17]_i_1_n_3 ),
        .Q(in_spike_count[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[18] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[18]_i_1_n_3 ),
        .Q(in_spike_count[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[19] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[19]_i_1_n_3 ),
        .Q(in_spike_count[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[1] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[1]_i_1_n_3 ),
        .Q(in_spike_count[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[20] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[20]_i_1_n_3 ),
        .Q(in_spike_count[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[21] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[21]_i_1_n_3 ),
        .Q(in_spike_count[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[22] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[22]_i_1_n_3 ),
        .Q(in_spike_count[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[23] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[23]_i_1_n_3 ),
        .Q(in_spike_count[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[24] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[24]_i_1_n_3 ),
        .Q(in_spike_count[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[25] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[25]_i_1_n_3 ),
        .Q(in_spike_count[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[26] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[26]_i_1_n_3 ),
        .Q(in_spike_count[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[27] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[27]_i_1_n_3 ),
        .Q(in_spike_count[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[28] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[28]_i_1_n_3 ),
        .Q(in_spike_count[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[29] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[29]_i_1_n_3 ),
        .Q(in_spike_count[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[2] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[2]_i_1_n_3 ),
        .Q(in_spike_count[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[30] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[30]_i_1_n_3 ),
        .Q(in_spike_count[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[31] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[31]_i_2_n_3 ),
        .Q(in_spike_count[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[3] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[3]_i_1_n_3 ),
        .Q(in_spike_count[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[4] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[4]_i_1_n_3 ),
        .Q(in_spike_count[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[5] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[5]_i_1_n_3 ),
        .Q(in_spike_count[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[6] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[6]_i_1_n_3 ),
        .Q(in_spike_count[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[7] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[7]_i_1_n_3 ),
        .Q(in_spike_count[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[8] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[8]_i_1_n_3 ),
        .Q(in_spike_count[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_spike_count_reg[9] 
       (.C(ap_clk),
        .CE(\int_in_spike_count[31]_i_1_n_3 ),
        .D(\int_in_spike_count[9]_i_1_n_3 ),
        .Q(in_spike_count[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(int_gie_reg_n_3),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_3),
        .I2(p_1_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00AA0CAA00000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(in_spike_count[0]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[9]_i_2_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_3),
        .I1(\int_isr_reg_n_3_[0] ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00AA0CAA00000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(in_spike_count[1]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[9]_i_2_n_3 ),
        .O(rdata[1]));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_2 
       (.I0(int_task_ap_done__0),
        .I1(p_0_in),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000C0A00000000)) 
    \rdata[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(in_spike_count[2]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[9]_i_2_n_3 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000C0A00000000)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready__0),
        .I1(in_spike_count[3]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[9]_i_2_n_3 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h00000C0A00000000)) 
    \rdata[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(in_spike_count[7]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[9]_i_2_n_3 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'h00000C0A00000000)) 
    \rdata[9]_i_1 
       (.I0(interrupt),
        .I1(in_spike_count[9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[9]_i_2_n_3 ),
        .O(rdata[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[9]_i_2_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[16]),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[17]),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[18]),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[19]),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[20]),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[21]),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[22]),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[23]),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[24]),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[25]),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[26]),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[27]),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[28]),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[29]),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[30]),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[31]),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(in_spike_count[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_fu_600[8]_i_1 
       (.I0(ap_start),
        .I1(Q),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[0]_i_3 
       (.I0(spikes_read_fu_612_reg[6]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[0]_i_4 
       (.I0(spikes_read_fu_612_reg[5]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[0]_i_5 
       (.I0(spikes_read_fu_612_reg[4]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[0]_i_6 
       (.I0(spikes_read_fu_612_reg[3]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[0]_i_7 
       (.I0(spikes_read_fu_612_reg[2]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[0]_i_8 
       (.I0(spikes_read_fu_612_reg[1]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[0]_i_9 
       (.I0(spikes_read_fu_612_reg[0]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[0]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[16]_i_2 
       (.I0(spikes_read_fu_612_reg[22]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[16]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[16]_i_3 
       (.I0(spikes_read_fu_612_reg[21]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[16]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[16]_i_4 
       (.I0(spikes_read_fu_612_reg[20]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[16]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[16]_i_5 
       (.I0(spikes_read_fu_612_reg[19]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[16]_i_6 
       (.I0(spikes_read_fu_612_reg[18]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[16]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[16]_i_7 
       (.I0(spikes_read_fu_612_reg[17]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[16]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[16]_i_8 
       (.I0(spikes_read_fu_612_reg[16]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[16]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[16]_i_9 
       (.I0(spikes_read_fu_612_reg[15]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[16]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[24]_i_2 
       (.I0(spikes_read_fu_612_reg[30]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[24]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[24]_i_3 
       (.I0(spikes_read_fu_612_reg[29]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[24]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[24]_i_4 
       (.I0(spikes_read_fu_612_reg[28]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[24]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[24]_i_5 
       (.I0(spikes_read_fu_612_reg[27]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[24]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[24]_i_6 
       (.I0(spikes_read_fu_612_reg[26]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[24]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[24]_i_7 
       (.I0(spikes_read_fu_612_reg[25]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[24]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[24]_i_8 
       (.I0(spikes_read_fu_612_reg[24]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[24]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[24]_i_9 
       (.I0(spikes_read_fu_612_reg[23]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[24]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[8]_i_2 
       (.I0(spikes_read_fu_612_reg[14]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[8]_i_3 
       (.I0(spikes_read_fu_612_reg[13]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[8]_i_4 
       (.I0(spikes_read_fu_612_reg[12]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[8]_i_5 
       (.I0(spikes_read_fu_612_reg[11]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[8]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[8]_i_6 
       (.I0(spikes_read_fu_612_reg[10]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[8]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[8]_i_7 
       (.I0(spikes_read_fu_612_reg[9]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[8]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[8]_i_8 
       (.I0(spikes_read_fu_612_reg[8]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[8]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \spikes_read_fu_612[8]_i_9 
       (.I0(spikes_read_fu_612_reg[7]),
        .I1(Q),
        .I2(ap_start),
        .O(\spikes_read_fu_612[8]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \spikes_read_fu_612_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\spikes_read_fu_612_reg[0]_i_1_n_3 ,\spikes_read_fu_612_reg[0]_i_1_n_4 ,\spikes_read_fu_612_reg[0]_i_1_n_5 ,\spikes_read_fu_612_reg[0]_i_1_n_6 ,\spikes_read_fu_612_reg[0]_i_1_n_7 ,\spikes_read_fu_612_reg[0]_i_1_n_8 ,\spikes_read_fu_612_reg[0]_i_1_n_9 ,\spikes_read_fu_612_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O(O),
        .S({\spikes_read_fu_612[0]_i_3_n_3 ,\spikes_read_fu_612[0]_i_4_n_3 ,\spikes_read_fu_612[0]_i_5_n_3 ,\spikes_read_fu_612[0]_i_6_n_3 ,\spikes_read_fu_612[0]_i_7_n_3 ,\spikes_read_fu_612[0]_i_8_n_3 ,\spikes_read_fu_612[0]_i_9_n_3 ,S}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \spikes_read_fu_612_reg[16]_i_1 
       (.CI(\spikes_read_fu_612_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\spikes_read_fu_612_reg[16]_i_1_n_3 ,\spikes_read_fu_612_reg[16]_i_1_n_4 ,\spikes_read_fu_612_reg[16]_i_1_n_5 ,\spikes_read_fu_612_reg[16]_i_1_n_6 ,\spikes_read_fu_612_reg[16]_i_1_n_7 ,\spikes_read_fu_612_reg[16]_i_1_n_8 ,\spikes_read_fu_612_reg[16]_i_1_n_9 ,\spikes_read_fu_612_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\spikes_read_fu_612_reg[23] ),
        .S({\spikes_read_fu_612[16]_i_2_n_3 ,\spikes_read_fu_612[16]_i_3_n_3 ,\spikes_read_fu_612[16]_i_4_n_3 ,\spikes_read_fu_612[16]_i_5_n_3 ,\spikes_read_fu_612[16]_i_6_n_3 ,\spikes_read_fu_612[16]_i_7_n_3 ,\spikes_read_fu_612[16]_i_8_n_3 ,\spikes_read_fu_612[16]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \spikes_read_fu_612_reg[24]_i_1 
       (.CI(\spikes_read_fu_612_reg[16]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_spikes_read_fu_612_reg[24]_i_1_CO_UNCONNECTED [7],\spikes_read_fu_612_reg[24]_i_1_n_4 ,\spikes_read_fu_612_reg[24]_i_1_n_5 ,\spikes_read_fu_612_reg[24]_i_1_n_6 ,\spikes_read_fu_612_reg[24]_i_1_n_7 ,\spikes_read_fu_612_reg[24]_i_1_n_8 ,\spikes_read_fu_612_reg[24]_i_1_n_9 ,\spikes_read_fu_612_reg[24]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\spikes_read_fu_612_reg[31] ),
        .S({\spikes_read_fu_612[24]_i_2_n_3 ,\spikes_read_fu_612[24]_i_3_n_3 ,\spikes_read_fu_612[24]_i_4_n_3 ,\spikes_read_fu_612[24]_i_5_n_3 ,\spikes_read_fu_612[24]_i_6_n_3 ,\spikes_read_fu_612[24]_i_7_n_3 ,\spikes_read_fu_612[24]_i_8_n_3 ,\spikes_read_fu_612[24]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \spikes_read_fu_612_reg[8]_i_1 
       (.CI(\spikes_read_fu_612_reg[0]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\spikes_read_fu_612_reg[8]_i_1_n_3 ,\spikes_read_fu_612_reg[8]_i_1_n_4 ,\spikes_read_fu_612_reg[8]_i_1_n_5 ,\spikes_read_fu_612_reg[8]_i_1_n_6 ,\spikes_read_fu_612_reg[8]_i_1_n_7 ,\spikes_read_fu_612_reg[8]_i_1_n_8 ,\spikes_read_fu_612_reg[8]_i_1_n_9 ,\spikes_read_fu_612_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\spikes_read_fu_612_reg[15] ),
        .S({\spikes_read_fu_612[8]_i_2_n_3 ,\spikes_read_fu_612[8]_i_3_n_3 ,\spikes_read_fu_612[8]_i_4_n_3 ,\spikes_read_fu_612[8]_i_5_n_3 ,\spikes_read_fu_612[8]_i_6_n_3 ,\spikes_read_fu_612[8]_i_7_n_3 ,\spikes_read_fu_612[8]_i_8_n_3 ,\spikes_read_fu_612[8]_i_9_n_3 }));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init
   (ADDRA,
    D,
    ap_block_pp0_stage0_11001,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg,
    SR,
    E,
    \icmp_ln1031_reg_571_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_0,
    \i_2_fu_104_reg[6] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
    \ap_CS_fsm_reg[1] ,
    \q1_reg[1] ,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_start,
    \ap_CS_fsm_reg[1]_0 ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    out_spikes_TREADY_int_regslice,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_enable_reg_pp0_iter1,
    ap_rst_n);
  output [4:0]ADDRA;
  output [1:0]D;
  output ap_block_pp0_stage0_11001;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg;
  output [0:0]SR;
  output [0:0]E;
  output \icmp_ln1031_reg_571_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_0;
  output [8:0]\i_2_fu_104_reg[6] ;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input [8:0]Q;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [4:0]\q1_reg[1] ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_start;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input out_spikes_TREADY_int_regslice;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;

  wire [4:0]ADDRA;
  wire [1:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_1;
  wire \i_2_fu_104[6]_i_2_n_3 ;
  wire \i_2_fu_104[8]_i_6_n_3 ;
  wire \i_2_fu_104[8]_i_8_n_3 ;
  wire \i_2_fu_104[8]_i_9_n_3 ;
  wire [8:0]\i_2_fu_104_reg[6] ;
  wire \icmp_ln1031_reg_571_reg[0] ;
  wire icmp_ln79_fu_391_p2;
  wire out_spikes_TREADY_int_regslice;
  wire [4:0]\q1_reg[1] ;

  LUT6 #(
    .INIT(64'hF8F8F8F88888F888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(ap_done_cache),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEEAEEEAEAAAAEEAE)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(ap_done_cache),
        .I3(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(ap_block_pp0_stage0_11001),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__2
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hAAAAA22200000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(out_spikes_TREADY_int_regslice),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I5(icmp_ln79_fu_391_p2),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_loop_init_int_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_2_fu_104[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\i_2_fu_104_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_2_fu_104[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(\i_2_fu_104_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_2_fu_104[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\i_2_fu_104_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_2_fu_104[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\i_2_fu_104_reg[6] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_2_fu_104[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(ap_loop_init),
        .I5(Q[4]),
        .O(\i_2_fu_104_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_2_fu_104[5]_i_1 
       (.I0(\i_2_fu_104[6]_i_2_n_3 ),
        .I1(Q[4]),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .O(\i_2_fu_104_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_2_fu_104[6]_i_1 
       (.I0(Q[4]),
        .I1(\i_2_fu_104[6]_i_2_n_3 ),
        .I2(Q[5]),
        .I3(ap_loop_init_int),
        .I4(Q[6]),
        .O(\i_2_fu_104_reg[6] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \i_2_fu_104[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\i_2_fu_104[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_2_fu_104[7]_i_1 
       (.I0(Q[5]),
        .I1(\i_2_fu_104[8]_i_6_n_3 ),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(Q[7]),
        .O(\i_2_fu_104_reg[6] [7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \i_2_fu_104[8]_i_1 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I1(icmp_ln79_fu_391_p2),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001),
        .O(SR));
  LUT6 #(
    .INIT(64'h4440404044444444)) 
    \i_2_fu_104[8]_i_2 
       (.I0(icmp_ln79_fu_391_p2),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(out_spikes_TREADY_int_regslice),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_2_fu_104[8]_i_3 
       (.I0(Q[6]),
        .I1(\i_2_fu_104[8]_i_6_n_3 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(ap_loop_init),
        .I5(Q[8]),
        .O(\i_2_fu_104_reg[6] [8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000070)) 
    \i_2_fu_104[8]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I2(Q[8]),
        .I3(\i_2_fu_104[8]_i_8_n_3 ),
        .I4(\i_2_fu_104[8]_i_9_n_3 ),
        .O(icmp_ln79_fu_391_p2));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \i_2_fu_104[8]_i_5 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_2_fu_104[8]_i_6 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_loop_init),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\i_2_fu_104[8]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_2_fu_104[8]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_2_fu_104[8]_i_8 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[2]),
        .O(\i_2_fu_104[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_2_fu_104[8]_i_9 
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[6]),
        .O(\i_2_fu_104[8]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8880808088888888)) 
    \i_reg_493[7]_i_1 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(out_spikes_TREADY_int_regslice),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_6_i_10__6
       (.I0(Q[6]),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .I4(\q1_reg[1] [3]),
        .O(ADDRA[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_6_i_11__6
       (.I0(Q[5]),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .I4(\q1_reg[1] [2]),
        .O(ADDRA[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_6_i_12__6
       (.I0(Q[4]),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .I4(\q1_reg[1] [1]),
        .O(ADDRA[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_6_i_13__6
       (.I0(Q[3]),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .I4(\q1_reg[1] [0]),
        .O(ADDRA[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_6_i_9__6
       (.I0(Q[7]),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[1] [2]),
        .I4(\q1_reg[1] [4]),
        .O(ADDRA[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \v_V_1_addr_reg_521[4]_i_1 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln1031_reg_571_reg[0] ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0000EAFF)) 
    \v_V_1_addr_reg_521[4]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(out_spikes_TREADY_int_regslice),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(icmp_ln79_fu_391_p2),
        .O(\icmp_ln1031_reg_571_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_15
   (D,
    \has_spike_fu_616_reg[0] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg_0,
    i_1_fu_641,
    i_1_fu_640,
    ref_timer_V_7_address1,
    add_ln70_fu_218_p2,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
    CO,
    has_spike_fu_616,
    \ap_CS_fsm_reg[7] ,
    \i_1_fu_64_reg[4] ,
    \trunc_ln1035_reg_354_reg[0] ,
    ap_rst_n,
    \i_1_fu_64_reg[5] ,
    \i_1_fu_64_reg[8] ,
    \i_1_fu_64_reg[4]_0 ,
    \i_1_fu_64_reg[4]_1 ,
    \i_1_fu_64_reg[8]_0 ,
    \i_1_fu_64_reg[8]_1 ,
    \i_1_fu_64_reg[4]_2 ,
    \i_1_fu_64_reg[4]_3 ,
    \i_1_fu_64_reg[8]_2 ,
    \i_1_fu_64_reg[5]_0 );
  output [1:0]D;
  output \has_spike_fu_616_reg[0] ;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg_0;
  output i_1_fu_641;
  output i_1_fu_640;
  output [4:0]ref_timer_V_7_address1;
  output [8:0]add_ln70_fu_218_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  input [0:0]CO;
  input has_spike_fu_616;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input \i_1_fu_64_reg[4] ;
  input \trunc_ln1035_reg_354_reg[0] ;
  input ap_rst_n;
  input \i_1_fu_64_reg[5] ;
  input \i_1_fu_64_reg[8] ;
  input \i_1_fu_64_reg[4]_0 ;
  input \i_1_fu_64_reg[4]_1 ;
  input \i_1_fu_64_reg[8]_0 ;
  input \i_1_fu_64_reg[8]_1 ;
  input \i_1_fu_64_reg[4]_2 ;
  input \i_1_fu_64_reg[4]_3 ;
  input \i_1_fu_64_reg[8]_2 ;
  input \i_1_fu_64_reg[5]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]Q;
  wire [8:0]add_ln70_fu_218_p2;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg_0;
  wire has_spike_fu_616;
  wire \has_spike_fu_616_reg[0] ;
  wire i_1_fu_640;
  wire i_1_fu_641;
  wire \i_1_fu_64[4]_i_2_n_3 ;
  wire \i_1_fu_64_reg[4] ;
  wire \i_1_fu_64_reg[4]_0 ;
  wire \i_1_fu_64_reg[4]_1 ;
  wire \i_1_fu_64_reg[4]_2 ;
  wire \i_1_fu_64_reg[4]_3 ;
  wire \i_1_fu_64_reg[5] ;
  wire \i_1_fu_64_reg[5]_0 ;
  wire \i_1_fu_64_reg[8] ;
  wire \i_1_fu_64_reg[8]_0 ;
  wire \i_1_fu_64_reg[8]_1 ;
  wire \i_1_fu_64_reg[8]_2 ;
  wire [4:0]ref_timer_V_7_address1;
  wire \trunc_ln1035_reg_354[2]_i_3_n_3 ;
  wire \trunc_ln1035_reg_354[2]_i_4_n_3 ;
  wire \trunc_ln1035_reg_354_reg[0] ;

  LUT6 #(
    .INIT(64'h7F00FFFF7F007F00)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(has_spike_fu_616),
        .I2(CO),
        .I3(Q[0]),
        .I4(ap_NS_fsm18_out),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h222E0000)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(ap_done_cache),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\trunc_ln1035_reg_354[2]_i_3_n_3 ),
        .I4(Q[1]),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__0
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFF5D)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I3(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready),
        .O(ap_loop_init_int_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I2(\trunc_ln1035_reg_354[2]_i_3_n_3 ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F00FFFF7F007F00)) 
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_i_1
       (.I0(CO),
        .I1(has_spike_fu_616),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(Q[0]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .O(\has_spike_fu_616_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_1_fu_64[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_1_fu_64_reg[4] ),
        .O(add_ln70_fu_218_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_1_fu_64[1]_i_1 
       (.I0(\i_1_fu_64_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_64_reg[4] ),
        .O(add_ln70_fu_218_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_1_fu_64[2]_i_1 
       (.I0(\i_1_fu_64_reg[4] ),
        .I1(\i_1_fu_64_reg[4]_3 ),
        .I2(ap_loop_init_int),
        .I3(\i_1_fu_64_reg[4]_2 ),
        .O(add_ln70_fu_218_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_1_fu_64[3]_i_1 
       (.I0(\i_1_fu_64_reg[4]_3 ),
        .I1(\i_1_fu_64_reg[4] ),
        .I2(\i_1_fu_64_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .I4(\i_1_fu_64_reg[4]_0 ),
        .O(add_ln70_fu_218_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_1_fu_64[4]_i_1 
       (.I0(\i_1_fu_64_reg[4]_2 ),
        .I1(\i_1_fu_64_reg[4] ),
        .I2(\i_1_fu_64_reg[4]_3 ),
        .I3(\i_1_fu_64_reg[4]_0 ),
        .I4(\i_1_fu_64[4]_i_2_n_3 ),
        .I5(\i_1_fu_64_reg[4]_1 ),
        .O(add_ln70_fu_218_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_1_fu_64[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .O(\i_1_fu_64[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_1_fu_64[5]_i_1 
       (.I0(\i_1_fu_64_reg[5]_0 ),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_64_reg[5] ),
        .O(add_ln70_fu_218_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_1_fu_64[6]_i_1 
       (.I0(\i_1_fu_64_reg[8]_2 ),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_64_reg[8] ),
        .O(add_ln70_fu_218_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \i_1_fu_64[7]_i_1 
       (.I0(\i_1_fu_64_reg[8]_2 ),
        .I1(\i_1_fu_64_reg[8] ),
        .I2(ap_loop_init_int),
        .I3(\i_1_fu_64_reg[8]_0 ),
        .O(add_ln70_fu_218_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \i_1_fu_64[8]_i_1 
       (.I0(\trunc_ln1035_reg_354[2]_i_3_n_3 ),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(i_1_fu_640));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \i_1_fu_64[8]_i_2 
       (.I0(\i_1_fu_64_reg[8]_0 ),
        .I1(\i_1_fu_64_reg[8]_2 ),
        .I2(\i_1_fu_64_reg[8] ),
        .I3(ap_loop_init_int),
        .I4(\i_1_fu_64_reg[8]_1 ),
        .O(add_ln70_fu_218_p2[8]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_0_i_10
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_64_reg[5] ),
        .O(ref_timer_V_7_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_0_i_11
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_64_reg[8] ),
        .O(ref_timer_V_7_address1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_0_i_12
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_64_reg[8]_0 ),
        .O(ref_timer_V_7_address1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_0_i_8
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_64_reg[4]_0 ),
        .O(ref_timer_V_7_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_0_i_9
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_64_reg[4]_1 ),
        .O(ref_timer_V_7_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h3F152A00)) 
    \trunc_ln1035_reg_354[0]_i_1 
       (.I0(\trunc_ln1035_reg_354[2]_i_3_n_3 ),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_1_fu_64_reg[4] ),
        .I4(\trunc_ln1035_reg_354_reg[0] ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1035_reg_354[2]_i_1 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \trunc_ln1035_reg_354[2]_i_2 
       (.I0(\trunc_ln1035_reg_354[2]_i_3_n_3 ),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(i_1_fu_641));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trunc_ln1035_reg_354[2]_i_3 
       (.I0(\trunc_ln1035_reg_354[2]_i_4_n_3 ),
        .I1(\i_1_fu_64_reg[5] ),
        .I2(\i_1_fu_64_reg[8] ),
        .I3(\i_1_fu_64_reg[4]_0 ),
        .I4(\i_1_fu_64_reg[4]_1 ),
        .O(\trunc_ln1035_reg_354[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \trunc_ln1035_reg_354[2]_i_4 
       (.I0(\i_1_fu_64_reg[4] ),
        .I1(\i_1_fu_64_reg[8]_0 ),
        .I2(\i_1_fu_64_reg[8]_1 ),
        .I3(\i_1_fu_64_reg[4]_2 ),
        .I4(\i_1_fu_64_reg[4]_3 ),
        .O(\trunc_ln1035_reg_354[2]_i_4_n_3 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_16
   (D,
    E,
    \ap_CS_fsm_reg[5] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg,
    \ap_CS_fsm_reg[4] ,
    ap_loop_init_int_reg_0,
    \bank_fu_576_reg[2] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready,
    \bank_fu_576_reg[1] ,
    \bank_fu_576_reg[4] ,
    ap_loop_init_int_reg_1,
    tmp_fu_2392_p34,
    ap_loop_init_int_reg_2,
    tmp_3_fu_2532_p34,
    tmp_5_fu_2672_p34,
    tmp_8_fu_2812_p34,
    tmp_9_fu_2882_p34,
    tmp_7_fu_2742_p34,
    tmp_4_fu_2602_p34,
    tmp_1_fu_2462_p34,
    add_ln54_fu_2370_p2,
    ap_rst_n_inv,
    ap_clk,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    \threshold_V_2_reg_4036_reg[0] ,
    Q,
    ap_NS_fsm114_out,
    \zext_ln54_reg_3072_reg[0] ,
    \zext_ln54_reg_3072_reg[3] ,
    \bank_fu_576_reg[4]_0 ,
    \zext_ln54_reg_3072_reg[1] ,
    \zext_ln54_reg_3072_reg[4] ,
    p_ZL14storage_matrix_64_load_reg_6522,
    p_ZL14storage_matrix_72_load_reg_6527,
    p_ZL14storage_matrix_80_load_reg_6532,
    p_ZL14storage_matrix_88_load_reg_6537,
    p_ZL14storage_matrix_96_load_reg_6542,
    p_ZL14storage_matrix_104_load_reg_6547,
    p_ZL14storage_matrix_112_load_reg_6552,
    p_ZL14storage_matrix_120_load_reg_6557,
    p_ZL14storage_matrix_0_load_reg_6482,
    p_ZL14storage_matrix_8_load_reg_6487,
    p_ZL14storage_matrix_16_load_reg_6492,
    p_ZL14storage_matrix_24_load_reg_6497,
    p_ZL14storage_matrix_32_load_reg_6502,
    p_ZL14storage_matrix_40_load_reg_6507,
    p_ZL14storage_matrix_48_load_reg_6512,
    p_ZL14storage_matrix_56_load_reg_6517,
    p_ZL14storage_matrix_192_load_reg_6602,
    p_ZL14storage_matrix_200_load_reg_6607,
    p_ZL14storage_matrix_208_load_reg_6612,
    p_ZL14storage_matrix_216_load_reg_6617,
    p_ZL14storage_matrix_224_load_reg_6622,
    p_ZL14storage_matrix_232_load_reg_6627,
    p_ZL14storage_matrix_240_load_reg_6632,
    p_ZL14storage_matrix_248_load_reg_6637,
    p_ZL14storage_matrix_128_load_reg_6562,
    p_ZL14storage_matrix_136_load_reg_6567,
    p_ZL14storage_matrix_144_load_reg_6572,
    p_ZL14storage_matrix_152_load_reg_6577,
    p_ZL14storage_matrix_160_load_reg_6582,
    p_ZL14storage_matrix_168_load_reg_6587,
    p_ZL14storage_matrix_176_load_reg_6592,
    p_ZL14storage_matrix_184_load_reg_6597,
    p_ZL14storage_matrix_66_load_reg_6842,
    p_ZL14storage_matrix_74_load_reg_6847,
    p_ZL14storage_matrix_82_load_reg_6852,
    p_ZL14storage_matrix_90_load_reg_6857,
    p_ZL14storage_matrix_98_load_reg_6862,
    p_ZL14storage_matrix_106_load_reg_6867,
    p_ZL14storage_matrix_114_load_reg_6872,
    p_ZL14storage_matrix_122_load_reg_6877,
    p_ZL14storage_matrix_2_load_reg_6802,
    p_ZL14storage_matrix_10_load_reg_6807,
    p_ZL14storage_matrix_18_load_reg_6812,
    p_ZL14storage_matrix_26_load_reg_6817,
    p_ZL14storage_matrix_34_load_reg_6822,
    p_ZL14storage_matrix_42_load_reg_6827,
    p_ZL14storage_matrix_50_load_reg_6832,
    p_ZL14storage_matrix_58_load_reg_6837,
    p_ZL14storage_matrix_194_load_reg_6922,
    p_ZL14storage_matrix_202_load_reg_6927,
    p_ZL14storage_matrix_210_load_reg_6932,
    p_ZL14storage_matrix_218_load_reg_6937,
    p_ZL14storage_matrix_226_load_reg_6942,
    p_ZL14storage_matrix_234_load_reg_6947,
    p_ZL14storage_matrix_242_load_reg_6952,
    p_ZL14storage_matrix_250_load_reg_6957,
    p_ZL14storage_matrix_130_load_reg_6882,
    p_ZL14storage_matrix_138_load_reg_6887,
    p_ZL14storage_matrix_146_load_reg_6892,
    p_ZL14storage_matrix_154_load_reg_6897,
    p_ZL14storage_matrix_162_load_reg_6902,
    p_ZL14storage_matrix_170_load_reg_6907,
    p_ZL14storage_matrix_178_load_reg_6912,
    p_ZL14storage_matrix_186_load_reg_6917,
    p_ZL14storage_matrix_68_load_reg_7162,
    p_ZL14storage_matrix_76_load_reg_7167,
    p_ZL14storage_matrix_84_load_reg_7172,
    p_ZL14storage_matrix_92_load_reg_7177,
    p_ZL14storage_matrix_100_load_reg_7182,
    p_ZL14storage_matrix_108_load_reg_7187,
    p_ZL14storage_matrix_116_load_reg_7192,
    p_ZL14storage_matrix_124_load_reg_7197,
    p_ZL14storage_matrix_4_load_reg_7122,
    p_ZL14storage_matrix_12_load_reg_7127,
    p_ZL14storage_matrix_20_load_reg_7132,
    p_ZL14storage_matrix_28_load_reg_7137,
    p_ZL14storage_matrix_36_load_reg_7142,
    p_ZL14storage_matrix_44_load_reg_7147,
    p_ZL14storage_matrix_52_load_reg_7152,
    p_ZL14storage_matrix_60_load_reg_7157,
    p_ZL14storage_matrix_196_load_reg_7242,
    p_ZL14storage_matrix_204_load_reg_7247,
    p_ZL14storage_matrix_212_load_reg_7252,
    p_ZL14storage_matrix_220_load_reg_7257,
    p_ZL14storage_matrix_228_load_reg_7262,
    p_ZL14storage_matrix_236_load_reg_7267,
    p_ZL14storage_matrix_244_load_reg_7272,
    p_ZL14storage_matrix_252_load_reg_7277,
    p_ZL14storage_matrix_132_load_reg_7202,
    p_ZL14storage_matrix_140_load_reg_7207,
    p_ZL14storage_matrix_148_load_reg_7212,
    p_ZL14storage_matrix_156_load_reg_7217,
    p_ZL14storage_matrix_164_load_reg_7222,
    p_ZL14storage_matrix_172_load_reg_7227,
    p_ZL14storage_matrix_180_load_reg_7232,
    p_ZL14storage_matrix_188_load_reg_7237,
    p_ZL14storage_matrix_70_load_reg_7482,
    p_ZL14storage_matrix_78_load_reg_7487,
    p_ZL14storage_matrix_86_load_reg_7492,
    p_ZL14storage_matrix_94_load_reg_7497,
    p_ZL14storage_matrix_102_load_reg_7502,
    p_ZL14storage_matrix_110_load_reg_7507,
    p_ZL14storage_matrix_118_load_reg_7512,
    p_ZL14storage_matrix_126_load_reg_7517,
    p_ZL14storage_matrix_6_load_reg_7442,
    p_ZL14storage_matrix_14_load_reg_7447,
    p_ZL14storage_matrix_22_load_reg_7452,
    p_ZL14storage_matrix_30_load_reg_7457,
    p_ZL14storage_matrix_38_load_reg_7462,
    p_ZL14storage_matrix_46_load_reg_7467,
    p_ZL14storage_matrix_54_load_reg_7472,
    p_ZL14storage_matrix_62_load_reg_7477,
    p_ZL14storage_matrix_198_load_reg_7562,
    p_ZL14storage_matrix_206_load_reg_7567,
    p_ZL14storage_matrix_214_load_reg_7572,
    p_ZL14storage_matrix_222_load_reg_7577,
    p_ZL14storage_matrix_230_load_reg_7582,
    p_ZL14storage_matrix_238_load_reg_7587,
    p_ZL14storage_matrix_246_load_reg_7592,
    p_ZL14storage_matrix_254_load_reg_7597,
    p_ZL14storage_matrix_134_load_reg_7522,
    p_ZL14storage_matrix_142_load_reg_7527,
    p_ZL14storage_matrix_150_load_reg_7532,
    p_ZL14storage_matrix_158_load_reg_7537,
    p_ZL14storage_matrix_166_load_reg_7542,
    p_ZL14storage_matrix_174_load_reg_7547,
    p_ZL14storage_matrix_182_load_reg_7552,
    p_ZL14storage_matrix_190_load_reg_7557,
    p_ZL14storage_matrix_71_load_reg_7642,
    p_ZL14storage_matrix_79_load_reg_7647,
    p_ZL14storage_matrix_87_load_reg_7652,
    p_ZL14storage_matrix_95_load_reg_7657,
    p_ZL14storage_matrix_103_load_reg_7662,
    p_ZL14storage_matrix_111_load_reg_7667,
    p_ZL14storage_matrix_119_load_reg_7672,
    p_ZL14storage_matrix_127_load_reg_7677,
    p_ZL14storage_matrix_7_load_reg_7602,
    p_ZL14storage_matrix_15_load_reg_7607,
    p_ZL14storage_matrix_23_load_reg_7612,
    p_ZL14storage_matrix_31_load_reg_7617,
    p_ZL14storage_matrix_39_load_reg_7622,
    p_ZL14storage_matrix_47_load_reg_7627,
    p_ZL14storage_matrix_55_load_reg_7632,
    p_ZL14storage_matrix_63_load_reg_7637,
    p_ZL14storage_matrix_199_load_reg_7722,
    p_ZL14storage_matrix_207_load_reg_7727,
    p_ZL14storage_matrix_215_load_reg_7732,
    p_ZL14storage_matrix_223_load_reg_7737,
    p_ZL14storage_matrix_231_load_reg_7742,
    p_ZL14storage_matrix_239_load_reg_7747,
    p_ZL14storage_matrix_247_load_reg_7752,
    p_ZL14storage_matrix_255_load_reg_7757,
    p_ZL14storage_matrix_135_load_reg_7682,
    p_ZL14storage_matrix_143_load_reg_7687,
    p_ZL14storage_matrix_151_load_reg_7692,
    p_ZL14storage_matrix_159_load_reg_7697,
    p_ZL14storage_matrix_167_load_reg_7702,
    p_ZL14storage_matrix_175_load_reg_7707,
    p_ZL14storage_matrix_183_load_reg_7712,
    p_ZL14storage_matrix_191_load_reg_7717,
    p_ZL14storage_matrix_69_load_reg_7322,
    p_ZL14storage_matrix_77_load_reg_7327,
    p_ZL14storage_matrix_85_load_reg_7332,
    p_ZL14storage_matrix_93_load_reg_7337,
    p_ZL14storage_matrix_101_load_reg_7342,
    p_ZL14storage_matrix_109_load_reg_7347,
    p_ZL14storage_matrix_117_load_reg_7352,
    p_ZL14storage_matrix_125_load_reg_7357,
    p_ZL14storage_matrix_5_load_reg_7282,
    p_ZL14storage_matrix_13_load_reg_7287,
    p_ZL14storage_matrix_21_load_reg_7292,
    p_ZL14storage_matrix_29_load_reg_7297,
    p_ZL14storage_matrix_37_load_reg_7302,
    p_ZL14storage_matrix_45_load_reg_7307,
    p_ZL14storage_matrix_53_load_reg_7312,
    p_ZL14storage_matrix_61_load_reg_7317,
    p_ZL14storage_matrix_197_load_reg_7402,
    p_ZL14storage_matrix_205_load_reg_7407,
    p_ZL14storage_matrix_213_load_reg_7412,
    p_ZL14storage_matrix_221_load_reg_7417,
    p_ZL14storage_matrix_229_load_reg_7422,
    p_ZL14storage_matrix_237_load_reg_7427,
    p_ZL14storage_matrix_245_load_reg_7432,
    p_ZL14storage_matrix_253_load_reg_7437,
    p_ZL14storage_matrix_133_load_reg_7362,
    p_ZL14storage_matrix_141_load_reg_7367,
    p_ZL14storage_matrix_149_load_reg_7372,
    p_ZL14storage_matrix_157_load_reg_7377,
    p_ZL14storage_matrix_165_load_reg_7382,
    p_ZL14storage_matrix_173_load_reg_7387,
    p_ZL14storage_matrix_181_load_reg_7392,
    p_ZL14storage_matrix_189_load_reg_7397,
    p_ZL14storage_matrix_67_load_reg_7002,
    p_ZL14storage_matrix_75_load_reg_7007,
    p_ZL14storage_matrix_83_load_reg_7012,
    p_ZL14storage_matrix_91_load_reg_7017,
    p_ZL14storage_matrix_99_load_reg_7022,
    p_ZL14storage_matrix_107_load_reg_7027,
    p_ZL14storage_matrix_115_load_reg_7032,
    p_ZL14storage_matrix_123_load_reg_7037,
    p_ZL14storage_matrix_3_load_reg_6962,
    p_ZL14storage_matrix_11_load_reg_6967,
    p_ZL14storage_matrix_19_load_reg_6972,
    p_ZL14storage_matrix_27_load_reg_6977,
    p_ZL14storage_matrix_35_load_reg_6982,
    p_ZL14storage_matrix_43_load_reg_6987,
    p_ZL14storage_matrix_51_load_reg_6992,
    p_ZL14storage_matrix_59_load_reg_6997,
    p_ZL14storage_matrix_195_load_reg_7082,
    p_ZL14storage_matrix_203_load_reg_7087,
    p_ZL14storage_matrix_211_load_reg_7092,
    p_ZL14storage_matrix_219_load_reg_7097,
    p_ZL14storage_matrix_227_load_reg_7102,
    p_ZL14storage_matrix_235_load_reg_7107,
    p_ZL14storage_matrix_243_load_reg_7112,
    p_ZL14storage_matrix_251_load_reg_7117,
    p_ZL14storage_matrix_131_load_reg_7042,
    p_ZL14storage_matrix_139_load_reg_7047,
    p_ZL14storage_matrix_147_load_reg_7052,
    p_ZL14storage_matrix_155_load_reg_7057,
    p_ZL14storage_matrix_163_load_reg_7062,
    p_ZL14storage_matrix_171_load_reg_7067,
    p_ZL14storage_matrix_179_load_reg_7072,
    p_ZL14storage_matrix_187_load_reg_7077,
    p_ZL14storage_matrix_65_load_reg_6682,
    p_ZL14storage_matrix_73_load_reg_6687,
    p_ZL14storage_matrix_81_load_reg_6692,
    p_ZL14storage_matrix_89_load_reg_6697,
    p_ZL14storage_matrix_97_load_reg_6702,
    p_ZL14storage_matrix_105_load_reg_6707,
    p_ZL14storage_matrix_113_load_reg_6712,
    p_ZL14storage_matrix_121_load_reg_6717,
    p_ZL14storage_matrix_1_load_reg_6642,
    p_ZL14storage_matrix_9_load_reg_6647,
    p_ZL14storage_matrix_17_load_reg_6652,
    p_ZL14storage_matrix_25_load_reg_6657,
    p_ZL14storage_matrix_33_load_reg_6662,
    p_ZL14storage_matrix_41_load_reg_6667,
    p_ZL14storage_matrix_49_load_reg_6672,
    p_ZL14storage_matrix_57_load_reg_6677,
    p_ZL14storage_matrix_193_load_reg_6762,
    p_ZL14storage_matrix_201_load_reg_6767,
    p_ZL14storage_matrix_209_load_reg_6772,
    p_ZL14storage_matrix_217_load_reg_6777,
    p_ZL14storage_matrix_225_load_reg_6782,
    p_ZL14storage_matrix_233_load_reg_6787,
    p_ZL14storage_matrix_241_load_reg_6792,
    p_ZL14storage_matrix_249_load_reg_6797,
    p_ZL14storage_matrix_129_load_reg_6722,
    p_ZL14storage_matrix_137_load_reg_6727,
    p_ZL14storage_matrix_145_load_reg_6732,
    p_ZL14storage_matrix_153_load_reg_6737,
    p_ZL14storage_matrix_161_load_reg_6742,
    p_ZL14storage_matrix_169_load_reg_6747,
    p_ZL14storage_matrix_177_load_reg_6752,
    p_ZL14storage_matrix_185_load_reg_6757,
    \bank_fu_576_reg[5] ,
    ap_rst_n);
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[5] ;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg;
  output \ap_CS_fsm_reg[4] ;
  output ap_loop_init_int_reg_0;
  output \bank_fu_576_reg[2] ;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready;
  output [0:0]\bank_fu_576_reg[1] ;
  output [4:0]\bank_fu_576_reg[4] ;
  output ap_loop_init_int_reg_1;
  output tmp_fu_2392_p34;
  output ap_loop_init_int_reg_2;
  output tmp_3_fu_2532_p34;
  output tmp_5_fu_2672_p34;
  output tmp_8_fu_2812_p34;
  output tmp_9_fu_2882_p34;
  output tmp_7_fu_2742_p34;
  output tmp_4_fu_2602_p34;
  output tmp_1_fu_2462_p34;
  output [3:0]add_ln54_fu_2370_p2;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input \threshold_V_2_reg_4036_reg[0] ;
  input [2:0]Q;
  input ap_NS_fsm114_out;
  input \zext_ln54_reg_3072_reg[0] ;
  input \zext_ln54_reg_3072_reg[3] ;
  input \bank_fu_576_reg[4]_0 ;
  input \zext_ln54_reg_3072_reg[1] ;
  input \zext_ln54_reg_3072_reg[4] ;
  input p_ZL14storage_matrix_64_load_reg_6522;
  input p_ZL14storage_matrix_72_load_reg_6527;
  input p_ZL14storage_matrix_80_load_reg_6532;
  input p_ZL14storage_matrix_88_load_reg_6537;
  input p_ZL14storage_matrix_96_load_reg_6542;
  input p_ZL14storage_matrix_104_load_reg_6547;
  input p_ZL14storage_matrix_112_load_reg_6552;
  input p_ZL14storage_matrix_120_load_reg_6557;
  input p_ZL14storage_matrix_0_load_reg_6482;
  input p_ZL14storage_matrix_8_load_reg_6487;
  input p_ZL14storage_matrix_16_load_reg_6492;
  input p_ZL14storage_matrix_24_load_reg_6497;
  input p_ZL14storage_matrix_32_load_reg_6502;
  input p_ZL14storage_matrix_40_load_reg_6507;
  input p_ZL14storage_matrix_48_load_reg_6512;
  input p_ZL14storage_matrix_56_load_reg_6517;
  input p_ZL14storage_matrix_192_load_reg_6602;
  input p_ZL14storage_matrix_200_load_reg_6607;
  input p_ZL14storage_matrix_208_load_reg_6612;
  input p_ZL14storage_matrix_216_load_reg_6617;
  input p_ZL14storage_matrix_224_load_reg_6622;
  input p_ZL14storage_matrix_232_load_reg_6627;
  input p_ZL14storage_matrix_240_load_reg_6632;
  input p_ZL14storage_matrix_248_load_reg_6637;
  input p_ZL14storage_matrix_128_load_reg_6562;
  input p_ZL14storage_matrix_136_load_reg_6567;
  input p_ZL14storage_matrix_144_load_reg_6572;
  input p_ZL14storage_matrix_152_load_reg_6577;
  input p_ZL14storage_matrix_160_load_reg_6582;
  input p_ZL14storage_matrix_168_load_reg_6587;
  input p_ZL14storage_matrix_176_load_reg_6592;
  input p_ZL14storage_matrix_184_load_reg_6597;
  input p_ZL14storage_matrix_66_load_reg_6842;
  input p_ZL14storage_matrix_74_load_reg_6847;
  input p_ZL14storage_matrix_82_load_reg_6852;
  input p_ZL14storage_matrix_90_load_reg_6857;
  input p_ZL14storage_matrix_98_load_reg_6862;
  input p_ZL14storage_matrix_106_load_reg_6867;
  input p_ZL14storage_matrix_114_load_reg_6872;
  input p_ZL14storage_matrix_122_load_reg_6877;
  input p_ZL14storage_matrix_2_load_reg_6802;
  input p_ZL14storage_matrix_10_load_reg_6807;
  input p_ZL14storage_matrix_18_load_reg_6812;
  input p_ZL14storage_matrix_26_load_reg_6817;
  input p_ZL14storage_matrix_34_load_reg_6822;
  input p_ZL14storage_matrix_42_load_reg_6827;
  input p_ZL14storage_matrix_50_load_reg_6832;
  input p_ZL14storage_matrix_58_load_reg_6837;
  input p_ZL14storage_matrix_194_load_reg_6922;
  input p_ZL14storage_matrix_202_load_reg_6927;
  input p_ZL14storage_matrix_210_load_reg_6932;
  input p_ZL14storage_matrix_218_load_reg_6937;
  input p_ZL14storage_matrix_226_load_reg_6942;
  input p_ZL14storage_matrix_234_load_reg_6947;
  input p_ZL14storage_matrix_242_load_reg_6952;
  input p_ZL14storage_matrix_250_load_reg_6957;
  input p_ZL14storage_matrix_130_load_reg_6882;
  input p_ZL14storage_matrix_138_load_reg_6887;
  input p_ZL14storage_matrix_146_load_reg_6892;
  input p_ZL14storage_matrix_154_load_reg_6897;
  input p_ZL14storage_matrix_162_load_reg_6902;
  input p_ZL14storage_matrix_170_load_reg_6907;
  input p_ZL14storage_matrix_178_load_reg_6912;
  input p_ZL14storage_matrix_186_load_reg_6917;
  input p_ZL14storage_matrix_68_load_reg_7162;
  input p_ZL14storage_matrix_76_load_reg_7167;
  input p_ZL14storage_matrix_84_load_reg_7172;
  input p_ZL14storage_matrix_92_load_reg_7177;
  input p_ZL14storage_matrix_100_load_reg_7182;
  input p_ZL14storage_matrix_108_load_reg_7187;
  input p_ZL14storage_matrix_116_load_reg_7192;
  input p_ZL14storage_matrix_124_load_reg_7197;
  input p_ZL14storage_matrix_4_load_reg_7122;
  input p_ZL14storage_matrix_12_load_reg_7127;
  input p_ZL14storage_matrix_20_load_reg_7132;
  input p_ZL14storage_matrix_28_load_reg_7137;
  input p_ZL14storage_matrix_36_load_reg_7142;
  input p_ZL14storage_matrix_44_load_reg_7147;
  input p_ZL14storage_matrix_52_load_reg_7152;
  input p_ZL14storage_matrix_60_load_reg_7157;
  input p_ZL14storage_matrix_196_load_reg_7242;
  input p_ZL14storage_matrix_204_load_reg_7247;
  input p_ZL14storage_matrix_212_load_reg_7252;
  input p_ZL14storage_matrix_220_load_reg_7257;
  input p_ZL14storage_matrix_228_load_reg_7262;
  input p_ZL14storage_matrix_236_load_reg_7267;
  input p_ZL14storage_matrix_244_load_reg_7272;
  input p_ZL14storage_matrix_252_load_reg_7277;
  input p_ZL14storage_matrix_132_load_reg_7202;
  input p_ZL14storage_matrix_140_load_reg_7207;
  input p_ZL14storage_matrix_148_load_reg_7212;
  input p_ZL14storage_matrix_156_load_reg_7217;
  input p_ZL14storage_matrix_164_load_reg_7222;
  input p_ZL14storage_matrix_172_load_reg_7227;
  input p_ZL14storage_matrix_180_load_reg_7232;
  input p_ZL14storage_matrix_188_load_reg_7237;
  input p_ZL14storage_matrix_70_load_reg_7482;
  input p_ZL14storage_matrix_78_load_reg_7487;
  input p_ZL14storage_matrix_86_load_reg_7492;
  input p_ZL14storage_matrix_94_load_reg_7497;
  input p_ZL14storage_matrix_102_load_reg_7502;
  input p_ZL14storage_matrix_110_load_reg_7507;
  input p_ZL14storage_matrix_118_load_reg_7512;
  input p_ZL14storage_matrix_126_load_reg_7517;
  input p_ZL14storage_matrix_6_load_reg_7442;
  input p_ZL14storage_matrix_14_load_reg_7447;
  input p_ZL14storage_matrix_22_load_reg_7452;
  input p_ZL14storage_matrix_30_load_reg_7457;
  input p_ZL14storage_matrix_38_load_reg_7462;
  input p_ZL14storage_matrix_46_load_reg_7467;
  input p_ZL14storage_matrix_54_load_reg_7472;
  input p_ZL14storage_matrix_62_load_reg_7477;
  input p_ZL14storage_matrix_198_load_reg_7562;
  input p_ZL14storage_matrix_206_load_reg_7567;
  input p_ZL14storage_matrix_214_load_reg_7572;
  input p_ZL14storage_matrix_222_load_reg_7577;
  input p_ZL14storage_matrix_230_load_reg_7582;
  input p_ZL14storage_matrix_238_load_reg_7587;
  input p_ZL14storage_matrix_246_load_reg_7592;
  input p_ZL14storage_matrix_254_load_reg_7597;
  input p_ZL14storage_matrix_134_load_reg_7522;
  input p_ZL14storage_matrix_142_load_reg_7527;
  input p_ZL14storage_matrix_150_load_reg_7532;
  input p_ZL14storage_matrix_158_load_reg_7537;
  input p_ZL14storage_matrix_166_load_reg_7542;
  input p_ZL14storage_matrix_174_load_reg_7547;
  input p_ZL14storage_matrix_182_load_reg_7552;
  input p_ZL14storage_matrix_190_load_reg_7557;
  input p_ZL14storage_matrix_71_load_reg_7642;
  input p_ZL14storage_matrix_79_load_reg_7647;
  input p_ZL14storage_matrix_87_load_reg_7652;
  input p_ZL14storage_matrix_95_load_reg_7657;
  input p_ZL14storage_matrix_103_load_reg_7662;
  input p_ZL14storage_matrix_111_load_reg_7667;
  input p_ZL14storage_matrix_119_load_reg_7672;
  input p_ZL14storage_matrix_127_load_reg_7677;
  input p_ZL14storage_matrix_7_load_reg_7602;
  input p_ZL14storage_matrix_15_load_reg_7607;
  input p_ZL14storage_matrix_23_load_reg_7612;
  input p_ZL14storage_matrix_31_load_reg_7617;
  input p_ZL14storage_matrix_39_load_reg_7622;
  input p_ZL14storage_matrix_47_load_reg_7627;
  input p_ZL14storage_matrix_55_load_reg_7632;
  input p_ZL14storage_matrix_63_load_reg_7637;
  input p_ZL14storage_matrix_199_load_reg_7722;
  input p_ZL14storage_matrix_207_load_reg_7727;
  input p_ZL14storage_matrix_215_load_reg_7732;
  input p_ZL14storage_matrix_223_load_reg_7737;
  input p_ZL14storage_matrix_231_load_reg_7742;
  input p_ZL14storage_matrix_239_load_reg_7747;
  input p_ZL14storage_matrix_247_load_reg_7752;
  input p_ZL14storage_matrix_255_load_reg_7757;
  input p_ZL14storage_matrix_135_load_reg_7682;
  input p_ZL14storage_matrix_143_load_reg_7687;
  input p_ZL14storage_matrix_151_load_reg_7692;
  input p_ZL14storage_matrix_159_load_reg_7697;
  input p_ZL14storage_matrix_167_load_reg_7702;
  input p_ZL14storage_matrix_175_load_reg_7707;
  input p_ZL14storage_matrix_183_load_reg_7712;
  input p_ZL14storage_matrix_191_load_reg_7717;
  input p_ZL14storage_matrix_69_load_reg_7322;
  input p_ZL14storage_matrix_77_load_reg_7327;
  input p_ZL14storage_matrix_85_load_reg_7332;
  input p_ZL14storage_matrix_93_load_reg_7337;
  input p_ZL14storage_matrix_101_load_reg_7342;
  input p_ZL14storage_matrix_109_load_reg_7347;
  input p_ZL14storage_matrix_117_load_reg_7352;
  input p_ZL14storage_matrix_125_load_reg_7357;
  input p_ZL14storage_matrix_5_load_reg_7282;
  input p_ZL14storage_matrix_13_load_reg_7287;
  input p_ZL14storage_matrix_21_load_reg_7292;
  input p_ZL14storage_matrix_29_load_reg_7297;
  input p_ZL14storage_matrix_37_load_reg_7302;
  input p_ZL14storage_matrix_45_load_reg_7307;
  input p_ZL14storage_matrix_53_load_reg_7312;
  input p_ZL14storage_matrix_61_load_reg_7317;
  input p_ZL14storage_matrix_197_load_reg_7402;
  input p_ZL14storage_matrix_205_load_reg_7407;
  input p_ZL14storage_matrix_213_load_reg_7412;
  input p_ZL14storage_matrix_221_load_reg_7417;
  input p_ZL14storage_matrix_229_load_reg_7422;
  input p_ZL14storage_matrix_237_load_reg_7427;
  input p_ZL14storage_matrix_245_load_reg_7432;
  input p_ZL14storage_matrix_253_load_reg_7437;
  input p_ZL14storage_matrix_133_load_reg_7362;
  input p_ZL14storage_matrix_141_load_reg_7367;
  input p_ZL14storage_matrix_149_load_reg_7372;
  input p_ZL14storage_matrix_157_load_reg_7377;
  input p_ZL14storage_matrix_165_load_reg_7382;
  input p_ZL14storage_matrix_173_load_reg_7387;
  input p_ZL14storage_matrix_181_load_reg_7392;
  input p_ZL14storage_matrix_189_load_reg_7397;
  input p_ZL14storage_matrix_67_load_reg_7002;
  input p_ZL14storage_matrix_75_load_reg_7007;
  input p_ZL14storage_matrix_83_load_reg_7012;
  input p_ZL14storage_matrix_91_load_reg_7017;
  input p_ZL14storage_matrix_99_load_reg_7022;
  input p_ZL14storage_matrix_107_load_reg_7027;
  input p_ZL14storage_matrix_115_load_reg_7032;
  input p_ZL14storage_matrix_123_load_reg_7037;
  input p_ZL14storage_matrix_3_load_reg_6962;
  input p_ZL14storage_matrix_11_load_reg_6967;
  input p_ZL14storage_matrix_19_load_reg_6972;
  input p_ZL14storage_matrix_27_load_reg_6977;
  input p_ZL14storage_matrix_35_load_reg_6982;
  input p_ZL14storage_matrix_43_load_reg_6987;
  input p_ZL14storage_matrix_51_load_reg_6992;
  input p_ZL14storage_matrix_59_load_reg_6997;
  input p_ZL14storage_matrix_195_load_reg_7082;
  input p_ZL14storage_matrix_203_load_reg_7087;
  input p_ZL14storage_matrix_211_load_reg_7092;
  input p_ZL14storage_matrix_219_load_reg_7097;
  input p_ZL14storage_matrix_227_load_reg_7102;
  input p_ZL14storage_matrix_235_load_reg_7107;
  input p_ZL14storage_matrix_243_load_reg_7112;
  input p_ZL14storage_matrix_251_load_reg_7117;
  input p_ZL14storage_matrix_131_load_reg_7042;
  input p_ZL14storage_matrix_139_load_reg_7047;
  input p_ZL14storage_matrix_147_load_reg_7052;
  input p_ZL14storage_matrix_155_load_reg_7057;
  input p_ZL14storage_matrix_163_load_reg_7062;
  input p_ZL14storage_matrix_171_load_reg_7067;
  input p_ZL14storage_matrix_179_load_reg_7072;
  input p_ZL14storage_matrix_187_load_reg_7077;
  input p_ZL14storage_matrix_65_load_reg_6682;
  input p_ZL14storage_matrix_73_load_reg_6687;
  input p_ZL14storage_matrix_81_load_reg_6692;
  input p_ZL14storage_matrix_89_load_reg_6697;
  input p_ZL14storage_matrix_97_load_reg_6702;
  input p_ZL14storage_matrix_105_load_reg_6707;
  input p_ZL14storage_matrix_113_load_reg_6712;
  input p_ZL14storage_matrix_121_load_reg_6717;
  input p_ZL14storage_matrix_1_load_reg_6642;
  input p_ZL14storage_matrix_9_load_reg_6647;
  input p_ZL14storage_matrix_17_load_reg_6652;
  input p_ZL14storage_matrix_25_load_reg_6657;
  input p_ZL14storage_matrix_33_load_reg_6662;
  input p_ZL14storage_matrix_41_load_reg_6667;
  input p_ZL14storage_matrix_49_load_reg_6672;
  input p_ZL14storage_matrix_57_load_reg_6677;
  input p_ZL14storage_matrix_193_load_reg_6762;
  input p_ZL14storage_matrix_201_load_reg_6767;
  input p_ZL14storage_matrix_209_load_reg_6772;
  input p_ZL14storage_matrix_217_load_reg_6777;
  input p_ZL14storage_matrix_225_load_reg_6782;
  input p_ZL14storage_matrix_233_load_reg_6787;
  input p_ZL14storage_matrix_241_load_reg_6792;
  input p_ZL14storage_matrix_249_load_reg_6797;
  input p_ZL14storage_matrix_129_load_reg_6722;
  input p_ZL14storage_matrix_137_load_reg_6727;
  input p_ZL14storage_matrix_145_load_reg_6732;
  input p_ZL14storage_matrix_153_load_reg_6737;
  input p_ZL14storage_matrix_161_load_reg_6742;
  input p_ZL14storage_matrix_169_load_reg_6747;
  input p_ZL14storage_matrix_177_load_reg_6752;
  input p_ZL14storage_matrix_185_load_reg_6757;
  input \bank_fu_576_reg[5] ;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]add_ln54_fu_2370_p2;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm114_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bank_fu_576[5]_i_3_n_3 ;
  wire \bank_fu_576[5]_i_4_n_3 ;
  wire \bank_fu_576[5]_i_5_n_3 ;
  wire [0:0]\bank_fu_576_reg[1] ;
  wire \bank_fu_576_reg[2] ;
  wire [4:0]\bank_fu_576_reg[4] ;
  wire \bank_fu_576_reg[4]_0 ;
  wire \bank_fu_576_reg[5] ;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg;
  wire p_ZL14storage_matrix_0_load_reg_6482;
  wire p_ZL14storage_matrix_100_load_reg_7182;
  wire p_ZL14storage_matrix_101_load_reg_7342;
  wire p_ZL14storage_matrix_102_load_reg_7502;
  wire p_ZL14storage_matrix_103_load_reg_7662;
  wire p_ZL14storage_matrix_104_load_reg_6547;
  wire p_ZL14storage_matrix_105_load_reg_6707;
  wire p_ZL14storage_matrix_106_load_reg_6867;
  wire p_ZL14storage_matrix_107_load_reg_7027;
  wire p_ZL14storage_matrix_108_load_reg_7187;
  wire p_ZL14storage_matrix_109_load_reg_7347;
  wire p_ZL14storage_matrix_10_load_reg_6807;
  wire p_ZL14storage_matrix_110_load_reg_7507;
  wire p_ZL14storage_matrix_111_load_reg_7667;
  wire p_ZL14storage_matrix_112_load_reg_6552;
  wire p_ZL14storage_matrix_113_load_reg_6712;
  wire p_ZL14storage_matrix_114_load_reg_6872;
  wire p_ZL14storage_matrix_115_load_reg_7032;
  wire p_ZL14storage_matrix_116_load_reg_7192;
  wire p_ZL14storage_matrix_117_load_reg_7352;
  wire p_ZL14storage_matrix_118_load_reg_7512;
  wire p_ZL14storage_matrix_119_load_reg_7672;
  wire p_ZL14storage_matrix_11_load_reg_6967;
  wire p_ZL14storage_matrix_120_load_reg_6557;
  wire p_ZL14storage_matrix_121_load_reg_6717;
  wire p_ZL14storage_matrix_122_load_reg_6877;
  wire p_ZL14storage_matrix_123_load_reg_7037;
  wire p_ZL14storage_matrix_124_load_reg_7197;
  wire p_ZL14storage_matrix_125_load_reg_7357;
  wire p_ZL14storage_matrix_126_load_reg_7517;
  wire p_ZL14storage_matrix_127_load_reg_7677;
  wire p_ZL14storage_matrix_128_load_reg_6562;
  wire p_ZL14storage_matrix_129_load_reg_6722;
  wire p_ZL14storage_matrix_12_load_reg_7127;
  wire p_ZL14storage_matrix_130_load_reg_6882;
  wire p_ZL14storage_matrix_131_load_reg_7042;
  wire p_ZL14storage_matrix_132_load_reg_7202;
  wire p_ZL14storage_matrix_133_load_reg_7362;
  wire p_ZL14storage_matrix_134_load_reg_7522;
  wire p_ZL14storage_matrix_135_load_reg_7682;
  wire p_ZL14storage_matrix_136_load_reg_6567;
  wire p_ZL14storage_matrix_137_load_reg_6727;
  wire p_ZL14storage_matrix_138_load_reg_6887;
  wire p_ZL14storage_matrix_139_load_reg_7047;
  wire p_ZL14storage_matrix_13_load_reg_7287;
  wire p_ZL14storage_matrix_140_load_reg_7207;
  wire p_ZL14storage_matrix_141_load_reg_7367;
  wire p_ZL14storage_matrix_142_load_reg_7527;
  wire p_ZL14storage_matrix_143_load_reg_7687;
  wire p_ZL14storage_matrix_144_load_reg_6572;
  wire p_ZL14storage_matrix_145_load_reg_6732;
  wire p_ZL14storage_matrix_146_load_reg_6892;
  wire p_ZL14storage_matrix_147_load_reg_7052;
  wire p_ZL14storage_matrix_148_load_reg_7212;
  wire p_ZL14storage_matrix_149_load_reg_7372;
  wire p_ZL14storage_matrix_14_load_reg_7447;
  wire p_ZL14storage_matrix_150_load_reg_7532;
  wire p_ZL14storage_matrix_151_load_reg_7692;
  wire p_ZL14storage_matrix_152_load_reg_6577;
  wire p_ZL14storage_matrix_153_load_reg_6737;
  wire p_ZL14storage_matrix_154_load_reg_6897;
  wire p_ZL14storage_matrix_155_load_reg_7057;
  wire p_ZL14storage_matrix_156_load_reg_7217;
  wire p_ZL14storage_matrix_157_load_reg_7377;
  wire p_ZL14storage_matrix_158_load_reg_7537;
  wire p_ZL14storage_matrix_159_load_reg_7697;
  wire p_ZL14storage_matrix_15_load_reg_7607;
  wire p_ZL14storage_matrix_160_load_reg_6582;
  wire p_ZL14storage_matrix_161_load_reg_6742;
  wire p_ZL14storage_matrix_162_load_reg_6902;
  wire p_ZL14storage_matrix_163_load_reg_7062;
  wire p_ZL14storage_matrix_164_load_reg_7222;
  wire p_ZL14storage_matrix_165_load_reg_7382;
  wire p_ZL14storage_matrix_166_load_reg_7542;
  wire p_ZL14storage_matrix_167_load_reg_7702;
  wire p_ZL14storage_matrix_168_load_reg_6587;
  wire p_ZL14storage_matrix_169_load_reg_6747;
  wire p_ZL14storage_matrix_16_load_reg_6492;
  wire p_ZL14storage_matrix_170_load_reg_6907;
  wire p_ZL14storage_matrix_171_load_reg_7067;
  wire p_ZL14storage_matrix_172_load_reg_7227;
  wire p_ZL14storage_matrix_173_load_reg_7387;
  wire p_ZL14storage_matrix_174_load_reg_7547;
  wire p_ZL14storage_matrix_175_load_reg_7707;
  wire p_ZL14storage_matrix_176_load_reg_6592;
  wire p_ZL14storage_matrix_177_load_reg_6752;
  wire p_ZL14storage_matrix_178_load_reg_6912;
  wire p_ZL14storage_matrix_179_load_reg_7072;
  wire p_ZL14storage_matrix_17_load_reg_6652;
  wire p_ZL14storage_matrix_180_load_reg_7232;
  wire p_ZL14storage_matrix_181_load_reg_7392;
  wire p_ZL14storage_matrix_182_load_reg_7552;
  wire p_ZL14storage_matrix_183_load_reg_7712;
  wire p_ZL14storage_matrix_184_load_reg_6597;
  wire p_ZL14storage_matrix_185_load_reg_6757;
  wire p_ZL14storage_matrix_186_load_reg_6917;
  wire p_ZL14storage_matrix_187_load_reg_7077;
  wire p_ZL14storage_matrix_188_load_reg_7237;
  wire p_ZL14storage_matrix_189_load_reg_7397;
  wire p_ZL14storage_matrix_18_load_reg_6812;
  wire p_ZL14storage_matrix_190_load_reg_7557;
  wire p_ZL14storage_matrix_191_load_reg_7717;
  wire p_ZL14storage_matrix_192_load_reg_6602;
  wire p_ZL14storage_matrix_193_load_reg_6762;
  wire p_ZL14storage_matrix_194_load_reg_6922;
  wire p_ZL14storage_matrix_195_load_reg_7082;
  wire p_ZL14storage_matrix_196_load_reg_7242;
  wire p_ZL14storage_matrix_197_load_reg_7402;
  wire p_ZL14storage_matrix_198_load_reg_7562;
  wire p_ZL14storage_matrix_199_load_reg_7722;
  wire p_ZL14storage_matrix_19_load_reg_6972;
  wire p_ZL14storage_matrix_1_load_reg_6642;
  wire p_ZL14storage_matrix_200_load_reg_6607;
  wire p_ZL14storage_matrix_201_load_reg_6767;
  wire p_ZL14storage_matrix_202_load_reg_6927;
  wire p_ZL14storage_matrix_203_load_reg_7087;
  wire p_ZL14storage_matrix_204_load_reg_7247;
  wire p_ZL14storage_matrix_205_load_reg_7407;
  wire p_ZL14storage_matrix_206_load_reg_7567;
  wire p_ZL14storage_matrix_207_load_reg_7727;
  wire p_ZL14storage_matrix_208_load_reg_6612;
  wire p_ZL14storage_matrix_209_load_reg_6772;
  wire p_ZL14storage_matrix_20_load_reg_7132;
  wire p_ZL14storage_matrix_210_load_reg_6932;
  wire p_ZL14storage_matrix_211_load_reg_7092;
  wire p_ZL14storage_matrix_212_load_reg_7252;
  wire p_ZL14storage_matrix_213_load_reg_7412;
  wire p_ZL14storage_matrix_214_load_reg_7572;
  wire p_ZL14storage_matrix_215_load_reg_7732;
  wire p_ZL14storage_matrix_216_load_reg_6617;
  wire p_ZL14storage_matrix_217_load_reg_6777;
  wire p_ZL14storage_matrix_218_load_reg_6937;
  wire p_ZL14storage_matrix_219_load_reg_7097;
  wire p_ZL14storage_matrix_21_load_reg_7292;
  wire p_ZL14storage_matrix_220_load_reg_7257;
  wire p_ZL14storage_matrix_221_load_reg_7417;
  wire p_ZL14storage_matrix_222_load_reg_7577;
  wire p_ZL14storage_matrix_223_load_reg_7737;
  wire p_ZL14storage_matrix_224_load_reg_6622;
  wire p_ZL14storage_matrix_225_load_reg_6782;
  wire p_ZL14storage_matrix_226_load_reg_6942;
  wire p_ZL14storage_matrix_227_load_reg_7102;
  wire p_ZL14storage_matrix_228_load_reg_7262;
  wire p_ZL14storage_matrix_229_load_reg_7422;
  wire p_ZL14storage_matrix_22_load_reg_7452;
  wire p_ZL14storage_matrix_230_load_reg_7582;
  wire p_ZL14storage_matrix_231_load_reg_7742;
  wire p_ZL14storage_matrix_232_load_reg_6627;
  wire p_ZL14storage_matrix_233_load_reg_6787;
  wire p_ZL14storage_matrix_234_load_reg_6947;
  wire p_ZL14storage_matrix_235_load_reg_7107;
  wire p_ZL14storage_matrix_236_load_reg_7267;
  wire p_ZL14storage_matrix_237_load_reg_7427;
  wire p_ZL14storage_matrix_238_load_reg_7587;
  wire p_ZL14storage_matrix_239_load_reg_7747;
  wire p_ZL14storage_matrix_23_load_reg_7612;
  wire p_ZL14storage_matrix_240_load_reg_6632;
  wire p_ZL14storage_matrix_241_load_reg_6792;
  wire p_ZL14storage_matrix_242_load_reg_6952;
  wire p_ZL14storage_matrix_243_load_reg_7112;
  wire p_ZL14storage_matrix_244_load_reg_7272;
  wire p_ZL14storage_matrix_245_load_reg_7432;
  wire p_ZL14storage_matrix_246_load_reg_7592;
  wire p_ZL14storage_matrix_247_load_reg_7752;
  wire p_ZL14storage_matrix_248_load_reg_6637;
  wire p_ZL14storage_matrix_249_load_reg_6797;
  wire p_ZL14storage_matrix_24_load_reg_6497;
  wire p_ZL14storage_matrix_250_load_reg_6957;
  wire p_ZL14storage_matrix_251_load_reg_7117;
  wire p_ZL14storage_matrix_252_load_reg_7277;
  wire p_ZL14storage_matrix_253_load_reg_7437;
  wire p_ZL14storage_matrix_254_load_reg_7597;
  wire p_ZL14storage_matrix_255_load_reg_7757;
  wire p_ZL14storage_matrix_25_load_reg_6657;
  wire p_ZL14storage_matrix_26_load_reg_6817;
  wire p_ZL14storage_matrix_27_load_reg_6977;
  wire p_ZL14storage_matrix_28_load_reg_7137;
  wire p_ZL14storage_matrix_29_load_reg_7297;
  wire p_ZL14storage_matrix_2_load_reg_6802;
  wire p_ZL14storage_matrix_30_load_reg_7457;
  wire p_ZL14storage_matrix_31_load_reg_7617;
  wire p_ZL14storage_matrix_32_load_reg_6502;
  wire p_ZL14storage_matrix_33_load_reg_6662;
  wire p_ZL14storage_matrix_34_load_reg_6822;
  wire p_ZL14storage_matrix_35_load_reg_6982;
  wire p_ZL14storage_matrix_36_load_reg_7142;
  wire p_ZL14storage_matrix_37_load_reg_7302;
  wire p_ZL14storage_matrix_38_load_reg_7462;
  wire p_ZL14storage_matrix_39_load_reg_7622;
  wire p_ZL14storage_matrix_3_load_reg_6962;
  wire p_ZL14storage_matrix_40_load_reg_6507;
  wire p_ZL14storage_matrix_41_load_reg_6667;
  wire p_ZL14storage_matrix_42_load_reg_6827;
  wire p_ZL14storage_matrix_43_load_reg_6987;
  wire p_ZL14storage_matrix_44_load_reg_7147;
  wire p_ZL14storage_matrix_45_load_reg_7307;
  wire p_ZL14storage_matrix_46_load_reg_7467;
  wire p_ZL14storage_matrix_47_load_reg_7627;
  wire p_ZL14storage_matrix_48_load_reg_6512;
  wire p_ZL14storage_matrix_49_load_reg_6672;
  wire p_ZL14storage_matrix_4_load_reg_7122;
  wire p_ZL14storage_matrix_50_load_reg_6832;
  wire p_ZL14storage_matrix_51_load_reg_6992;
  wire p_ZL14storage_matrix_52_load_reg_7152;
  wire p_ZL14storage_matrix_53_load_reg_7312;
  wire p_ZL14storage_matrix_54_load_reg_7472;
  wire p_ZL14storage_matrix_55_load_reg_7632;
  wire p_ZL14storage_matrix_56_load_reg_6517;
  wire p_ZL14storage_matrix_57_load_reg_6677;
  wire p_ZL14storage_matrix_58_load_reg_6837;
  wire p_ZL14storage_matrix_59_load_reg_6997;
  wire p_ZL14storage_matrix_5_load_reg_7282;
  wire p_ZL14storage_matrix_60_load_reg_7157;
  wire p_ZL14storage_matrix_61_load_reg_7317;
  wire p_ZL14storage_matrix_62_load_reg_7477;
  wire p_ZL14storage_matrix_63_load_reg_7637;
  wire p_ZL14storage_matrix_64_load_reg_6522;
  wire p_ZL14storage_matrix_65_load_reg_6682;
  wire p_ZL14storage_matrix_66_load_reg_6842;
  wire p_ZL14storage_matrix_67_load_reg_7002;
  wire p_ZL14storage_matrix_68_load_reg_7162;
  wire p_ZL14storage_matrix_69_load_reg_7322;
  wire p_ZL14storage_matrix_6_load_reg_7442;
  wire p_ZL14storage_matrix_70_load_reg_7482;
  wire p_ZL14storage_matrix_71_load_reg_7642;
  wire p_ZL14storage_matrix_72_load_reg_6527;
  wire p_ZL14storage_matrix_73_load_reg_6687;
  wire p_ZL14storage_matrix_74_load_reg_6847;
  wire p_ZL14storage_matrix_75_load_reg_7007;
  wire p_ZL14storage_matrix_76_load_reg_7167;
  wire p_ZL14storage_matrix_77_load_reg_7327;
  wire p_ZL14storage_matrix_78_load_reg_7487;
  wire p_ZL14storage_matrix_79_load_reg_7647;
  wire p_ZL14storage_matrix_7_load_reg_7602;
  wire p_ZL14storage_matrix_80_load_reg_6532;
  wire p_ZL14storage_matrix_81_load_reg_6692;
  wire p_ZL14storage_matrix_82_load_reg_6852;
  wire p_ZL14storage_matrix_83_load_reg_7012;
  wire p_ZL14storage_matrix_84_load_reg_7172;
  wire p_ZL14storage_matrix_85_load_reg_7332;
  wire p_ZL14storage_matrix_86_load_reg_7492;
  wire p_ZL14storage_matrix_87_load_reg_7652;
  wire p_ZL14storage_matrix_88_load_reg_6537;
  wire p_ZL14storage_matrix_89_load_reg_6697;
  wire p_ZL14storage_matrix_8_load_reg_6487;
  wire p_ZL14storage_matrix_90_load_reg_6857;
  wire p_ZL14storage_matrix_91_load_reg_7017;
  wire p_ZL14storage_matrix_92_load_reg_7177;
  wire p_ZL14storage_matrix_93_load_reg_7337;
  wire p_ZL14storage_matrix_94_load_reg_7497;
  wire p_ZL14storage_matrix_95_load_reg_7657;
  wire p_ZL14storage_matrix_96_load_reg_6542;
  wire p_ZL14storage_matrix_97_load_reg_6702;
  wire p_ZL14storage_matrix_98_load_reg_6862;
  wire p_ZL14storage_matrix_99_load_reg_7022;
  wire p_ZL14storage_matrix_9_load_reg_6647;
  wire \threshold_V_2_reg_4036_reg[0] ;
  wire tmp_1_fu_2462_p34;
  wire \tmp_1_reg_3093[0]_i_10_n_3 ;
  wire \tmp_1_reg_3093[0]_i_11_n_3 ;
  wire \tmp_1_reg_3093[0]_i_12_n_3 ;
  wire \tmp_1_reg_3093[0]_i_13_n_3 ;
  wire \tmp_1_reg_3093[0]_i_6_n_3 ;
  wire \tmp_1_reg_3093[0]_i_7_n_3 ;
  wire \tmp_1_reg_3093[0]_i_8_n_3 ;
  wire \tmp_1_reg_3093[0]_i_9_n_3 ;
  wire \tmp_1_reg_3093_reg[0]_i_2_n_3 ;
  wire \tmp_1_reg_3093_reg[0]_i_3_n_3 ;
  wire \tmp_1_reg_3093_reg[0]_i_4_n_3 ;
  wire \tmp_1_reg_3093_reg[0]_i_5_n_3 ;
  wire tmp_3_fu_2532_p34;
  wire \tmp_3_reg_3102[0]_i_10_n_3 ;
  wire \tmp_3_reg_3102[0]_i_11_n_3 ;
  wire \tmp_3_reg_3102[0]_i_12_n_3 ;
  wire \tmp_3_reg_3102[0]_i_13_n_3 ;
  wire \tmp_3_reg_3102[0]_i_6_n_3 ;
  wire \tmp_3_reg_3102[0]_i_7_n_3 ;
  wire \tmp_3_reg_3102[0]_i_8_n_3 ;
  wire \tmp_3_reg_3102[0]_i_9_n_3 ;
  wire \tmp_3_reg_3102_reg[0]_i_2_n_3 ;
  wire \tmp_3_reg_3102_reg[0]_i_3_n_3 ;
  wire \tmp_3_reg_3102_reg[0]_i_4_n_3 ;
  wire \tmp_3_reg_3102_reg[0]_i_5_n_3 ;
  wire tmp_4_fu_2602_p34;
  wire \tmp_4_reg_3111[0]_i_10_n_3 ;
  wire \tmp_4_reg_3111[0]_i_11_n_3 ;
  wire \tmp_4_reg_3111[0]_i_12_n_3 ;
  wire \tmp_4_reg_3111[0]_i_13_n_3 ;
  wire \tmp_4_reg_3111[0]_i_6_n_3 ;
  wire \tmp_4_reg_3111[0]_i_7_n_3 ;
  wire \tmp_4_reg_3111[0]_i_8_n_3 ;
  wire \tmp_4_reg_3111[0]_i_9_n_3 ;
  wire \tmp_4_reg_3111_reg[0]_i_2_n_3 ;
  wire \tmp_4_reg_3111_reg[0]_i_3_n_3 ;
  wire \tmp_4_reg_3111_reg[0]_i_4_n_3 ;
  wire \tmp_4_reg_3111_reg[0]_i_5_n_3 ;
  wire tmp_5_fu_2672_p34;
  wire \tmp_5_reg_3120[0]_i_10_n_3 ;
  wire \tmp_5_reg_3120[0]_i_11_n_3 ;
  wire \tmp_5_reg_3120[0]_i_12_n_3 ;
  wire \tmp_5_reg_3120[0]_i_13_n_3 ;
  wire \tmp_5_reg_3120[0]_i_6_n_3 ;
  wire \tmp_5_reg_3120[0]_i_7_n_3 ;
  wire \tmp_5_reg_3120[0]_i_8_n_3 ;
  wire \tmp_5_reg_3120[0]_i_9_n_3 ;
  wire \tmp_5_reg_3120_reg[0]_i_2_n_3 ;
  wire \tmp_5_reg_3120_reg[0]_i_3_n_3 ;
  wire \tmp_5_reg_3120_reg[0]_i_4_n_3 ;
  wire \tmp_5_reg_3120_reg[0]_i_5_n_3 ;
  wire tmp_7_fu_2742_p34;
  wire \tmp_7_reg_3129[0]_i_10_n_3 ;
  wire \tmp_7_reg_3129[0]_i_11_n_3 ;
  wire \tmp_7_reg_3129[0]_i_12_n_3 ;
  wire \tmp_7_reg_3129[0]_i_13_n_3 ;
  wire \tmp_7_reg_3129[0]_i_6_n_3 ;
  wire \tmp_7_reg_3129[0]_i_7_n_3 ;
  wire \tmp_7_reg_3129[0]_i_8_n_3 ;
  wire \tmp_7_reg_3129[0]_i_9_n_3 ;
  wire \tmp_7_reg_3129_reg[0]_i_2_n_3 ;
  wire \tmp_7_reg_3129_reg[0]_i_3_n_3 ;
  wire \tmp_7_reg_3129_reg[0]_i_4_n_3 ;
  wire \tmp_7_reg_3129_reg[0]_i_5_n_3 ;
  wire tmp_8_fu_2812_p34;
  wire \tmp_8_reg_3138[0]_i_10_n_3 ;
  wire \tmp_8_reg_3138[0]_i_11_n_3 ;
  wire \tmp_8_reg_3138[0]_i_12_n_3 ;
  wire \tmp_8_reg_3138[0]_i_13_n_3 ;
  wire \tmp_8_reg_3138[0]_i_6_n_3 ;
  wire \tmp_8_reg_3138[0]_i_7_n_3 ;
  wire \tmp_8_reg_3138[0]_i_8_n_3 ;
  wire \tmp_8_reg_3138[0]_i_9_n_3 ;
  wire \tmp_8_reg_3138_reg[0]_i_2_n_3 ;
  wire \tmp_8_reg_3138_reg[0]_i_3_n_3 ;
  wire \tmp_8_reg_3138_reg[0]_i_4_n_3 ;
  wire \tmp_8_reg_3138_reg[0]_i_5_n_3 ;
  wire tmp_9_fu_2882_p34;
  wire \tmp_9_reg_3147[0]_i_10_n_3 ;
  wire \tmp_9_reg_3147[0]_i_11_n_3 ;
  wire \tmp_9_reg_3147[0]_i_12_n_3 ;
  wire \tmp_9_reg_3147[0]_i_13_n_3 ;
  wire \tmp_9_reg_3147[0]_i_14_n_3 ;
  wire \tmp_9_reg_3147[0]_i_7_n_3 ;
  wire \tmp_9_reg_3147[0]_i_8_n_3 ;
  wire \tmp_9_reg_3147[0]_i_9_n_3 ;
  wire \tmp_9_reg_3147_reg[0]_i_3_n_3 ;
  wire \tmp_9_reg_3147_reg[0]_i_4_n_3 ;
  wire \tmp_9_reg_3147_reg[0]_i_5_n_3 ;
  wire \tmp_9_reg_3147_reg[0]_i_6_n_3 ;
  wire tmp_fu_2392_p34;
  wire \tmp_reg_3084[0]_i_10_n_3 ;
  wire \tmp_reg_3084[0]_i_11_n_3 ;
  wire \tmp_reg_3084[0]_i_12_n_3 ;
  wire \tmp_reg_3084[0]_i_13_n_3 ;
  wire \tmp_reg_3084[0]_i_6_n_3 ;
  wire \tmp_reg_3084[0]_i_7_n_3 ;
  wire \tmp_reg_3084[0]_i_8_n_3 ;
  wire \tmp_reg_3084[0]_i_9_n_3 ;
  wire \tmp_reg_3084_reg[0]_i_2_n_3 ;
  wire \tmp_reg_3084_reg[0]_i_3_n_3 ;
  wire \tmp_reg_3084_reg[0]_i_4_n_3 ;
  wire \tmp_reg_3084_reg[0]_i_5_n_3 ;
  wire \zext_ln54_reg_3072_reg[0] ;
  wire \zext_ln54_reg_3072_reg[1] ;
  wire \zext_ln54_reg_3072_reg[3] ;
  wire \zext_ln54_reg_3072_reg[4] ;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(Q[2]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\threshold_V_2_reg_4036_reg[0] ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_NS_fsm114_out),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFAE0000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\threshold_V_2_reg_4036_reg[0] ),
        .I1(ap_done_cache),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I1(\bank_fu_576[5]_i_3_n_3 ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8F)) 
    \bank_fu_576[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I2(\zext_ln54_reg_3072_reg[0] ),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \bank_fu_576[1]_i_1 
       (.I0(\zext_ln54_reg_3072_reg[1] ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .O(add_ln54_fu_2370_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \bank_fu_576[2]_i_1 
       (.I0(\bank_fu_576_reg[4]_0 ),
        .I1(\zext_ln54_reg_3072_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln54_reg_3072_reg[1] ),
        .O(\bank_fu_576_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \bank_fu_576[3]_i_1 
       (.I0(\zext_ln54_reg_3072_reg[3] ),
        .I1(\bank_fu_576_reg[4]_0 ),
        .I2(\zext_ln54_reg_3072_reg[1] ),
        .I3(ap_loop_init_int),
        .I4(\zext_ln54_reg_3072_reg[0] ),
        .O(add_ln54_fu_2370_p2[1]));
  LUT5 #(
    .INIT(32'hAAAAA6AA)) 
    \bank_fu_576[4]_i_1 
       (.I0(\bank_fu_576_reg[4] [4]),
        .I1(\zext_ln54_reg_3072_reg[0] ),
        .I2(ap_loop_init_int_reg_2),
        .I3(\bank_fu_576_reg[4]_0 ),
        .I4(ap_loop_init_int_reg_1),
        .O(add_ln54_fu_2370_p2[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bank_fu_576[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I2(\zext_ln54_reg_3072_reg[1] ),
        .O(ap_loop_init_int_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bank_fu_576[4]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I2(\zext_ln54_reg_3072_reg[3] ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bank_fu_576[5]_i_1 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I1(\bank_fu_576[5]_i_3_n_3 ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hD222)) 
    \bank_fu_576[5]_i_2 
       (.I0(\bank_fu_576_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(\bank_fu_576[5]_i_4_n_3 ),
        .I3(\zext_ln54_reg_3072_reg[4] ),
        .O(add_ln54_fu_2370_p2[3]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \bank_fu_576[5]_i_3 
       (.I0(\bank_fu_576_reg[4] [2]),
        .I1(ap_loop_init_int_reg_1),
        .I2(\zext_ln54_reg_3072_reg[1] ),
        .I3(\zext_ln54_reg_3072_reg[0] ),
        .I4(\zext_ln54_reg_3072_reg[4] ),
        .I5(\bank_fu_576[5]_i_5_n_3 ),
        .O(\bank_fu_576[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \bank_fu_576[5]_i_4 
       (.I0(\zext_ln54_reg_3072_reg[3] ),
        .I1(\bank_fu_576_reg[4]_0 ),
        .I2(\zext_ln54_reg_3072_reg[1] ),
        .I3(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\zext_ln54_reg_3072_reg[0] ),
        .O(\bank_fu_576[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bank_fu_576[5]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I2(\bank_fu_576_reg[5] ),
        .O(\bank_fu_576[5]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\bank_fu_576[5]_i_3_n_3 ),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hBAAABABABAAABAAA)) 
    \threshold_V_2_reg_4036[5]_i_1 
       (.I0(ap_NS_fsm114_out),
        .I1(\threshold_V_2_reg_4036_reg[0] ),
        .I2(Q[2]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I5(ap_done_cache),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_1 
       (.I0(\tmp_1_reg_3093_reg[0]_i_2_n_3 ),
        .I1(\tmp_1_reg_3093_reg[0]_i_3_n_3 ),
        .I2(\bank_fu_576_reg[4] [4]),
        .I3(\tmp_1_reg_3093_reg[0]_i_4_n_3 ),
        .I4(ap_loop_init_int_reg_1),
        .I5(\tmp_1_reg_3093_reg[0]_i_5_n_3 ),
        .O(tmp_1_fu_2462_p34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_10 
       (.I0(p_ZL14storage_matrix_1_load_reg_6642),
        .I1(p_ZL14storage_matrix_9_load_reg_6647),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_17_load_reg_6652),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_25_load_reg_6657),
        .O(\tmp_1_reg_3093[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_11 
       (.I0(p_ZL14storage_matrix_33_load_reg_6662),
        .I1(p_ZL14storage_matrix_41_load_reg_6667),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_49_load_reg_6672),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_57_load_reg_6677),
        .O(\tmp_1_reg_3093[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_12 
       (.I0(p_ZL14storage_matrix_65_load_reg_6682),
        .I1(p_ZL14storage_matrix_73_load_reg_6687),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_81_load_reg_6692),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_89_load_reg_6697),
        .O(\tmp_1_reg_3093[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_13 
       (.I0(p_ZL14storage_matrix_97_load_reg_6702),
        .I1(p_ZL14storage_matrix_105_load_reg_6707),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_113_load_reg_6712),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_121_load_reg_6717),
        .O(\tmp_1_reg_3093[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_6 
       (.I0(p_ZL14storage_matrix_129_load_reg_6722),
        .I1(p_ZL14storage_matrix_137_load_reg_6727),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_145_load_reg_6732),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_153_load_reg_6737),
        .O(\tmp_1_reg_3093[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_7 
       (.I0(p_ZL14storage_matrix_161_load_reg_6742),
        .I1(p_ZL14storage_matrix_169_load_reg_6747),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_177_load_reg_6752),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_185_load_reg_6757),
        .O(\tmp_1_reg_3093[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_8 
       (.I0(p_ZL14storage_matrix_193_load_reg_6762),
        .I1(p_ZL14storage_matrix_201_load_reg_6767),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_209_load_reg_6772),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_217_load_reg_6777),
        .O(\tmp_1_reg_3093[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_3093[0]_i_9 
       (.I0(p_ZL14storage_matrix_225_load_reg_6782),
        .I1(p_ZL14storage_matrix_233_load_reg_6787),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_241_load_reg_6792),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_249_load_reg_6797),
        .O(\tmp_1_reg_3093[0]_i_9_n_3 ));
  MUXF7 \tmp_1_reg_3093_reg[0]_i_2 
       (.I0(\tmp_1_reg_3093[0]_i_6_n_3 ),
        .I1(\tmp_1_reg_3093[0]_i_7_n_3 ),
        .O(\tmp_1_reg_3093_reg[0]_i_2_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_1_reg_3093_reg[0]_i_3 
       (.I0(\tmp_1_reg_3093[0]_i_8_n_3 ),
        .I1(\tmp_1_reg_3093[0]_i_9_n_3 ),
        .O(\tmp_1_reg_3093_reg[0]_i_3_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_1_reg_3093_reg[0]_i_4 
       (.I0(\tmp_1_reg_3093[0]_i_10_n_3 ),
        .I1(\tmp_1_reg_3093[0]_i_11_n_3 ),
        .O(\tmp_1_reg_3093_reg[0]_i_4_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_1_reg_3093_reg[0]_i_5 
       (.I0(\tmp_1_reg_3093[0]_i_12_n_3 ),
        .I1(\tmp_1_reg_3093[0]_i_13_n_3 ),
        .O(\tmp_1_reg_3093_reg[0]_i_5_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_1 
       (.I0(\tmp_3_reg_3102_reg[0]_i_2_n_3 ),
        .I1(\tmp_3_reg_3102_reg[0]_i_3_n_3 ),
        .I2(\bank_fu_576_reg[4] [4]),
        .I3(\tmp_3_reg_3102_reg[0]_i_4_n_3 ),
        .I4(ap_loop_init_int_reg_1),
        .I5(\tmp_3_reg_3102_reg[0]_i_5_n_3 ),
        .O(tmp_3_fu_2532_p34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_10 
       (.I0(p_ZL14storage_matrix_2_load_reg_6802),
        .I1(p_ZL14storage_matrix_10_load_reg_6807),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_18_load_reg_6812),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_26_load_reg_6817),
        .O(\tmp_3_reg_3102[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_11 
       (.I0(p_ZL14storage_matrix_34_load_reg_6822),
        .I1(p_ZL14storage_matrix_42_load_reg_6827),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_50_load_reg_6832),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_58_load_reg_6837),
        .O(\tmp_3_reg_3102[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_12 
       (.I0(p_ZL14storage_matrix_66_load_reg_6842),
        .I1(p_ZL14storage_matrix_74_load_reg_6847),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_82_load_reg_6852),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_90_load_reg_6857),
        .O(\tmp_3_reg_3102[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_13 
       (.I0(p_ZL14storage_matrix_98_load_reg_6862),
        .I1(p_ZL14storage_matrix_106_load_reg_6867),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_114_load_reg_6872),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_122_load_reg_6877),
        .O(\tmp_3_reg_3102[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_6 
       (.I0(p_ZL14storage_matrix_130_load_reg_6882),
        .I1(p_ZL14storage_matrix_138_load_reg_6887),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_146_load_reg_6892),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_154_load_reg_6897),
        .O(\tmp_3_reg_3102[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_7 
       (.I0(p_ZL14storage_matrix_162_load_reg_6902),
        .I1(p_ZL14storage_matrix_170_load_reg_6907),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_178_load_reg_6912),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_186_load_reg_6917),
        .O(\tmp_3_reg_3102[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_8 
       (.I0(p_ZL14storage_matrix_194_load_reg_6922),
        .I1(p_ZL14storage_matrix_202_load_reg_6927),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_210_load_reg_6932),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_218_load_reg_6937),
        .O(\tmp_3_reg_3102[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_3102[0]_i_9 
       (.I0(p_ZL14storage_matrix_226_load_reg_6942),
        .I1(p_ZL14storage_matrix_234_load_reg_6947),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_242_load_reg_6952),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_250_load_reg_6957),
        .O(\tmp_3_reg_3102[0]_i_9_n_3 ));
  MUXF7 \tmp_3_reg_3102_reg[0]_i_2 
       (.I0(\tmp_3_reg_3102[0]_i_6_n_3 ),
        .I1(\tmp_3_reg_3102[0]_i_7_n_3 ),
        .O(\tmp_3_reg_3102_reg[0]_i_2_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_3_reg_3102_reg[0]_i_3 
       (.I0(\tmp_3_reg_3102[0]_i_8_n_3 ),
        .I1(\tmp_3_reg_3102[0]_i_9_n_3 ),
        .O(\tmp_3_reg_3102_reg[0]_i_3_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_3_reg_3102_reg[0]_i_4 
       (.I0(\tmp_3_reg_3102[0]_i_10_n_3 ),
        .I1(\tmp_3_reg_3102[0]_i_11_n_3 ),
        .O(\tmp_3_reg_3102_reg[0]_i_4_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_3_reg_3102_reg[0]_i_5 
       (.I0(\tmp_3_reg_3102[0]_i_12_n_3 ),
        .I1(\tmp_3_reg_3102[0]_i_13_n_3 ),
        .O(\tmp_3_reg_3102_reg[0]_i_5_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_1 
       (.I0(\tmp_4_reg_3111_reg[0]_i_2_n_3 ),
        .I1(\tmp_4_reg_3111_reg[0]_i_3_n_3 ),
        .I2(\bank_fu_576_reg[4] [4]),
        .I3(\tmp_4_reg_3111_reg[0]_i_4_n_3 ),
        .I4(ap_loop_init_int_reg_1),
        .I5(\tmp_4_reg_3111_reg[0]_i_5_n_3 ),
        .O(tmp_4_fu_2602_p34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_10 
       (.I0(p_ZL14storage_matrix_3_load_reg_6962),
        .I1(p_ZL14storage_matrix_11_load_reg_6967),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_19_load_reg_6972),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_27_load_reg_6977),
        .O(\tmp_4_reg_3111[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_11 
       (.I0(p_ZL14storage_matrix_35_load_reg_6982),
        .I1(p_ZL14storage_matrix_43_load_reg_6987),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_51_load_reg_6992),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_59_load_reg_6997),
        .O(\tmp_4_reg_3111[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_12 
       (.I0(p_ZL14storage_matrix_67_load_reg_7002),
        .I1(p_ZL14storage_matrix_75_load_reg_7007),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_83_load_reg_7012),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_91_load_reg_7017),
        .O(\tmp_4_reg_3111[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_13 
       (.I0(p_ZL14storage_matrix_99_load_reg_7022),
        .I1(p_ZL14storage_matrix_107_load_reg_7027),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_115_load_reg_7032),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_123_load_reg_7037),
        .O(\tmp_4_reg_3111[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_6 
       (.I0(p_ZL14storage_matrix_131_load_reg_7042),
        .I1(p_ZL14storage_matrix_139_load_reg_7047),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_147_load_reg_7052),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_155_load_reg_7057),
        .O(\tmp_4_reg_3111[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_7 
       (.I0(p_ZL14storage_matrix_163_load_reg_7062),
        .I1(p_ZL14storage_matrix_171_load_reg_7067),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_179_load_reg_7072),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_187_load_reg_7077),
        .O(\tmp_4_reg_3111[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_8 
       (.I0(p_ZL14storage_matrix_195_load_reg_7082),
        .I1(p_ZL14storage_matrix_203_load_reg_7087),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_211_load_reg_7092),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_219_load_reg_7097),
        .O(\tmp_4_reg_3111[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_3111[0]_i_9 
       (.I0(p_ZL14storage_matrix_227_load_reg_7102),
        .I1(p_ZL14storage_matrix_235_load_reg_7107),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_243_load_reg_7112),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_251_load_reg_7117),
        .O(\tmp_4_reg_3111[0]_i_9_n_3 ));
  MUXF7 \tmp_4_reg_3111_reg[0]_i_2 
       (.I0(\tmp_4_reg_3111[0]_i_6_n_3 ),
        .I1(\tmp_4_reg_3111[0]_i_7_n_3 ),
        .O(\tmp_4_reg_3111_reg[0]_i_2_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_4_reg_3111_reg[0]_i_3 
       (.I0(\tmp_4_reg_3111[0]_i_8_n_3 ),
        .I1(\tmp_4_reg_3111[0]_i_9_n_3 ),
        .O(\tmp_4_reg_3111_reg[0]_i_3_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_4_reg_3111_reg[0]_i_4 
       (.I0(\tmp_4_reg_3111[0]_i_10_n_3 ),
        .I1(\tmp_4_reg_3111[0]_i_11_n_3 ),
        .O(\tmp_4_reg_3111_reg[0]_i_4_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_4_reg_3111_reg[0]_i_5 
       (.I0(\tmp_4_reg_3111[0]_i_12_n_3 ),
        .I1(\tmp_4_reg_3111[0]_i_13_n_3 ),
        .O(\tmp_4_reg_3111_reg[0]_i_5_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_1 
       (.I0(\tmp_5_reg_3120_reg[0]_i_2_n_3 ),
        .I1(\tmp_5_reg_3120_reg[0]_i_3_n_3 ),
        .I2(\bank_fu_576_reg[4] [4]),
        .I3(\tmp_5_reg_3120_reg[0]_i_4_n_3 ),
        .I4(ap_loop_init_int_reg_1),
        .I5(\tmp_5_reg_3120_reg[0]_i_5_n_3 ),
        .O(tmp_5_fu_2672_p34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_10 
       (.I0(p_ZL14storage_matrix_4_load_reg_7122),
        .I1(p_ZL14storage_matrix_12_load_reg_7127),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_20_load_reg_7132),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_28_load_reg_7137),
        .O(\tmp_5_reg_3120[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_11 
       (.I0(p_ZL14storage_matrix_36_load_reg_7142),
        .I1(p_ZL14storage_matrix_44_load_reg_7147),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_52_load_reg_7152),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_60_load_reg_7157),
        .O(\tmp_5_reg_3120[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_12 
       (.I0(p_ZL14storage_matrix_68_load_reg_7162),
        .I1(p_ZL14storage_matrix_76_load_reg_7167),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_84_load_reg_7172),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_92_load_reg_7177),
        .O(\tmp_5_reg_3120[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_13 
       (.I0(p_ZL14storage_matrix_100_load_reg_7182),
        .I1(p_ZL14storage_matrix_108_load_reg_7187),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_116_load_reg_7192),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_124_load_reg_7197),
        .O(\tmp_5_reg_3120[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_6 
       (.I0(p_ZL14storage_matrix_132_load_reg_7202),
        .I1(p_ZL14storage_matrix_140_load_reg_7207),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_148_load_reg_7212),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_156_load_reg_7217),
        .O(\tmp_5_reg_3120[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_7 
       (.I0(p_ZL14storage_matrix_164_load_reg_7222),
        .I1(p_ZL14storage_matrix_172_load_reg_7227),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_180_load_reg_7232),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_188_load_reg_7237),
        .O(\tmp_5_reg_3120[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_8 
       (.I0(p_ZL14storage_matrix_196_load_reg_7242),
        .I1(p_ZL14storage_matrix_204_load_reg_7247),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_212_load_reg_7252),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_220_load_reg_7257),
        .O(\tmp_5_reg_3120[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_3120[0]_i_9 
       (.I0(p_ZL14storage_matrix_228_load_reg_7262),
        .I1(p_ZL14storage_matrix_236_load_reg_7267),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_244_load_reg_7272),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_252_load_reg_7277),
        .O(\tmp_5_reg_3120[0]_i_9_n_3 ));
  MUXF7 \tmp_5_reg_3120_reg[0]_i_2 
       (.I0(\tmp_5_reg_3120[0]_i_6_n_3 ),
        .I1(\tmp_5_reg_3120[0]_i_7_n_3 ),
        .O(\tmp_5_reg_3120_reg[0]_i_2_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_5_reg_3120_reg[0]_i_3 
       (.I0(\tmp_5_reg_3120[0]_i_8_n_3 ),
        .I1(\tmp_5_reg_3120[0]_i_9_n_3 ),
        .O(\tmp_5_reg_3120_reg[0]_i_3_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_5_reg_3120_reg[0]_i_4 
       (.I0(\tmp_5_reg_3120[0]_i_10_n_3 ),
        .I1(\tmp_5_reg_3120[0]_i_11_n_3 ),
        .O(\tmp_5_reg_3120_reg[0]_i_4_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_5_reg_3120_reg[0]_i_5 
       (.I0(\tmp_5_reg_3120[0]_i_12_n_3 ),
        .I1(\tmp_5_reg_3120[0]_i_13_n_3 ),
        .O(\tmp_5_reg_3120_reg[0]_i_5_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_1 
       (.I0(\tmp_7_reg_3129_reg[0]_i_2_n_3 ),
        .I1(\tmp_7_reg_3129_reg[0]_i_3_n_3 ),
        .I2(\bank_fu_576_reg[4] [4]),
        .I3(\tmp_7_reg_3129_reg[0]_i_4_n_3 ),
        .I4(ap_loop_init_int_reg_1),
        .I5(\tmp_7_reg_3129_reg[0]_i_5_n_3 ),
        .O(tmp_7_fu_2742_p34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_10 
       (.I0(p_ZL14storage_matrix_5_load_reg_7282),
        .I1(p_ZL14storage_matrix_13_load_reg_7287),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_21_load_reg_7292),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_29_load_reg_7297),
        .O(\tmp_7_reg_3129[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_11 
       (.I0(p_ZL14storage_matrix_37_load_reg_7302),
        .I1(p_ZL14storage_matrix_45_load_reg_7307),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_53_load_reg_7312),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_61_load_reg_7317),
        .O(\tmp_7_reg_3129[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_12 
       (.I0(p_ZL14storage_matrix_69_load_reg_7322),
        .I1(p_ZL14storage_matrix_77_load_reg_7327),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_85_load_reg_7332),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_93_load_reg_7337),
        .O(\tmp_7_reg_3129[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_13 
       (.I0(p_ZL14storage_matrix_101_load_reg_7342),
        .I1(p_ZL14storage_matrix_109_load_reg_7347),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_117_load_reg_7352),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_125_load_reg_7357),
        .O(\tmp_7_reg_3129[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_6 
       (.I0(p_ZL14storage_matrix_133_load_reg_7362),
        .I1(p_ZL14storage_matrix_141_load_reg_7367),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_149_load_reg_7372),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_157_load_reg_7377),
        .O(\tmp_7_reg_3129[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_7 
       (.I0(p_ZL14storage_matrix_165_load_reg_7382),
        .I1(p_ZL14storage_matrix_173_load_reg_7387),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_181_load_reg_7392),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_189_load_reg_7397),
        .O(\tmp_7_reg_3129[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_8 
       (.I0(p_ZL14storage_matrix_197_load_reg_7402),
        .I1(p_ZL14storage_matrix_205_load_reg_7407),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_213_load_reg_7412),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_221_load_reg_7417),
        .O(\tmp_7_reg_3129[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_3129[0]_i_9 
       (.I0(p_ZL14storage_matrix_229_load_reg_7422),
        .I1(p_ZL14storage_matrix_237_load_reg_7427),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_245_load_reg_7432),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_253_load_reg_7437),
        .O(\tmp_7_reg_3129[0]_i_9_n_3 ));
  MUXF7 \tmp_7_reg_3129_reg[0]_i_2 
       (.I0(\tmp_7_reg_3129[0]_i_6_n_3 ),
        .I1(\tmp_7_reg_3129[0]_i_7_n_3 ),
        .O(\tmp_7_reg_3129_reg[0]_i_2_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_7_reg_3129_reg[0]_i_3 
       (.I0(\tmp_7_reg_3129[0]_i_8_n_3 ),
        .I1(\tmp_7_reg_3129[0]_i_9_n_3 ),
        .O(\tmp_7_reg_3129_reg[0]_i_3_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_7_reg_3129_reg[0]_i_4 
       (.I0(\tmp_7_reg_3129[0]_i_10_n_3 ),
        .I1(\tmp_7_reg_3129[0]_i_11_n_3 ),
        .O(\tmp_7_reg_3129_reg[0]_i_4_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_7_reg_3129_reg[0]_i_5 
       (.I0(\tmp_7_reg_3129[0]_i_12_n_3 ),
        .I1(\tmp_7_reg_3129[0]_i_13_n_3 ),
        .O(\tmp_7_reg_3129_reg[0]_i_5_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_1 
       (.I0(\tmp_8_reg_3138_reg[0]_i_2_n_3 ),
        .I1(\tmp_8_reg_3138_reg[0]_i_3_n_3 ),
        .I2(\bank_fu_576_reg[4] [4]),
        .I3(\tmp_8_reg_3138_reg[0]_i_4_n_3 ),
        .I4(ap_loop_init_int_reg_1),
        .I5(\tmp_8_reg_3138_reg[0]_i_5_n_3 ),
        .O(tmp_8_fu_2812_p34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_10 
       (.I0(p_ZL14storage_matrix_6_load_reg_7442),
        .I1(p_ZL14storage_matrix_14_load_reg_7447),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_22_load_reg_7452),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_30_load_reg_7457),
        .O(\tmp_8_reg_3138[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_11 
       (.I0(p_ZL14storage_matrix_38_load_reg_7462),
        .I1(p_ZL14storage_matrix_46_load_reg_7467),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_54_load_reg_7472),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_62_load_reg_7477),
        .O(\tmp_8_reg_3138[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_12 
       (.I0(p_ZL14storage_matrix_70_load_reg_7482),
        .I1(p_ZL14storage_matrix_78_load_reg_7487),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_86_load_reg_7492),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_94_load_reg_7497),
        .O(\tmp_8_reg_3138[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_13 
       (.I0(p_ZL14storage_matrix_102_load_reg_7502),
        .I1(p_ZL14storage_matrix_110_load_reg_7507),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_118_load_reg_7512),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_126_load_reg_7517),
        .O(\tmp_8_reg_3138[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_6 
       (.I0(p_ZL14storage_matrix_134_load_reg_7522),
        .I1(p_ZL14storage_matrix_142_load_reg_7527),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_150_load_reg_7532),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_158_load_reg_7537),
        .O(\tmp_8_reg_3138[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_7 
       (.I0(p_ZL14storage_matrix_166_load_reg_7542),
        .I1(p_ZL14storage_matrix_174_load_reg_7547),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_182_load_reg_7552),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_190_load_reg_7557),
        .O(\tmp_8_reg_3138[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_8 
       (.I0(p_ZL14storage_matrix_198_load_reg_7562),
        .I1(p_ZL14storage_matrix_206_load_reg_7567),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_214_load_reg_7572),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_222_load_reg_7577),
        .O(\tmp_8_reg_3138[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_8_reg_3138[0]_i_9 
       (.I0(p_ZL14storage_matrix_230_load_reg_7582),
        .I1(p_ZL14storage_matrix_238_load_reg_7587),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_246_load_reg_7592),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_254_load_reg_7597),
        .O(\tmp_8_reg_3138[0]_i_9_n_3 ));
  MUXF7 \tmp_8_reg_3138_reg[0]_i_2 
       (.I0(\tmp_8_reg_3138[0]_i_6_n_3 ),
        .I1(\tmp_8_reg_3138[0]_i_7_n_3 ),
        .O(\tmp_8_reg_3138_reg[0]_i_2_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_8_reg_3138_reg[0]_i_3 
       (.I0(\tmp_8_reg_3138[0]_i_8_n_3 ),
        .I1(\tmp_8_reg_3138[0]_i_9_n_3 ),
        .O(\tmp_8_reg_3138_reg[0]_i_3_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_8_reg_3138_reg[0]_i_4 
       (.I0(\tmp_8_reg_3138[0]_i_10_n_3 ),
        .I1(\tmp_8_reg_3138[0]_i_11_n_3 ),
        .O(\tmp_8_reg_3138_reg[0]_i_4_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_8_reg_3138_reg[0]_i_5 
       (.I0(\tmp_8_reg_3138[0]_i_12_n_3 ),
        .I1(\tmp_8_reg_3138[0]_i_13_n_3 ),
        .O(\tmp_8_reg_3138_reg[0]_i_5_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_9_reg_3147[0]_i_1 
       (.I0(\bank_fu_576[5]_i_3_n_3 ),
        .O(\bank_fu_576_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_10 
       (.I0(p_ZL14storage_matrix_231_load_reg_7742),
        .I1(p_ZL14storage_matrix_239_load_reg_7747),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_247_load_reg_7752),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_255_load_reg_7757),
        .O(\tmp_9_reg_3147[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_11 
       (.I0(p_ZL14storage_matrix_7_load_reg_7602),
        .I1(p_ZL14storage_matrix_15_load_reg_7607),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_23_load_reg_7612),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_31_load_reg_7617),
        .O(\tmp_9_reg_3147[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_12 
       (.I0(p_ZL14storage_matrix_39_load_reg_7622),
        .I1(p_ZL14storage_matrix_47_load_reg_7627),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_55_load_reg_7632),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_63_load_reg_7637),
        .O(\tmp_9_reg_3147[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_13 
       (.I0(p_ZL14storage_matrix_71_load_reg_7642),
        .I1(p_ZL14storage_matrix_79_load_reg_7647),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_87_load_reg_7652),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_95_load_reg_7657),
        .O(\tmp_9_reg_3147[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_14 
       (.I0(p_ZL14storage_matrix_103_load_reg_7662),
        .I1(p_ZL14storage_matrix_111_load_reg_7667),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_119_load_reg_7672),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_127_load_reg_7677),
        .O(\tmp_9_reg_3147[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_2 
       (.I0(\tmp_9_reg_3147_reg[0]_i_3_n_3 ),
        .I1(\tmp_9_reg_3147_reg[0]_i_4_n_3 ),
        .I2(\bank_fu_576_reg[4] [4]),
        .I3(\tmp_9_reg_3147_reg[0]_i_5_n_3 ),
        .I4(ap_loop_init_int_reg_1),
        .I5(\tmp_9_reg_3147_reg[0]_i_6_n_3 ),
        .O(tmp_9_fu_2882_p34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_7 
       (.I0(p_ZL14storage_matrix_135_load_reg_7682),
        .I1(p_ZL14storage_matrix_143_load_reg_7687),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_151_load_reg_7692),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_159_load_reg_7697),
        .O(\tmp_9_reg_3147[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_8 
       (.I0(p_ZL14storage_matrix_167_load_reg_7702),
        .I1(p_ZL14storage_matrix_175_load_reg_7707),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_183_load_reg_7712),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_191_load_reg_7717),
        .O(\tmp_9_reg_3147[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_3147[0]_i_9 
       (.I0(p_ZL14storage_matrix_199_load_reg_7722),
        .I1(p_ZL14storage_matrix_207_load_reg_7727),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_215_load_reg_7732),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_223_load_reg_7737),
        .O(\tmp_9_reg_3147[0]_i_9_n_3 ));
  MUXF7 \tmp_9_reg_3147_reg[0]_i_3 
       (.I0(\tmp_9_reg_3147[0]_i_7_n_3 ),
        .I1(\tmp_9_reg_3147[0]_i_8_n_3 ),
        .O(\tmp_9_reg_3147_reg[0]_i_3_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_9_reg_3147_reg[0]_i_4 
       (.I0(\tmp_9_reg_3147[0]_i_9_n_3 ),
        .I1(\tmp_9_reg_3147[0]_i_10_n_3 ),
        .O(\tmp_9_reg_3147_reg[0]_i_4_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_9_reg_3147_reg[0]_i_5 
       (.I0(\tmp_9_reg_3147[0]_i_11_n_3 ),
        .I1(\tmp_9_reg_3147[0]_i_12_n_3 ),
        .O(\tmp_9_reg_3147_reg[0]_i_5_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_9_reg_3147_reg[0]_i_6 
       (.I0(\tmp_9_reg_3147[0]_i_13_n_3 ),
        .I1(\tmp_9_reg_3147[0]_i_14_n_3 ),
        .O(\tmp_9_reg_3147_reg[0]_i_6_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_1 
       (.I0(\tmp_reg_3084_reg[0]_i_2_n_3 ),
        .I1(\tmp_reg_3084_reg[0]_i_3_n_3 ),
        .I2(\bank_fu_576_reg[4] [4]),
        .I3(\tmp_reg_3084_reg[0]_i_4_n_3 ),
        .I4(ap_loop_init_int_reg_1),
        .I5(\tmp_reg_3084_reg[0]_i_5_n_3 ),
        .O(tmp_fu_2392_p34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_10 
       (.I0(p_ZL14storage_matrix_0_load_reg_6482),
        .I1(p_ZL14storage_matrix_8_load_reg_6487),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_16_load_reg_6492),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_24_load_reg_6497),
        .O(\tmp_reg_3084[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_11 
       (.I0(p_ZL14storage_matrix_32_load_reg_6502),
        .I1(p_ZL14storage_matrix_40_load_reg_6507),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_48_load_reg_6512),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_56_load_reg_6517),
        .O(\tmp_reg_3084[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_12 
       (.I0(p_ZL14storage_matrix_64_load_reg_6522),
        .I1(p_ZL14storage_matrix_72_load_reg_6527),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_80_load_reg_6532),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_88_load_reg_6537),
        .O(\tmp_reg_3084[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_13 
       (.I0(p_ZL14storage_matrix_96_load_reg_6542),
        .I1(p_ZL14storage_matrix_104_load_reg_6547),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_112_load_reg_6552),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_120_load_reg_6557),
        .O(\tmp_reg_3084[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_6 
       (.I0(p_ZL14storage_matrix_128_load_reg_6562),
        .I1(p_ZL14storage_matrix_136_load_reg_6567),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_144_load_reg_6572),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_152_load_reg_6577),
        .O(\tmp_reg_3084[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_7 
       (.I0(p_ZL14storage_matrix_160_load_reg_6582),
        .I1(p_ZL14storage_matrix_168_load_reg_6587),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_176_load_reg_6592),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_184_load_reg_6597),
        .O(\tmp_reg_3084[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_8 
       (.I0(p_ZL14storage_matrix_192_load_reg_6602),
        .I1(p_ZL14storage_matrix_200_load_reg_6607),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_208_load_reg_6612),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_216_load_reg_6617),
        .O(\tmp_reg_3084[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_3084[0]_i_9 
       (.I0(p_ZL14storage_matrix_224_load_reg_6622),
        .I1(p_ZL14storage_matrix_232_load_reg_6627),
        .I2(ap_loop_init_int_reg_2),
        .I3(p_ZL14storage_matrix_240_load_reg_6632),
        .I4(ap_loop_init_int_reg_0),
        .I5(p_ZL14storage_matrix_248_load_reg_6637),
        .O(\tmp_reg_3084[0]_i_9_n_3 ));
  MUXF7 \tmp_reg_3084_reg[0]_i_2 
       (.I0(\tmp_reg_3084[0]_i_6_n_3 ),
        .I1(\tmp_reg_3084[0]_i_7_n_3 ),
        .O(\tmp_reg_3084_reg[0]_i_2_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_reg_3084_reg[0]_i_3 
       (.I0(\tmp_reg_3084[0]_i_8_n_3 ),
        .I1(\tmp_reg_3084[0]_i_9_n_3 ),
        .O(\tmp_reg_3084_reg[0]_i_3_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_reg_3084_reg[0]_i_4 
       (.I0(\tmp_reg_3084[0]_i_10_n_3 ),
        .I1(\tmp_reg_3084[0]_i_11_n_3 ),
        .O(\tmp_reg_3084_reg[0]_i_4_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  MUXF7 \tmp_reg_3084_reg[0]_i_5 
       (.I0(\tmp_reg_3084[0]_i_12_n_3 ),
        .I1(\tmp_reg_3084[0]_i_13_n_3 ),
        .O(\tmp_reg_3084_reg[0]_i_5_n_3 ),
        .S(\bank_fu_576_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln54_reg_3072[0]_i_1 
       (.I0(\zext_ln54_reg_3072_reg[0] ),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\bank_fu_576_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln54_reg_3072[1]_i_1 
       (.I0(\zext_ln54_reg_3072_reg[1] ),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\bank_fu_576_reg[4] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln54_reg_3072[2]_i_1 
       (.I0(\bank_fu_576_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .O(\bank_fu_576_reg[4] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln54_reg_3072[3]_i_1 
       (.I0(\zext_ln54_reg_3072_reg[3] ),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\bank_fu_576_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln54_reg_3072[4]_i_1 
       (.I0(\zext_ln54_reg_3072_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .O(\bank_fu_576_reg[4] [4]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_17
   (D,
    SR,
    \ref_timer_V_1_addr_reg_312_reg[0] ,
    \ref_timer_V_1_addr_reg_312_reg[1] ,
    \ref_timer_V_1_addr_reg_312_reg[2] ,
    \ref_timer_V_1_addr_reg_312_reg[3] ,
    \ref_timer_V_1_addr_reg_312_reg[4] ,
    \ap_CS_fsm_reg[2] ,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[1] ,
    \i_fu_70_reg[7] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0,
    E,
    ap_clk,
    ap_rst_n_inv,
    Q,
    icmp_ln33_fu_4693_p2,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
    ap_done_cache_reg_0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0,
    ap_rst_n);
  output [1:0]D;
  output [0:0]SR;
  output \ref_timer_V_1_addr_reg_312_reg[0] ;
  output \ref_timer_V_1_addr_reg_312_reg[1] ;
  output \ref_timer_V_1_addr_reg_312_reg[2] ;
  output \ref_timer_V_1_addr_reg_312_reg[3] ;
  output \ref_timer_V_1_addr_reg_312_reg[4] ;
  output \ap_CS_fsm_reg[2] ;
  output ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output [5:0]\i_fu_70_reg[7] ;
  output [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
  output [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input [3:0]Q;
  input icmp_ln33_fu_4693_p2;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  input [5:0]ap_done_cache_reg_0;
  input [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire [5:0]ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
  wire \i_fu_70[8]_i_3_n_3 ;
  wire [5:0]\i_fu_70_reg[7] ;
  wire icmp_ln33_fu_4693_p2;
  wire \ref_timer_V_1_addr_reg_312_reg[0] ;
  wire \ref_timer_V_1_addr_reg_312_reg[1] ;
  wire \ref_timer_V_1_addr_reg_312_reg[2] ;
  wire \ref_timer_V_1_addr_reg_312_reg[3] ;
  wire \ref_timer_V_1_addr_reg_312_reg[4] ;

  LUT6 #(
    .INIT(64'h2F2F222F22222222)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln33_fu_4693_p2),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready),
        .I3(ap_done_cache),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F400000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h5FD5)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_cache_reg_0[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hF4F444F4)) 
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg_i_1
       (.I0(icmp_ln33_fu_4693_p2),
        .I1(Q[0]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_done_cache_reg_0[5]),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[1] ));
  LUT3 #(
    .INIT(8'hF1)) 
    \i_fu_70[3]_i_1 
       (.I0(ap_done_cache_reg_0[5]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_loop_init_int),
        .O(\i_fu_70_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \i_fu_70[4]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0[5]),
        .I2(ap_done_cache_reg_0[0]),
        .I3(ap_done_cache_reg_0[1]),
        .O(\i_fu_70_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h01111000)) 
    \i_fu_70[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0[5]),
        .I2(ap_done_cache_reg_0[1]),
        .I3(ap_done_cache_reg_0[0]),
        .I4(ap_done_cache_reg_0[2]),
        .O(\i_fu_70_reg[7] [2]));
  LUT5 #(
    .INIT(32'h7F008000)) 
    \i_fu_70[6]_i_1 
       (.I0(ap_done_cache_reg_0[1]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_done_cache_reg_0[2]),
        .I3(\i_fu_70[8]_i_3_n_3 ),
        .I4(ap_done_cache_reg_0[3]),
        .O(\i_fu_70_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_fu_70[7]_i_1 
       (.I0(ap_done_cache_reg_0[2]),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_done_cache_reg_0[1]),
        .I3(ap_done_cache_reg_0[3]),
        .I4(\i_fu_70[8]_i_3_n_3 ),
        .I5(ap_done_cache_reg_0[4]),
        .O(\i_fu_70_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \i_fu_70[8]_i_1 
       (.I0(ap_done_cache_reg_0[5]),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(E));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_70[8]_i_2 
       (.I0(ap_done_cache_reg_0[4]),
        .I1(\i_fu_70[8]_i_3_n_3 ),
        .I2(ap_done_cache_reg_0[3]),
        .I3(ap_done_cache_reg_0[1]),
        .I4(ap_done_cache_reg_0[0]),
        .I5(ap_done_cache_reg_0[2]),
        .O(\i_fu_70_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \i_fu_70[8]_i_3 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[5]),
        .O(\i_fu_70[8]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8C00)) 
    ram_reg_0_31_0_0_i_14
       (.I0(ap_loop_init_int),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I2(ap_done_cache_reg_0[5]),
        .I3(Q[1]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    ram_reg_0_31_0_0_i_16
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[0]),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache_reg_0[0]),
        .O(\ref_timer_V_1_addr_reg_312_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    ram_reg_0_31_0_0_i_17
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[1]),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache_reg_0[1]),
        .O(\ref_timer_V_1_addr_reg_312_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    ram_reg_0_31_0_0_i_18
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[2]),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache_reg_0[2]),
        .O(\ref_timer_V_1_addr_reg_312_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    ram_reg_0_31_0_0_i_19
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[3]),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache_reg_0[3]),
        .O(\ref_timer_V_1_addr_reg_312_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    ram_reg_0_31_0_0_i_20
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[4]),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache_reg_0[4]),
        .O(\ref_timer_V_1_addr_reg_312_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h80A0)) 
    ram_reg_0_31_0_0_i_2__6
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_done_cache_reg_0[5]),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_6_i_25
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[4]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_6_i_26
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[3]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_6_i_27
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_6_i_28
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[1]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_0_31_0_6_i_29
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0[0]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]));
  LUT6 #(
    .INIT(64'h000000000808A808)) 
    \threshold_V_reg_4024[5]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I3(ap_done_cache_reg_0[5]),
        .I4(ap_loop_init_int),
        .I5(Q[2]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "spiking_binam_mul_6ns_5ns_7_1_1" *) 
module bd_0_hls_inst_0_spiking_binam_mul_6ns_5ns_7_1_1
   (D,
    Q);
  output [4:0]D;
  input [5:0]Q;

  wire [4:0]D;
  wire [5:0]Q;
  wire dout__0_carry_i_1_n_3;
  wire dout__0_carry_i_2_n_3;
  wire dout__0_carry_i_3_n_3;
  wire dout__0_carry_i_4_n_3;
  wire dout__0_carry_i_5_n_3;
  wire dout__0_carry_n_10;
  wire dout__0_carry_n_7;
  wire dout__0_carry_n_8;
  wire dout__0_carry_n_9;
  wire [7:4]NLW_dout__0_carry_CO_UNCONNECTED;
  wire [7:5]NLW_dout__0_carry_O_UNCONNECTED;

  CARRY8 dout__0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_dout__0_carry_CO_UNCONNECTED[7:4],dout__0_carry_n_7,dout__0_carry_n_8,dout__0_carry_n_9,dout__0_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,Q[2:0],1'b0}),
        .O({NLW_dout__0_carry_O_UNCONNECTED[7:5],D}),
        .S({1'b0,1'b0,1'b0,dout__0_carry_i_1_n_3,dout__0_carry_i_2_n_3,dout__0_carry_i_3_n_3,dout__0_carry_i_4_n_3,dout__0_carry_i_5_n_3}));
  LUT6 #(
    .INIT(64'hAAABB9B96222AAAA)) 
    dout__0_carry_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(dout__0_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h6A666A5666566696)) 
    dout__0_carry_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(dout__0_carry_i_2_n_3));
  LUT5 #(
    .INIT(32'h6A566696)) 
    dout__0_carry_i_3
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(dout__0_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h6696)) 
    dout__0_carry_i_4
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(dout__0_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry_i_5
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(dout__0_carry_i_5_n_3));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R
   (p_ZL14storage_matrix_0_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3_0 ,
    \q0_reg[0]_i_3_1 ,
    \q0_reg[0]_i_3_2 ,
    \q0_reg[0]_i_3_3 ,
    \q0_reg[0]_i_3_4 ,
    \q0_reg[0]_i_3_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_0_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3_0 ;
  input \q0_reg[0]_i_3_1 ;
  input \q0_reg[0]_i_3_2 ;
  input \q0_reg[0]_i_3_3 ;
  input \q0_reg[0]_i_3_4 ;
  input \q0_reg[0]_i_3_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_0_q0;
  wire \q0[0]_i_4_n_3 ;
  wire \q0[0]_i_5_n_3 ;
  wire \q0[0]_i_6_n_3 ;
  wire \q0[0]_i_7_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1_n_3 ;
  wire \q0_reg[0]_i_2_n_3 ;
  wire \q0_reg[0]_i_3_0 ;
  wire \q0_reg[0]_i_3_1 ;
  wire \q0_reg[0]_i_3_2 ;
  wire \q0_reg[0]_i_3_3 ;
  wire \q0_reg[0]_i_3_4 ;
  wire \q0_reg[0]_i_3_5 ;
  wire \q0_reg[0]_i_3_n_3 ;

  LUT6 #(
    .INIT(64'h0400A04000000200)) 
    \q0[0]_i_4 
       (.I0(\q0_reg[0]_i_3_0 ),
        .I1(\q0_reg[0]_i_3_1 ),
        .I2(\q0_reg[0]_i_3_2 ),
        .I3(\q0_reg[0]_i_3_3 ),
        .I4(\q0_reg[0]_i_3_4 ),
        .I5(\q0_reg[0]_i_3_5 ),
        .O(\q0[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h50050050E0020000)) 
    \q0[0]_i_5 
       (.I0(\q0_reg[0]_i_3_0 ),
        .I1(\q0_reg[0]_i_3_2 ),
        .I2(\q0_reg[0]_i_3_5 ),
        .I3(\q0_reg[0]_i_3_1 ),
        .I4(\q0_reg[0]_i_3_3 ),
        .I5(\q0_reg[0]_i_3_4 ),
        .O(\q0[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h800800208E2A4484)) 
    \q0[0]_i_6 
       (.I0(\q0_reg[0]_i_3_0 ),
        .I1(\q0_reg[0]_i_3_2 ),
        .I2(\q0_reg[0]_i_3_1 ),
        .I3(\q0_reg[0]_i_3_3 ),
        .I4(\q0_reg[0]_i_3_4 ),
        .I5(\q0_reg[0]_i_3_5 ),
        .O(\q0[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000266008445026)) 
    \q0[0]_i_7 
       (.I0(\q0_reg[0]_i_3_0 ),
        .I1(\q0_reg[0]_i_3_5 ),
        .I2(\q0_reg[0]_i_3_1 ),
        .I3(\q0_reg[0]_i_3_3 ),
        .I4(\q0_reg[0]_i_3_2 ),
        .I5(\q0_reg[0]_i_3_4 ),
        .O(\q0[0]_i_7_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1_n_3 ),
        .Q(p_ZL14storage_matrix_0_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1 
       (.I0(\q0_reg[0]_i_2_n_3 ),
        .I1(\q0_reg[0]_i_3_n_3 ),
        .O(\q0_reg[0]_i_1_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2 
       (.I0(\q0[0]_i_4_n_3 ),
        .I1(\q0[0]_i_5_n_3 ),
        .O(\q0_reg[0]_i_2_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3 
       (.I0(\q0[0]_i_6_n_3 ),
        .I1(\q0[0]_i_7_n_3 ),
        .O(\q0_reg[0]_i_3_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R
   (p_ZL14storage_matrix_100_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    ap_clk);
  output p_ZL14storage_matrix_100_q0;
  input [2:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]address0;
  input \q0_reg[0]_2 ;
  input [0:0]\q0_reg[0]_3 ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_100_q0;
  wire \q0[0]_i_1__30_n_3 ;
  wire \q0[0]_i_2__29_n_3 ;
  wire \q0[0]_i_3__25_n_3 ;
  wire \q0[0]_i_4__122_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [0:0]\q0_reg[0]_3 ;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \q0[0]_i_1__30 
       (.I0(\q0[0]_i_2__29_n_3 ),
        .I1(Q[0]),
        .I2(\q0[0]_i_3__25_n_3 ),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0[0]_i_4__122_n_3 ),
        .O(\q0[0]_i_1__30_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000828000)) 
    \q0[0]_i_2__29 
       (.I0(\q0_reg[0]_1 ),
        .I1(Q[2]),
        .I2(address0[1]),
        .I3(address0[0]),
        .I4(\q0_reg[0]_2 ),
        .I5(Q[1]),
        .O(\q0[0]_i_2__29_n_3 ));
  LUT6 #(
    .INIT(64'h0000000300002004)) 
    \q0[0]_i_3__25 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_2 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_1 ),
        .O(\q0[0]_i_3__25_n_3 ));
  LUT6 #(
    .INIT(64'h0004008800000140)) 
    \q0[0]_i_4__122 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_2 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_1 ),
        .O(\q0[0]_i_4__122_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_3 ),
        .D(\q0[0]_i_1__30_n_3 ),
        .Q(p_ZL14storage_matrix_100_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R
   (p_ZL14storage_matrix_101_q0,
    Q,
    \q0_reg[0]_i_2__132_0 ,
    \q0_reg[0]_i_2__132_1 ,
    \q0_reg[0]_i_2__132_2 ,
    \q0_reg[0]_i_2__132_3 ,
    \q0_reg[0]_i_2__132_4 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_101_q0;
  input [2:0]Q;
  input \q0_reg[0]_i_2__132_0 ;
  input \q0_reg[0]_i_2__132_1 ;
  input \q0_reg[0]_i_2__132_2 ;
  input \q0_reg[0]_i_2__132_3 ;
  input \q0_reg[0]_i_2__132_4 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_101_q0;
  wire \q0[0]_i_4__153_n_3 ;
  wire \q0[0]_i_5__133_n_3 ;
  wire \q0[0]_i_6__133_n_3 ;
  wire \q0[0]_i_7__132_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__132_n_3 ;
  wire \q0_reg[0]_i_2__132_0 ;
  wire \q0_reg[0]_i_2__132_1 ;
  wire \q0_reg[0]_i_2__132_2 ;
  wire \q0_reg[0]_i_2__132_3 ;
  wire \q0_reg[0]_i_2__132_4 ;
  wire \q0_reg[0]_i_2__132_n_3 ;
  wire \q0_reg[0]_i_3__132_n_3 ;

  LUT6 #(
    .INIT(64'h0000201500000008)) 
    \q0[0]_i_4__153 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__132_4 ),
        .I2(\q0_reg[0]_i_2__132_0 ),
        .I3(\q0_reg[0]_i_2__132_2 ),
        .I4(\q0_reg[0]_i_2__132_3 ),
        .I5(\q0_reg[0]_i_2__132_1 ),
        .O(\q0[0]_i_4__153_n_3 ));
  LUT6 #(
    .INIT(64'hC000000000800A00)) 
    \q0[0]_i_5__133 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__132_4 ),
        .I2(\q0_reg[0]_i_2__132_2 ),
        .I3(\q0_reg[0]_i_2__132_3 ),
        .I4(\q0_reg[0]_i_2__132_1 ),
        .I5(\q0_reg[0]_i_2__132_0 ),
        .O(\q0[0]_i_5__133_n_3 ));
  LUT6 #(
    .INIT(64'h0002002000008001)) 
    \q0[0]_i_6__133 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__132_4 ),
        .I2(\q0_reg[0]_i_2__132_2 ),
        .I3(\q0_reg[0]_i_2__132_3 ),
        .I4(\q0_reg[0]_i_2__132_1 ),
        .I5(\q0_reg[0]_i_2__132_0 ),
        .O(\q0[0]_i_6__133_n_3 ));
  LUT6 #(
    .INIT(64'h000D030400200202)) 
    \q0[0]_i_7__132 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__132_0 ),
        .I2(\q0_reg[0]_i_2__132_1 ),
        .I3(\q0_reg[0]_i_2__132_2 ),
        .I4(\q0_reg[0]_i_2__132_3 ),
        .I5(\q0_reg[0]_i_2__132_4 ),
        .O(\q0[0]_i_7__132_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__132_n_3 ),
        .Q(p_ZL14storage_matrix_101_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__132 
       (.I0(\q0_reg[0]_i_2__132_n_3 ),
        .I1(\q0_reg[0]_i_3__132_n_3 ),
        .O(\q0_reg[0]_i_1__132_n_3 ),
        .S(Q[2]));
  MUXF7 \q0_reg[0]_i_2__132 
       (.I0(\q0[0]_i_4__153_n_3 ),
        .I1(\q0[0]_i_5__133_n_3 ),
        .O(\q0_reg[0]_i_2__132_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__132 
       (.I0(\q0[0]_i_6__133_n_3 ),
        .I1(\q0[0]_i_7__132_n_3 ),
        .O(\q0_reg[0]_i_3__132_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R
   (p_ZL14storage_matrix_102_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__156_0 ,
    Q,
    \q0_reg[0]_i_2__156_1 ,
    \q0_reg[0]_i_2__156_2 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_102_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__156_0 ;
  input [2:0]Q;
  input \q0_reg[0]_i_2__156_1 ;
  input \q0_reg[0]_i_2__156_2 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_102_q0;
  wire \q0[0]_i_4__184_n_3 ;
  wire \q0[0]_i_5__157_n_3 ;
  wire \q0[0]_i_6__157_n_3 ;
  wire \q0[0]_i_7__156_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__156_n_3 ;
  wire \q0_reg[0]_i_2__156_0 ;
  wire \q0_reg[0]_i_2__156_1 ;
  wire \q0_reg[0]_i_2__156_2 ;
  wire \q0_reg[0]_i_2__156_n_3 ;
  wire \q0_reg[0]_i_3__156_n_3 ;

  LUT6 #(
    .INIT(64'h0000000004020C01)) 
    \q0[0]_i_4__184 
       (.I0(\q0_reg[0]_i_2__156_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q0_reg[0]_i_2__156_1 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__156_2 ),
        .O(\q0[0]_i_4__184_n_3 ));
  LUT6 #(
    .INIT(64'h0408000000205020)) 
    \q0[0]_i_5__157 
       (.I0(\q0_reg[0]_i_2__156_0 ),
        .I1(\q0_reg[0]_i_2__156_2 ),
        .I2(\q0_reg[0]_i_2__156_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\q0[0]_i_5__157_n_3 ));
  LUT6 #(
    .INIT(64'h0060044080000000)) 
    \q0[0]_i_6__157 
       (.I0(\q0_reg[0]_i_2__156_0 ),
        .I1(\q0_reg[0]_i_2__156_1 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__156_2 ),
        .O(\q0[0]_i_6__157_n_3 ));
  LUT6 #(
    .INIT(64'h0000800010001100)) 
    \q0[0]_i_7__156 
       (.I0(\q0_reg[0]_i_2__156_0 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_2__156_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__156_2 ),
        .O(\q0[0]_i_7__156_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__156_n_3 ),
        .Q(p_ZL14storage_matrix_102_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__156 
       (.I0(\q0_reg[0]_i_2__156_n_3 ),
        .I1(\q0_reg[0]_i_3__156_n_3 ),
        .O(\q0_reg[0]_i_1__156_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__156 
       (.I0(\q0[0]_i_4__184_n_3 ),
        .I1(\q0[0]_i_5__157_n_3 ),
        .O(\q0_reg[0]_i_2__156_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__156 
       (.I0(\q0[0]_i_6__157_n_3 ),
        .I1(\q0[0]_i_7__156_n_3 ),
        .O(\q0_reg[0]_i_3__156_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R
   (p_ZL14storage_matrix_103_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__180_0 ,
    \q0_reg[0]_i_3__180_1 ,
    \q0_reg[0]_i_3__180_2 ,
    \q0_reg[0]_i_3__180_3 ,
    \q0_reg[0]_i_3__180_4 ,
    \q0_reg[0]_i_3__180_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_103_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__180_0 ;
  input \q0_reg[0]_i_3__180_1 ;
  input \q0_reg[0]_i_3__180_2 ;
  input \q0_reg[0]_i_3__180_3 ;
  input \q0_reg[0]_i_3__180_4 ;
  input \q0_reg[0]_i_3__180_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_103_q0;
  wire \q0[0]_i_4__213_n_3 ;
  wire \q0[0]_i_5__182_n_3 ;
  wire \q0[0]_i_6__181_n_3 ;
  wire \q0[0]_i_7__180_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__180_n_3 ;
  wire \q0_reg[0]_i_2__180_n_3 ;
  wire \q0_reg[0]_i_3__180_0 ;
  wire \q0_reg[0]_i_3__180_1 ;
  wire \q0_reg[0]_i_3__180_2 ;
  wire \q0_reg[0]_i_3__180_3 ;
  wire \q0_reg[0]_i_3__180_4 ;
  wire \q0_reg[0]_i_3__180_5 ;
  wire \q0_reg[0]_i_3__180_n_3 ;

  LUT6 #(
    .INIT(64'h3000000000000400)) 
    \q0[0]_i_4__213 
       (.I0(\q0_reg[0]_i_3__180_1 ),
        .I1(\q0_reg[0]_i_3__180_0 ),
        .I2(\q0_reg[0]_i_3__180_2 ),
        .I3(\q0_reg[0]_i_3__180_3 ),
        .I4(\q0_reg[0]_i_3__180_4 ),
        .I5(\q0_reg[0]_i_3__180_5 ),
        .O(\q0[0]_i_4__213_n_3 ));
  LUT6 #(
    .INIT(64'h8100300820020002)) 
    \q0[0]_i_5__182 
       (.I0(\q0_reg[0]_i_3__180_0 ),
        .I1(\q0_reg[0]_i_3__180_1 ),
        .I2(\q0_reg[0]_i_3__180_2 ),
        .I3(\q0_reg[0]_i_3__180_3 ),
        .I4(\q0_reg[0]_i_3__180_4 ),
        .I5(\q0_reg[0]_i_3__180_5 ),
        .O(\q0[0]_i_5__182_n_3 ));
  LUT6 #(
    .INIT(64'h0002400200000005)) 
    \q0[0]_i_6__181 
       (.I0(\q0_reg[0]_i_3__180_0 ),
        .I1(\q0_reg[0]_i_3__180_5 ),
        .I2(\q0_reg[0]_i_3__180_2 ),
        .I3(\q0_reg[0]_i_3__180_3 ),
        .I4(\q0_reg[0]_i_3__180_4 ),
        .I5(\q0_reg[0]_i_3__180_1 ),
        .O(\q0[0]_i_6__181_n_3 ));
  LUT6 #(
    .INIT(64'h0008092000000000)) 
    \q0[0]_i_7__180 
       (.I0(\q0_reg[0]_i_3__180_0 ),
        .I1(\q0_reg[0]_i_3__180_1 ),
        .I2(\q0_reg[0]_i_3__180_4 ),
        .I3(\q0_reg[0]_i_3__180_3 ),
        .I4(\q0_reg[0]_i_3__180_2 ),
        .I5(\q0_reg[0]_i_3__180_5 ),
        .O(\q0[0]_i_7__180_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__180_n_3 ),
        .Q(p_ZL14storage_matrix_103_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__180 
       (.I0(\q0_reg[0]_i_2__180_n_3 ),
        .I1(\q0_reg[0]_i_3__180_n_3 ),
        .O(\q0_reg[0]_i_1__180_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__180 
       (.I0(\q0[0]_i_4__213_n_3 ),
        .I1(\q0[0]_i_5__182_n_3 ),
        .O(\q0_reg[0]_i_2__180_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__180 
       (.I0(\q0[0]_i_6__181_n_3 ),
        .I1(\q0[0]_i_7__180_n_3 ),
        .O(\q0_reg[0]_i_3__180_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R
   (p_ZL14storage_matrix_104_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__11_0 ,
    \q0_reg[0]_i_2__11_1 ,
    \q0_reg[0]_i_2__11_2 ,
    \q0_reg[0]_i_2__11_3 ,
    \q0_reg[0]_i_2__11_4 ,
    \q0_reg[0]_i_2__11_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_104_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__11_0 ;
  input \q0_reg[0]_i_2__11_1 ;
  input \q0_reg[0]_i_2__11_2 ;
  input \q0_reg[0]_i_2__11_3 ;
  input \q0_reg[0]_i_2__11_4 ;
  input \q0_reg[0]_i_2__11_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_104_q0;
  wire \q0[0]_i_4__11_n_3 ;
  wire \q0[0]_i_5__11_n_3 ;
  wire \q0[0]_i_6__11_n_3 ;
  wire \q0[0]_i_7__11_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__11_n_3 ;
  wire \q0_reg[0]_i_2__11_0 ;
  wire \q0_reg[0]_i_2__11_1 ;
  wire \q0_reg[0]_i_2__11_2 ;
  wire \q0_reg[0]_i_2__11_3 ;
  wire \q0_reg[0]_i_2__11_4 ;
  wire \q0_reg[0]_i_2__11_5 ;
  wire \q0_reg[0]_i_2__11_n_3 ;
  wire \q0_reg[0]_i_3__11_n_3 ;

  LUT6 #(
    .INIT(64'h080000081200C23A)) 
    \q0[0]_i_4__11 
       (.I0(\q0_reg[0]_i_2__11_0 ),
        .I1(\q0_reg[0]_i_2__11_3 ),
        .I2(\q0_reg[0]_i_2__11_4 ),
        .I3(\q0_reg[0]_i_2__11_2 ),
        .I4(\q0_reg[0]_i_2__11_5 ),
        .I5(\q0_reg[0]_i_2__11_1 ),
        .O(\q0[0]_i_4__11_n_3 ));
  LUT6 #(
    .INIT(64'h1020012040200020)) 
    \q0[0]_i_5__11 
       (.I0(\q0_reg[0]_i_2__11_0 ),
        .I1(\q0_reg[0]_i_2__11_1 ),
        .I2(\q0_reg[0]_i_2__11_4 ),
        .I3(\q0_reg[0]_i_2__11_3 ),
        .I4(\q0_reg[0]_i_2__11_2 ),
        .I5(\q0_reg[0]_i_2__11_5 ),
        .O(\q0[0]_i_5__11_n_3 ));
  LUT6 #(
    .INIT(64'h0080000400101003)) 
    \q0[0]_i_6__11 
       (.I0(\q0_reg[0]_i_2__11_0 ),
        .I1(\q0_reg[0]_i_2__11_1 ),
        .I2(\q0_reg[0]_i_2__11_5 ),
        .I3(\q0_reg[0]_i_2__11_4 ),
        .I4(\q0_reg[0]_i_2__11_3 ),
        .I5(\q0_reg[0]_i_2__11_2 ),
        .O(\q0[0]_i_6__11_n_3 ));
  LUT6 #(
    .INIT(64'h000000201C020008)) 
    \q0[0]_i_7__11 
       (.I0(\q0_reg[0]_i_2__11_0 ),
        .I1(\q0_reg[0]_i_2__11_1 ),
        .I2(\q0_reg[0]_i_2__11_2 ),
        .I3(\q0_reg[0]_i_2__11_3 ),
        .I4(\q0_reg[0]_i_2__11_4 ),
        .I5(\q0_reg[0]_i_2__11_5 ),
        .O(\q0[0]_i_7__11_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__11_n_3 ),
        .Q(p_ZL14storage_matrix_104_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__11 
       (.I0(\q0_reg[0]_i_2__11_n_3 ),
        .I1(\q0_reg[0]_i_3__11_n_3 ),
        .O(\q0_reg[0]_i_1__11_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__11 
       (.I0(\q0[0]_i_4__11_n_3 ),
        .I1(\q0[0]_i_5__11_n_3 ),
        .O(\q0_reg[0]_i_2__11_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__11 
       (.I0(\q0[0]_i_6__11_n_3 ),
        .I1(\q0[0]_i_7__11_n_3 ),
        .O(\q0_reg[0]_i_3__11_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R
   (p_ZL14storage_matrix_105_q0,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_105_q0;
  input [2:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [2:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_105_q0;
  wire \q0[0]_i_1__4_n_3 ;
  wire \q0[0]_i_2__4_n_3 ;
  wire \q0[0]_i_3__3_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;

  LUT5 #(
    .INIT(32'hF0000088)) 
    \q0[0]_i_1__4 
       (.I0(\q0[0]_i_2__4_n_3 ),
        .I1(address0[1]),
        .I2(\q0[0]_i_3__3_n_3 ),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(\q0[0]_i_1__4_n_3 ));
  LUT5 #(
    .INIT(32'h11000024)) 
    \q0[0]_i_2__4 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_2 ),
        .I2(address0[2]),
        .I3(\q0_reg[0]_4 ),
        .I4(\q0_reg[0]_3 ),
        .O(\q0[0]_i_2__4_n_3 ));
  LUT6 #(
    .INIT(64'h0400200000000104)) 
    \q0[0]_i_3__3 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_2 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_3 ),
        .I4(address0[2]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_3__3_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__4_n_3 ),
        .Q(p_ZL14storage_matrix_105_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [2:0]address0;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [2:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__14_n_3 ;
  wire \q0[0]_i_2__14_n_3 ;
  wire \q0[0]_i_3__12_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hF0008888)) 
    \q0[0]_i_1__14 
       (.I0(\q0[0]_i_2__14_n_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0[0]_i_3__12_n_3 ),
        .I3(address0[0]),
        .I4(\q0_reg[0]_2 ),
        .O(\q0[0]_i_1__14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000900000400)) 
    \q0[0]_i_2__14 
       (.I0(\q0_reg[0]_3 ),
        .I1(address0[0]),
        .I2(address0[1]),
        .I3(address0[2]),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_2__14_n_3 ));
  LUT6 #(
    .INIT(64'h0000100008900020)) 
    \q0[0]_i_3__12 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(address0[1]),
        .I3(address0[2]),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_3__12_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__14_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R
   (p_ZL14storage_matrix_107_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__89_0 ,
    \q0_reg[0]_i_3__89_1 ,
    \q0_reg[0]_i_3__89_2 ,
    \q0_reg[0]_i_3__89_3 ,
    \q0_reg[0]_i_3__89_4 ,
    \q0_reg[0]_i_3__89_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_107_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__89_0 ;
  input \q0_reg[0]_i_3__89_1 ;
  input \q0_reg[0]_i_3__89_2 ;
  input \q0_reg[0]_i_3__89_3 ;
  input \q0_reg[0]_i_3__89_4 ;
  input \q0_reg[0]_i_3__89_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_107_q0;
  wire \q0[0]_i_4__99_n_3 ;
  wire \q0[0]_i_5__89_n_3 ;
  wire \q0[0]_i_6__89_n_3 ;
  wire \q0[0]_i_7__89_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__89_n_3 ;
  wire \q0_reg[0]_i_2__89_n_3 ;
  wire \q0_reg[0]_i_3__89_0 ;
  wire \q0_reg[0]_i_3__89_1 ;
  wire \q0_reg[0]_i_3__89_2 ;
  wire \q0_reg[0]_i_3__89_3 ;
  wire \q0_reg[0]_i_3__89_4 ;
  wire \q0_reg[0]_i_3__89_5 ;
  wire \q0_reg[0]_i_3__89_n_3 ;

  LUT6 #(
    .INIT(64'h0400200000122100)) 
    \q0[0]_i_4__99 
       (.I0(\q0_reg[0]_i_3__89_0 ),
        .I1(\q0_reg[0]_i_3__89_1 ),
        .I2(\q0_reg[0]_i_3__89_3 ),
        .I3(\q0_reg[0]_i_3__89_2 ),
        .I4(\q0_reg[0]_i_3__89_4 ),
        .I5(\q0_reg[0]_i_3__89_5 ),
        .O(\q0[0]_i_4__99_n_3 ));
  LUT6 #(
    .INIT(64'h220800000080400C)) 
    \q0[0]_i_5__89 
       (.I0(\q0_reg[0]_i_3__89_0 ),
        .I1(\q0_reg[0]_i_3__89_5 ),
        .I2(\q0_reg[0]_i_3__89_4 ),
        .I3(\q0_reg[0]_i_3__89_3 ),
        .I4(\q0_reg[0]_i_3__89_2 ),
        .I5(\q0_reg[0]_i_3__89_1 ),
        .O(\q0[0]_i_5__89_n_3 ));
  LUT6 #(
    .INIT(64'h0100000080100040)) 
    \q0[0]_i_6__89 
       (.I0(\q0_reg[0]_i_3__89_0 ),
        .I1(\q0_reg[0]_i_3__89_1 ),
        .I2(\q0_reg[0]_i_3__89_5 ),
        .I3(\q0_reg[0]_i_3__89_2 ),
        .I4(\q0_reg[0]_i_3__89_3 ),
        .I5(\q0_reg[0]_i_3__89_4 ),
        .O(\q0[0]_i_6__89_n_3 ));
  LUT6 #(
    .INIT(64'h1008214024000802)) 
    \q0[0]_i_7__89 
       (.I0(\q0_reg[0]_i_3__89_0 ),
        .I1(\q0_reg[0]_i_3__89_1 ),
        .I2(\q0_reg[0]_i_3__89_2 ),
        .I3(\q0_reg[0]_i_3__89_3 ),
        .I4(\q0_reg[0]_i_3__89_4 ),
        .I5(\q0_reg[0]_i_3__89_5 ),
        .O(\q0[0]_i_7__89_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__89_n_3 ),
        .Q(p_ZL14storage_matrix_107_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__89 
       (.I0(\q0_reg[0]_i_2__89_n_3 ),
        .I1(\q0_reg[0]_i_3__89_n_3 ),
        .O(\q0_reg[0]_i_1__89_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__89 
       (.I0(\q0[0]_i_4__99_n_3 ),
        .I1(\q0[0]_i_5__89_n_3 ),
        .O(\q0_reg[0]_i_2__89_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__89 
       (.I0(\q0[0]_i_6__89_n_3 ),
        .I1(\q0[0]_i_7__89_n_3 ),
        .O(\q0_reg[0]_i_3__89_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R
   (p_ZL14storage_matrix_108_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    ap_clk);
  output p_ZL14storage_matrix_108_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [2:0]Q;
  input [0:0]address0;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [0:0]\q0_reg[0]_4 ;
  input ap_clk;

  wire [2:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_108_q0;
  wire \q0[0]_i_1__31_n_3 ;
  wire \q0[0]_i_2__30_n_3 ;
  wire \q0[0]_i_3__26_n_3 ;
  wire \q0[0]_i_4__123_n_3 ;
  wire \q0[0]_i_5__108_n_3 ;
  wire \q0[0]_i_6__108_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q0[0]_i_1__31 
       (.I0(\q0[0]_i_2__30_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0[0]_i_3__26_n_3 ),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0[0]_i_4__123_n_3 ),
        .O(\q0[0]_i_1__31_n_3 ));
  LUT6 #(
    .INIT(64'h0020010000000400)) 
    \q0[0]_i_2__30 
       (.I0(\q0_reg[0]_2 ),
        .I1(address0),
        .I2(\q0_reg[0]_3 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\q0[0]_i_2__30_n_3 ));
  LUT6 #(
    .INIT(64'h2065004000100010)) 
    \q0[0]_i_3__26 
       (.I0(\q0_reg[0]_2 ),
        .I1(Q[2]),
        .I2(address0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_3__26_n_3 ));
  LUT6 #(
    .INIT(64'hCF80C08000800080)) 
    \q0[0]_i_4__123 
       (.I0(Q[2]),
        .I1(\q0[0]_i_5__108_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(address0),
        .I4(\q0[0]_i_6__108_n_3 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_4__123_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \q0[0]_i_5__108 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_3 ),
        .O(\q0[0]_i_5__108_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \q0[0]_i_6__108 
       (.I0(\q0_reg[0]_3 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\q0[0]_i_6__108_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_4 ),
        .D(\q0[0]_i_1__31_n_3 ),
        .Q(p_ZL14storage_matrix_108_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R
   (p_ZL14storage_matrix_109_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__133_0 ,
    \q0_reg[0]_i_2__133_1 ,
    \q0_reg[0]_i_2__133_2 ,
    \q0_reg[0]_i_2__133_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_109_q0;
  input \q0_reg[0]_0 ;
  input [2:0]Q;
  input \q0_reg[0]_i_2__133_0 ;
  input \q0_reg[0]_i_2__133_1 ;
  input \q0_reg[0]_i_2__133_2 ;
  input \q0_reg[0]_i_2__133_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_109_q0;
  wire \q0[0]_i_4__154_n_3 ;
  wire \q0[0]_i_5__134_n_3 ;
  wire \q0[0]_i_6__134_n_3 ;
  wire \q0[0]_i_7__133_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__133_n_3 ;
  wire \q0_reg[0]_i_2__133_0 ;
  wire \q0_reg[0]_i_2__133_1 ;
  wire \q0_reg[0]_i_2__133_2 ;
  wire \q0_reg[0]_i_2__133_3 ;
  wire \q0_reg[0]_i_2__133_n_3 ;
  wire \q0_reg[0]_i_3__133_n_3 ;

  LUT6 #(
    .INIT(64'h0400204000200000)) 
    \q0[0]_i_4__154 
       (.I0(\q0_reg[0]_i_2__133_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__133_1 ),
        .I3(\q0_reg[0]_i_2__133_2 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_2__133_3 ),
        .O(\q0[0]_i_4__154_n_3 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \q0[0]_i_5__134 
       (.I0(\q0_reg[0]_i_2__133_3 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__133_2 ),
        .I3(\q0_reg[0]_i_2__133_1 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_2__133_0 ),
        .O(\q0[0]_i_5__134_n_3 ));
  LUT6 #(
    .INIT(64'h0800000004000008)) 
    \q0[0]_i_6__134 
       (.I0(\q0_reg[0]_i_2__133_0 ),
        .I1(Q[2]),
        .I2(\q0_reg[0]_i_2__133_1 ),
        .I3(\q0_reg[0]_i_2__133_2 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__133_3 ),
        .O(\q0[0]_i_6__134_n_3 ));
  LUT6 #(
    .INIT(64'h0000480010002000)) 
    \q0[0]_i_7__133 
       (.I0(\q0_reg[0]_i_2__133_0 ),
        .I1(\q0_reg[0]_i_2__133_3 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__133_2 ),
        .I4(\q0_reg[0]_i_2__133_1 ),
        .I5(Q[2]),
        .O(\q0[0]_i_7__133_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__133_n_3 ),
        .Q(p_ZL14storage_matrix_109_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__133 
       (.I0(\q0_reg[0]_i_2__133_n_3 ),
        .I1(\q0_reg[0]_i_3__133_n_3 ),
        .O(\q0_reg[0]_i_1__133_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__133 
       (.I0(\q0[0]_i_4__154_n_3 ),
        .I1(\q0[0]_i_5__134_n_3 ),
        .O(\q0_reg[0]_i_2__133_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__133 
       (.I0(\q0[0]_i_6__134_n_3 ),
        .I1(\q0[0]_i_7__133_n_3 ),
        .O(\q0_reg[0]_i_3__133_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R
   (p_ZL14storage_matrix_10_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__53_0 ,
    \q0_reg[0]_i_3__53_1 ,
    \q0_reg[0]_i_3__53_2 ,
    \q0_reg[0]_i_3__53_3 ,
    \q0_reg[0]_i_3__53_4 ,
    \q0_reg[0]_i_3__53_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_10_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__53_0 ;
  input \q0_reg[0]_i_3__53_1 ;
  input \q0_reg[0]_i_3__53_2 ;
  input \q0_reg[0]_i_3__53_3 ;
  input \q0_reg[0]_i_3__53_4 ;
  input \q0_reg[0]_i_3__53_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_10_q0;
  wire \q0[0]_i_4__59_n_3 ;
  wire \q0[0]_i_5__53_n_3 ;
  wire \q0[0]_i_6__53_n_3 ;
  wire \q0[0]_i_7__53_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__53_n_3 ;
  wire \q0_reg[0]_i_2__53_n_3 ;
  wire \q0_reg[0]_i_3__53_0 ;
  wire \q0_reg[0]_i_3__53_1 ;
  wire \q0_reg[0]_i_3__53_2 ;
  wire \q0_reg[0]_i_3__53_3 ;
  wire \q0_reg[0]_i_3__53_4 ;
  wire \q0_reg[0]_i_3__53_5 ;
  wire \q0_reg[0]_i_3__53_n_3 ;

  LUT6 #(
    .INIT(64'h8014001044101081)) 
    \q0[0]_i_4__59 
       (.I0(\q0_reg[0]_i_3__53_0 ),
        .I1(\q0_reg[0]_i_3__53_1 ),
        .I2(\q0_reg[0]_i_3__53_2 ),
        .I3(\q0_reg[0]_i_3__53_3 ),
        .I4(\q0_reg[0]_i_3__53_4 ),
        .I5(\q0_reg[0]_i_3__53_5 ),
        .O(\q0[0]_i_4__59_n_3 ));
  LUT6 #(
    .INIT(64'h1124848048C12500)) 
    \q0[0]_i_5__53 
       (.I0(\q0_reg[0]_i_3__53_0 ),
        .I1(\q0_reg[0]_i_3__53_1 ),
        .I2(\q0_reg[0]_i_3__53_2 ),
        .I3(\q0_reg[0]_i_3__53_5 ),
        .I4(\q0_reg[0]_i_3__53_4 ),
        .I5(\q0_reg[0]_i_3__53_3 ),
        .O(\q0[0]_i_5__53_n_3 ));
  LUT6 #(
    .INIT(64'h1800014004270026)) 
    \q0[0]_i_6__53 
       (.I0(\q0_reg[0]_i_3__53_0 ),
        .I1(\q0_reg[0]_i_3__53_1 ),
        .I2(\q0_reg[0]_i_3__53_2 ),
        .I3(\q0_reg[0]_i_3__53_5 ),
        .I4(\q0_reg[0]_i_3__53_3 ),
        .I5(\q0_reg[0]_i_3__53_4 ),
        .O(\q0[0]_i_6__53_n_3 ));
  LUT6 #(
    .INIT(64'h0046000000408111)) 
    \q0[0]_i_7__53 
       (.I0(\q0_reg[0]_i_3__53_0 ),
        .I1(\q0_reg[0]_i_3__53_1 ),
        .I2(\q0_reg[0]_i_3__53_3 ),
        .I3(\q0_reg[0]_i_3__53_2 ),
        .I4(\q0_reg[0]_i_3__53_4 ),
        .I5(\q0_reg[0]_i_3__53_5 ),
        .O(\q0[0]_i_7__53_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__53_n_3 ),
        .Q(p_ZL14storage_matrix_10_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__53 
       (.I0(\q0_reg[0]_i_2__53_n_3 ),
        .I1(\q0_reg[0]_i_3__53_n_3 ),
        .O(\q0_reg[0]_i_1__53_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__53 
       (.I0(\q0[0]_i_4__59_n_3 ),
        .I1(\q0[0]_i_5__53_n_3 ),
        .O(\q0_reg[0]_i_2__53_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__53 
       (.I0(\q0[0]_i_6__53_n_3 ),
        .I1(\q0[0]_i_7__53_n_3 ),
        .O(\q0_reg[0]_i_3__53_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R
   (p_ZL14storage_matrix_110_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    Q,
    \q0_reg[0]_3 ,
    address0,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_110_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]Q;
  input \q0_reg[0]_3 ;
  input [1:0]address0;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_110_q0;
  wire \q0[0]_i_1__46_n_3 ;
  wire \q0[0]_i_2__45_n_3 ;
  wire \q0[0]_i_3__40_n_3 ;
  wire \q0[0]_i_4__185_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \q0[0]_i_1__46 
       (.I0(\q0[0]_i_2__45_n_3 ),
        .I1(\q0[0]_i_3__40_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_4__185_n_3 ),
        .I4(\q0_reg[0]_1 ),
        .O(\q0[0]_i_1__46_n_3 ));
  LUT6 #(
    .INIT(64'h8008010000000000)) 
    \q0[0]_i_2__45 
       (.I0(Q),
        .I1(address0[0]),
        .I2(\q0_reg[0]_3 ),
        .I3(address0[1]),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_2__45_n_3 ));
  LUT6 #(
    .INIT(64'h4020000000000000)) 
    \q0[0]_i_3__40 
       (.I0(\q0_reg[0]_2 ),
        .I1(Q),
        .I2(address0[0]),
        .I3(\q0_reg[0]_3 ),
        .I4(address0[1]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_3__40_n_3 ));
  LUT6 #(
    .INIT(64'h0000200004400000)) 
    \q0[0]_i_4__185 
       (.I0(\q0_reg[0]_2 ),
        .I1(Q),
        .I2(\q0_reg[0]_3 ),
        .I3(address0[0]),
        .I4(address0[1]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_4__185_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__46_n_3 ),
        .Q(p_ZL14storage_matrix_110_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R
   (p_ZL14storage_matrix_111_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_2__181_0 ,
    \q0_reg[0]_i_2__181_1 ,
    address0,
    \q0_reg[0]_i_2__181_2 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_111_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__181_0 ;
  input \q0_reg[0]_i_2__181_1 ;
  input [0:0]address0;
  input \q0_reg[0]_i_2__181_2 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_111_q0;
  wire \q0[0]_i_4__214_n_3 ;
  wire \q0[0]_i_5__183_n_3 ;
  wire \q0[0]_i_6__182_n_3 ;
  wire \q0[0]_i_7__181_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__181_n_3 ;
  wire \q0_reg[0]_i_2__181_0 ;
  wire \q0_reg[0]_i_2__181_1 ;
  wire \q0_reg[0]_i_2__181_2 ;
  wire \q0_reg[0]_i_2__181_n_3 ;
  wire \q0_reg[0]_i_3__181_n_3 ;

  LUT5 #(
    .INIT(32'h20000000)) 
    \q0[0]_i_4__214 
       (.I0(\q0_reg[0]_i_2__181_2 ),
        .I1(\q0_reg[0]_i_2__181_1 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__181_0 ),
        .I4(Q[0]),
        .O(\q0[0]_i_4__214_n_3 ));
  LUT6 #(
    .INIT(64'h0100200000000000)) 
    \q0[0]_i_5__183 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__181_0 ),
        .I2(\q0_reg[0]_i_2__181_1 ),
        .I3(address0),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__181_2 ),
        .O(\q0[0]_i_5__183_n_3 ));
  LUT6 #(
    .INIT(64'h8000000800040000)) 
    \q0[0]_i_6__182 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__181_0 ),
        .I2(\q0_reg[0]_i_2__181_1 ),
        .I3(address0),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__181_2 ),
        .O(\q0[0]_i_6__182_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000030150)) 
    \q0[0]_i_7__181 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__181_2 ),
        .I2(address0),
        .I3(\q0_reg[0]_i_2__181_1 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__181_0 ),
        .O(\q0[0]_i_7__181_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__181_n_3 ),
        .Q(p_ZL14storage_matrix_111_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__181 
       (.I0(\q0_reg[0]_i_2__181_n_3 ),
        .I1(\q0_reg[0]_i_3__181_n_3 ),
        .O(\q0_reg[0]_i_1__181_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__181 
       (.I0(\q0[0]_i_4__214_n_3 ),
        .I1(\q0[0]_i_5__183_n_3 ),
        .O(\q0_reg[0]_i_2__181_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__181 
       (.I0(\q0[0]_i_6__182_n_3 ),
        .I1(\q0[0]_i_7__181_n_3 ),
        .O(\q0_reg[0]_i_3__181_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R
   (p_ZL14storage_matrix_112_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__12_0 ,
    \q0_reg[0]_i_2__12_1 ,
    \q0_reg[0]_i_2__12_2 ,
    \q0_reg[0]_i_2__12_3 ,
    \q0_reg[0]_i_2__12_4 ,
    \q0_reg[0]_i_2__12_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_112_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__12_0 ;
  input \q0_reg[0]_i_2__12_1 ;
  input \q0_reg[0]_i_2__12_2 ;
  input \q0_reg[0]_i_2__12_3 ;
  input \q0_reg[0]_i_2__12_4 ;
  input \q0_reg[0]_i_2__12_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_112_q0;
  wire \q0[0]_i_4__12_n_3 ;
  wire \q0[0]_i_5__12_n_3 ;
  wire \q0[0]_i_6__12_n_3 ;
  wire \q0[0]_i_7__12_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__12_n_3 ;
  wire \q0_reg[0]_i_2__12_0 ;
  wire \q0_reg[0]_i_2__12_1 ;
  wire \q0_reg[0]_i_2__12_2 ;
  wire \q0_reg[0]_i_2__12_3 ;
  wire \q0_reg[0]_i_2__12_4 ;
  wire \q0_reg[0]_i_2__12_5 ;
  wire \q0_reg[0]_i_2__12_n_3 ;
  wire \q0_reg[0]_i_3__12_n_3 ;

  LUT6 #(
    .INIT(64'h0000940400800091)) 
    \q0[0]_i_4__12 
       (.I0(\q0_reg[0]_i_2__12_0 ),
        .I1(\q0_reg[0]_i_2__12_1 ),
        .I2(\q0_reg[0]_i_2__12_2 ),
        .I3(\q0_reg[0]_i_2__12_3 ),
        .I4(\q0_reg[0]_i_2__12_4 ),
        .I5(\q0_reg[0]_i_2__12_5 ),
        .O(\q0[0]_i_4__12_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000044000)) 
    \q0[0]_i_5__12 
       (.I0(\q0_reg[0]_i_2__12_3 ),
        .I1(\q0_reg[0]_i_2__12_4 ),
        .I2(\q0_reg[0]_i_2__12_2 ),
        .I3(\q0_reg[0]_i_2__12_5 ),
        .I4(\q0_reg[0]_i_2__12_1 ),
        .I5(\q0_reg[0]_i_2__12_0 ),
        .O(\q0[0]_i_5__12_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040080480)) 
    \q0[0]_i_6__12 
       (.I0(\q0_reg[0]_i_2__12_0 ),
        .I1(\q0_reg[0]_i_2__12_3 ),
        .I2(\q0_reg[0]_i_2__12_5 ),
        .I3(\q0_reg[0]_i_2__12_2 ),
        .I4(\q0_reg[0]_i_2__12_4 ),
        .I5(\q0_reg[0]_i_2__12_1 ),
        .O(\q0[0]_i_6__12_n_3 ));
  LUT6 #(
    .INIT(64'h0007009040006000)) 
    \q0[0]_i_7__12 
       (.I0(\q0_reg[0]_i_2__12_0 ),
        .I1(\q0_reg[0]_i_2__12_1 ),
        .I2(\q0_reg[0]_i_2__12_3 ),
        .I3(\q0_reg[0]_i_2__12_2 ),
        .I4(\q0_reg[0]_i_2__12_4 ),
        .I5(\q0_reg[0]_i_2__12_5 ),
        .O(\q0[0]_i_7__12_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__12_n_3 ),
        .Q(p_ZL14storage_matrix_112_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__12 
       (.I0(\q0_reg[0]_i_2__12_n_3 ),
        .I1(\q0_reg[0]_i_3__12_n_3 ),
        .O(\q0_reg[0]_i_1__12_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__12 
       (.I0(\q0[0]_i_4__12_n_3 ),
        .I1(\q0[0]_i_5__12_n_3 ),
        .O(\q0_reg[0]_i_2__12_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__12 
       (.I0(\q0[0]_i_6__12_n_3 ),
        .I1(\q0[0]_i_7__12_n_3 ),
        .O(\q0_reg[0]_i_3__12_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R
   (p_ZL14storage_matrix_113_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__39_0 ,
    Q,
    \q0_reg[0]_i_2__39_1 ,
    \q0_reg[0]_i_2__39_2 ,
    \q0_reg[0]_i_2__39_3 ,
    \q0_reg[0]_i_2__39_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_113_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__39_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__39_1 ;
  input \q0_reg[0]_i_2__39_2 ;
  input \q0_reg[0]_i_2__39_3 ;
  input \q0_reg[0]_i_2__39_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_113_q0;
  wire \q0[0]_i_4__42_n_3 ;
  wire \q0[0]_i_5__39_n_3 ;
  wire \q0[0]_i_6__39_n_3 ;
  wire \q0[0]_i_7__39_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__39_n_3 ;
  wire \q0_reg[0]_i_2__39_0 ;
  wire \q0_reg[0]_i_2__39_1 ;
  wire \q0_reg[0]_i_2__39_2 ;
  wire \q0_reg[0]_i_2__39_3 ;
  wire \q0_reg[0]_i_2__39_4 ;
  wire \q0_reg[0]_i_2__39_n_3 ;
  wire \q0_reg[0]_i_3__39_n_3 ;

  LUT6 #(
    .INIT(64'h0000005008410002)) 
    \q0[0]_i_4__42 
       (.I0(\q0_reg[0]_i_2__39_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__39_1 ),
        .I3(\q0_reg[0]_i_2__39_2 ),
        .I4(\q0_reg[0]_i_2__39_3 ),
        .I5(\q0_reg[0]_i_2__39_4 ),
        .O(\q0[0]_i_4__42_n_3 ));
  LUT6 #(
    .INIT(64'h2A20040002100100)) 
    \q0[0]_i_5__39 
       (.I0(\q0_reg[0]_i_2__39_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__39_3 ),
        .I3(\q0_reg[0]_i_2__39_2 ),
        .I4(\q0_reg[0]_i_2__39_4 ),
        .I5(\q0_reg[0]_i_2__39_1 ),
        .O(\q0[0]_i_5__39_n_3 ));
  LUT6 #(
    .INIT(64'h0080002800802001)) 
    \q0[0]_i_6__39 
       (.I0(\q0_reg[0]_i_2__39_0 ),
        .I1(\q0_reg[0]_i_2__39_1 ),
        .I2(\q0_reg[0]_i_2__39_2 ),
        .I3(\q0_reg[0]_i_2__39_3 ),
        .I4(\q0_reg[0]_i_2__39_4 ),
        .I5(Q),
        .O(\q0[0]_i_6__39_n_3 ));
  LUT6 #(
    .INIT(64'h8000002000000CC2)) 
    \q0[0]_i_7__39 
       (.I0(\q0_reg[0]_i_2__39_0 ),
        .I1(\q0_reg[0]_i_2__39_1 ),
        .I2(\q0_reg[0]_i_2__39_4 ),
        .I3(\q0_reg[0]_i_2__39_2 ),
        .I4(\q0_reg[0]_i_2__39_3 ),
        .I5(Q),
        .O(\q0[0]_i_7__39_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__39_n_3 ),
        .Q(p_ZL14storage_matrix_113_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__39 
       (.I0(\q0_reg[0]_i_2__39_n_3 ),
        .I1(\q0_reg[0]_i_3__39_n_3 ),
        .O(\q0_reg[0]_i_1__39_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__39 
       (.I0(\q0[0]_i_4__42_n_3 ),
        .I1(\q0[0]_i_5__39_n_3 ),
        .O(\q0_reg[0]_i_2__39_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__39 
       (.I0(\q0[0]_i_6__39_n_3 ),
        .I1(\q0[0]_i_7__39_n_3 ),
        .O(\q0_reg[0]_i_3__39_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R
   (p_ZL14storage_matrix_114_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__61_0 ,
    Q,
    \q0_reg[0]_i_2__61_1 ,
    \q0_reg[0]_i_2__61_2 ,
    \q0_reg[0]_i_2__61_3 ,
    \q0_reg[0]_i_2__61_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_114_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__61_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__61_1 ;
  input \q0_reg[0]_i_2__61_2 ;
  input \q0_reg[0]_i_2__61_3 ;
  input \q0_reg[0]_i_2__61_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_114_q0;
  wire \q0[0]_i_4__69_n_3 ;
  wire \q0[0]_i_5__61_n_3 ;
  wire \q0[0]_i_6__61_n_3 ;
  wire \q0[0]_i_7__61_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__61_n_3 ;
  wire \q0_reg[0]_i_2__61_0 ;
  wire \q0_reg[0]_i_2__61_1 ;
  wire \q0_reg[0]_i_2__61_2 ;
  wire \q0_reg[0]_i_2__61_3 ;
  wire \q0_reg[0]_i_2__61_4 ;
  wire \q0_reg[0]_i_2__61_n_3 ;
  wire \q0_reg[0]_i_3__61_n_3 ;

  LUT6 #(
    .INIT(64'h5000400000000000)) 
    \q0[0]_i_4__69 
       (.I0(\q0_reg[0]_i_2__61_4 ),
        .I1(\q0_reg[0]_i_2__61_3 ),
        .I2(\q0_reg[0]_i_2__61_2 ),
        .I3(\q0_reg[0]_i_2__61_1 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_2__61_0 ),
        .O(\q0[0]_i_4__69_n_3 ));
  LUT6 #(
    .INIT(64'h0480100000202000)) 
    \q0[0]_i_5__61 
       (.I0(\q0_reg[0]_i_2__61_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__61_1 ),
        .I3(\q0_reg[0]_i_2__61_3 ),
        .I4(\q0_reg[0]_i_2__61_2 ),
        .I5(\q0_reg[0]_i_2__61_4 ),
        .O(\q0[0]_i_5__61_n_3 ));
  LUT6 #(
    .INIT(64'h0080401580000000)) 
    \q0[0]_i_6__61 
       (.I0(\q0_reg[0]_i_2__61_0 ),
        .I1(\q0_reg[0]_i_2__61_1 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_2__61_3 ),
        .I4(\q0_reg[0]_i_2__61_2 ),
        .I5(\q0_reg[0]_i_2__61_4 ),
        .O(\q0[0]_i_6__61_n_3 ));
  LUT6 #(
    .INIT(64'h0002014000200000)) 
    \q0[0]_i_7__61 
       (.I0(\q0_reg[0]_i_2__61_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__61_1 ),
        .I3(\q0_reg[0]_i_2__61_2 ),
        .I4(\q0_reg[0]_i_2__61_3 ),
        .I5(\q0_reg[0]_i_2__61_4 ),
        .O(\q0[0]_i_7__61_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__61_n_3 ),
        .Q(p_ZL14storage_matrix_114_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__61 
       (.I0(\q0_reg[0]_i_2__61_n_3 ),
        .I1(\q0_reg[0]_i_3__61_n_3 ),
        .O(\q0_reg[0]_i_1__61_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__61 
       (.I0(\q0[0]_i_4__69_n_3 ),
        .I1(\q0[0]_i_5__61_n_3 ),
        .O(\q0_reg[0]_i_2__61_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__61 
       (.I0(\q0[0]_i_6__61_n_3 ),
        .I1(\q0[0]_i_7__61_n_3 ),
        .O(\q0_reg[0]_i_3__61_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R
   (p_ZL14storage_matrix_115_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__90_0 ,
    \q0_reg[0]_i_2__90_1 ,
    \q0_reg[0]_i_2__90_2 ,
    \q0_reg[0]_i_2__90_3 ,
    \q0_reg[0]_i_2__90_4 ,
    \q0_reg[0]_i_2__90_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_115_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__90_0 ;
  input \q0_reg[0]_i_2__90_1 ;
  input \q0_reg[0]_i_2__90_2 ;
  input \q0_reg[0]_i_2__90_3 ;
  input \q0_reg[0]_i_2__90_4 ;
  input \q0_reg[0]_i_2__90_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_115_q0;
  wire \q0[0]_i_4__100_n_3 ;
  wire \q0[0]_i_5__90_n_3 ;
  wire \q0[0]_i_6__90_n_3 ;
  wire \q0[0]_i_7__90_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__90_n_3 ;
  wire \q0_reg[0]_i_2__90_0 ;
  wire \q0_reg[0]_i_2__90_1 ;
  wire \q0_reg[0]_i_2__90_2 ;
  wire \q0_reg[0]_i_2__90_3 ;
  wire \q0_reg[0]_i_2__90_4 ;
  wire \q0_reg[0]_i_2__90_5 ;
  wire \q0_reg[0]_i_2__90_n_3 ;
  wire \q0_reg[0]_i_3__90_n_3 ;

  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \q0[0]_i_4__100 
       (.I0(\q0_reg[0]_i_2__90_1 ),
        .I1(\q0_reg[0]_i_2__90_3 ),
        .I2(\q0_reg[0]_i_2__90_2 ),
        .I3(\q0_reg[0]_i_2__90_4 ),
        .I4(\q0_reg[0]_i_2__90_5 ),
        .I5(\q0_reg[0]_i_2__90_0 ),
        .O(\q0[0]_i_4__100_n_3 ));
  LUT6 #(
    .INIT(64'h0000000008004001)) 
    \q0[0]_i_5__90 
       (.I0(\q0_reg[0]_i_2__90_3 ),
        .I1(\q0_reg[0]_i_2__90_2 ),
        .I2(\q0_reg[0]_i_2__90_4 ),
        .I3(\q0_reg[0]_i_2__90_5 ),
        .I4(\q0_reg[0]_i_2__90_1 ),
        .I5(\q0_reg[0]_i_2__90_0 ),
        .O(\q0[0]_i_5__90_n_3 ));
  LUT6 #(
    .INIT(64'h1090001002400022)) 
    \q0[0]_i_6__90 
       (.I0(\q0_reg[0]_i_2__90_0 ),
        .I1(\q0_reg[0]_i_2__90_1 ),
        .I2(\q0_reg[0]_i_2__90_2 ),
        .I3(\q0_reg[0]_i_2__90_3 ),
        .I4(\q0_reg[0]_i_2__90_4 ),
        .I5(\q0_reg[0]_i_2__90_5 ),
        .O(\q0[0]_i_6__90_n_3 ));
  LUT6 #(
    .INIT(64'h0080000000000300)) 
    \q0[0]_i_7__90 
       (.I0(\q0_reg[0]_i_2__90_3 ),
        .I1(\q0_reg[0]_i_2__90_0 ),
        .I2(\q0_reg[0]_i_2__90_5 ),
        .I3(\q0_reg[0]_i_2__90_2 ),
        .I4(\q0_reg[0]_i_2__90_4 ),
        .I5(\q0_reg[0]_i_2__90_1 ),
        .O(\q0[0]_i_7__90_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__90_n_3 ),
        .Q(p_ZL14storage_matrix_115_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__90 
       (.I0(\q0_reg[0]_i_2__90_n_3 ),
        .I1(\q0_reg[0]_i_3__90_n_3 ),
        .O(\q0_reg[0]_i_1__90_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__90 
       (.I0(\q0[0]_i_4__100_n_3 ),
        .I1(\q0[0]_i_5__90_n_3 ),
        .O(\q0_reg[0]_i_2__90_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__90 
       (.I0(\q0[0]_i_6__90_n_3 ),
        .I1(\q0[0]_i_7__90_n_3 ),
        .O(\q0_reg[0]_i_3__90_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R
   (p_ZL14storage_matrix_116_q0,
    Q,
    \q0_reg[0]_0 ,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    ap_clk);
  output p_ZL14storage_matrix_116_q0;
  input [2:0]Q;
  input \q0_reg[0]_0 ;
  input [1:0]address0;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]\q0_reg[0]_3 ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_116_q0;
  wire \q0[0]_i_1__32_n_3 ;
  wire \q0[0]_i_2__31_n_3 ;
  wire \q0[0]_i_3__27_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [0:0]\q0_reg[0]_3 ;

  LUT5 #(
    .INIT(32'h00F02222)) 
    \q0[0]_i_1__32 
       (.I0(\q0[0]_i_2__31_n_3 ),
        .I1(Q[2]),
        .I2(\q0[0]_i_3__27_n_3 ),
        .I3(\q0_reg[0]_0 ),
        .I4(address0[0]),
        .O(\q0[0]_i_1__32_n_3 ));
  LUT6 #(
    .INIT(64'h0851000E00080000)) 
    \q0[0]_i_2__31 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[0]_2 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\q0[0]_i_2__31_n_3 ));
  LUT6 #(
    .INIT(64'h00200000C0118440)) 
    \q0[0]_i_3__27 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_1 ),
        .I2(Q[2]),
        .I3(\q0_reg[0]_2 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\q0[0]_i_3__27_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_3 ),
        .D(\q0[0]_i_1__32_n_3 ),
        .Q(p_ZL14storage_matrix_116_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R
   (p_ZL14storage_matrix_117_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__134_0 ,
    \q0_reg[0]_i_3__134_1 ,
    \q0_reg[0]_i_3__134_2 ,
    \q0_reg[0]_i_3__134_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_117_q0;
  input [2:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__134_0 ;
  input \q0_reg[0]_i_3__134_1 ;
  input \q0_reg[0]_i_3__134_2 ;
  input \q0_reg[0]_i_3__134_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_117_q0;
  wire \q0[0]_i_4__155_n_3 ;
  wire \q0[0]_i_5__135_n_3 ;
  wire \q0[0]_i_6__135_n_3 ;
  wire \q0[0]_i_7__134_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__134_n_3 ;
  wire \q0_reg[0]_i_2__134_n_3 ;
  wire \q0_reg[0]_i_3__134_0 ;
  wire \q0_reg[0]_i_3__134_1 ;
  wire \q0_reg[0]_i_3__134_2 ;
  wire \q0_reg[0]_i_3__134_3 ;
  wire \q0_reg[0]_i_3__134_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000804000)) 
    \q0[0]_i_4__155 
       (.I0(\q0_reg[0]_i_3__134_0 ),
        .I1(\q0_reg[0]_i_3__134_1 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__134_2 ),
        .I5(\q0_reg[0]_i_3__134_3 ),
        .O(\q0[0]_i_4__155_n_3 ));
  LUT6 #(
    .INIT(64'h0000041002002480)) 
    \q0[0]_i_5__135 
       (.I0(\q0_reg[0]_i_3__134_3 ),
        .I1(\q0_reg[0]_i_3__134_2 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__134_1 ),
        .I5(\q0_reg[0]_i_3__134_0 ),
        .O(\q0[0]_i_5__135_n_3 ));
  LUT6 #(
    .INIT(64'h00000000C2081008)) 
    \q0[0]_i_6__135 
       (.I0(\q0_reg[0]_i_3__134_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__134_2 ),
        .I4(\q0_reg[0]_i_3__134_1 ),
        .I5(\q0_reg[0]_i_3__134_3 ),
        .O(\q0[0]_i_6__135_n_3 ));
  LUT6 #(
    .INIT(64'h4000010000000000)) 
    \q0[0]_i_7__134 
       (.I0(\q0_reg[0]_i_3__134_2 ),
        .I1(\q0_reg[0]_i_3__134_0 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__134_1 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__134_3 ),
        .O(\q0[0]_i_7__134_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__134_n_3 ),
        .Q(p_ZL14storage_matrix_117_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__134 
       (.I0(\q0_reg[0]_i_2__134_n_3 ),
        .I1(\q0_reg[0]_i_3__134_n_3 ),
        .O(\q0_reg[0]_i_1__134_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__134 
       (.I0(\q0[0]_i_4__155_n_3 ),
        .I1(\q0[0]_i_5__135_n_3 ),
        .O(\q0_reg[0]_i_2__134_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__134 
       (.I0(\q0[0]_i_6__135_n_3 ),
        .I1(\q0[0]_i_7__134_n_3 ),
        .O(\q0_reg[0]_i_3__134_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R
   (p_ZL14storage_matrix_118_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__157_0 ,
    \q0_reg[0]_i_3__157_1 ,
    \q0_reg[0]_i_3__157_2 ,
    \q0_reg[0]_i_3__157_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_118_q0;
  input [2:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__157_0 ;
  input \q0_reg[0]_i_3__157_1 ;
  input \q0_reg[0]_i_3__157_2 ;
  input \q0_reg[0]_i_3__157_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_118_q0;
  wire \q0[0]_i_4__186_n_3 ;
  wire \q0[0]_i_5__158_n_3 ;
  wire \q0[0]_i_6__158_n_3 ;
  wire \q0[0]_i_7__157_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__157_n_3 ;
  wire \q0_reg[0]_i_2__157_n_3 ;
  wire \q0_reg[0]_i_3__157_0 ;
  wire \q0_reg[0]_i_3__157_1 ;
  wire \q0_reg[0]_i_3__157_2 ;
  wire \q0_reg[0]_i_3__157_3 ;
  wire \q0_reg[0]_i_3__157_n_3 ;

  LUT6 #(
    .INIT(64'h0081000000000000)) 
    \q0[0]_i_4__186 
       (.I0(\q0_reg[0]_i_3__157_0 ),
        .I1(\q0_reg[0]_i_3__157_1 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__157_2 ),
        .I5(\q0_reg[0]_i_3__157_3 ),
        .O(\q0[0]_i_4__186_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004800440)) 
    \q0[0]_i_5__158 
       (.I0(\q0_reg[0]_i_3__157_2 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__157_1 ),
        .I4(\q0_reg[0]_i_3__157_3 ),
        .I5(\q0_reg[0]_i_3__157_0 ),
        .O(\q0[0]_i_5__158_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020000801)) 
    \q0[0]_i_6__158 
       (.I0(\q0_reg[0]_i_3__157_0 ),
        .I1(\q0_reg[0]_i_3__157_1 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__157_2 ),
        .I5(\q0_reg[0]_i_3__157_3 ),
        .O(\q0[0]_i_6__158_n_3 ));
  LUT6 #(
    .INIT(64'h0009000000000000)) 
    \q0[0]_i_7__157 
       (.I0(\q0_reg[0]_i_3__157_0 ),
        .I1(\q0_reg[0]_i_3__157_1 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__157_2 ),
        .I5(\q0_reg[0]_i_3__157_3 ),
        .O(\q0[0]_i_7__157_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__157_n_3 ),
        .Q(p_ZL14storage_matrix_118_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__157 
       (.I0(\q0_reg[0]_i_2__157_n_3 ),
        .I1(\q0_reg[0]_i_3__157_n_3 ),
        .O(\q0_reg[0]_i_1__157_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__157 
       (.I0(\q0[0]_i_4__186_n_3 ),
        .I1(\q0[0]_i_5__158_n_3 ),
        .O(\q0_reg[0]_i_2__157_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__157 
       (.I0(\q0[0]_i_6__158_n_3 ),
        .I1(\q0[0]_i_7__157_n_3 ),
        .O(\q0_reg[0]_i_3__157_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R
   (p_ZL14storage_matrix_119_q0,
    \q0_reg[0]_0 ,
    address0,
    Q,
    \q0_reg[0]_i_3__182_0 ,
    \q0_reg[0]_i_3__182_1 ,
    \q0_reg[0]_i_3__182_2 ,
    \q0_reg[0]_i_3__182_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_119_q0;
  input \q0_reg[0]_0 ;
  input [0:0]address0;
  input [1:0]Q;
  input \q0_reg[0]_i_3__182_0 ;
  input \q0_reg[0]_i_3__182_1 ;
  input \q0_reg[0]_i_3__182_2 ;
  input \q0_reg[0]_i_3__182_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_119_q0;
  wire \q0[0]_i_4__215_n_3 ;
  wire \q0[0]_i_5__184_n_3 ;
  wire \q0[0]_i_6__183_n_3 ;
  wire \q0[0]_i_7__182_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__182_n_3 ;
  wire \q0_reg[0]_i_2__182_n_3 ;
  wire \q0_reg[0]_i_3__182_0 ;
  wire \q0_reg[0]_i_3__182_1 ;
  wire \q0_reg[0]_i_3__182_2 ;
  wire \q0_reg[0]_i_3__182_3 ;
  wire \q0_reg[0]_i_3__182_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000020020)) 
    \q0[0]_i_4__215 
       (.I0(\q0_reg[0]_i_3__182_0 ),
        .I1(\q0_reg[0]_i_3__182_1 ),
        .I2(\q0_reg[0]_i_3__182_2 ),
        .I3(\q0_reg[0]_i_3__182_3 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\q0[0]_i_4__215_n_3 ));
  LUT6 #(
    .INIT(64'h0008400800000300)) 
    \q0[0]_i_5__184 
       (.I0(\q0_reg[0]_i_3__182_0 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__182_3 ),
        .I3(\q0_reg[0]_i_3__182_2 ),
        .I4(\q0_reg[0]_i_3__182_1 ),
        .I5(Q[1]),
        .O(\q0[0]_i_5__184_n_3 ));
  LUT6 #(
    .INIT(64'h0000002001000010)) 
    \q0[0]_i_6__183 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__182_3 ),
        .I2(\q0_reg[0]_i_3__182_2 ),
        .I3(\q0_reg[0]_i_3__182_1 ),
        .I4(\q0_reg[0]_i_3__182_0 ),
        .I5(Q[1]),
        .O(\q0[0]_i_6__183_n_3 ));
  LUT6 #(
    .INIT(64'h0400200000000000)) 
    \q0[0]_i_7__182 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__182_0 ),
        .I2(\q0_reg[0]_i_3__182_1 ),
        .I3(\q0_reg[0]_i_3__182_2 ),
        .I4(\q0_reg[0]_i_3__182_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_7__182_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__182_n_3 ),
        .Q(p_ZL14storage_matrix_119_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__182 
       (.I0(\q0_reg[0]_i_2__182_n_3 ),
        .I1(\q0_reg[0]_i_3__182_n_3 ),
        .O(\q0_reg[0]_i_1__182_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__182 
       (.I0(\q0[0]_i_4__215_n_3 ),
        .I1(\q0[0]_i_5__184_n_3 ),
        .O(\q0_reg[0]_i_2__182_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_3__182 
       (.I0(\q0[0]_i_6__183_n_3 ),
        .I1(\q0[0]_i_7__182_n_3 ),
        .O(\q0_reg[0]_i_3__182_n_3 ),
        .S(address0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R
   (p_ZL14storage_matrix_11_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__78_0 ,
    \q0_reg[0]_i_3__78_1 ,
    \q0_reg[0]_i_3__78_2 ,
    \q0_reg[0]_i_3__78_3 ,
    \q0_reg[0]_i_3__78_4 ,
    Q,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_11_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__78_0 ;
  input \q0_reg[0]_i_3__78_1 ;
  input \q0_reg[0]_i_3__78_2 ;
  input \q0_reg[0]_i_3__78_3 ;
  input \q0_reg[0]_i_3__78_4 ;
  input [0:0]Q;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_11_q0;
  wire \q0[0]_i_4__87_n_3 ;
  wire \q0[0]_i_5__78_n_3 ;
  wire \q0[0]_i_6__78_n_3 ;
  wire \q0[0]_i_7__78_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__78_n_3 ;
  wire \q0_reg[0]_i_2__78_n_3 ;
  wire \q0_reg[0]_i_3__78_0 ;
  wire \q0_reg[0]_i_3__78_1 ;
  wire \q0_reg[0]_i_3__78_2 ;
  wire \q0_reg[0]_i_3__78_3 ;
  wire \q0_reg[0]_i_3__78_4 ;
  wire \q0_reg[0]_i_3__78_n_3 ;

  LUT6 #(
    .INIT(64'h610814A680008000)) 
    \q0[0]_i_4__87 
       (.I0(\q0_reg[0]_i_3__78_0 ),
        .I1(\q0_reg[0]_i_3__78_1 ),
        .I2(\q0_reg[0]_i_3__78_2 ),
        .I3(\q0_reg[0]_i_3__78_3 ),
        .I4(\q0_reg[0]_i_3__78_4 ),
        .I5(Q),
        .O(\q0[0]_i_4__87_n_3 ));
  LUT6 #(
    .INIT(64'h2200882800000000)) 
    \q0[0]_i_5__78 
       (.I0(\q0_reg[0]_i_3__78_1 ),
        .I1(\q0_reg[0]_i_3__78_3 ),
        .I2(\q0_reg[0]_i_3__78_2 ),
        .I3(\q0_reg[0]_i_3__78_4 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_3__78_0 ),
        .O(\q0[0]_i_5__78_n_3 ));
  LUT6 #(
    .INIT(64'h8000000100000400)) 
    \q0[0]_i_6__78 
       (.I0(\q0_reg[0]_i_3__78_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_3__78_2 ),
        .I3(\q0_reg[0]_i_3__78_3 ),
        .I4(\q0_reg[0]_i_3__78_1 ),
        .I5(\q0_reg[0]_i_3__78_4 ),
        .O(\q0[0]_i_6__78_n_3 ));
  LUT6 #(
    .INIT(64'h000C000C04040050)) 
    \q0[0]_i_7__78 
       (.I0(\q0_reg[0]_i_3__78_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_3__78_2 ),
        .I3(\q0_reg[0]_i_3__78_3 ),
        .I4(\q0_reg[0]_i_3__78_1 ),
        .I5(\q0_reg[0]_i_3__78_4 ),
        .O(\q0[0]_i_7__78_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__78_n_3 ),
        .Q(p_ZL14storage_matrix_11_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__78 
       (.I0(\q0_reg[0]_i_2__78_n_3 ),
        .I1(\q0_reg[0]_i_3__78_n_3 ),
        .O(\q0_reg[0]_i_1__78_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__78 
       (.I0(\q0[0]_i_4__87_n_3 ),
        .I1(\q0[0]_i_5__78_n_3 ),
        .O(\q0_reg[0]_i_2__78_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__78 
       (.I0(\q0[0]_i_6__78_n_3 ),
        .I1(\q0[0]_i_7__78_n_3 ),
        .O(\q0_reg[0]_i_3__78_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R
   (p_ZL14storage_matrix_120_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__13_0 ,
    \q0_reg[0]_i_2__13_1 ,
    \q0_reg[0]_i_2__13_2 ,
    \q0_reg[0]_i_2__13_3 ,
    \q0_reg[0]_i_2__13_4 ,
    \q0_reg[0]_i_2__13_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_120_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__13_0 ;
  input \q0_reg[0]_i_2__13_1 ;
  input \q0_reg[0]_i_2__13_2 ;
  input \q0_reg[0]_i_2__13_3 ;
  input \q0_reg[0]_i_2__13_4 ;
  input \q0_reg[0]_i_2__13_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_120_q0;
  wire \q0[0]_i_4__13_n_3 ;
  wire \q0[0]_i_5__13_n_3 ;
  wire \q0[0]_i_6__13_n_3 ;
  wire \q0[0]_i_7__13_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__13_n_3 ;
  wire \q0_reg[0]_i_2__13_0 ;
  wire \q0_reg[0]_i_2__13_1 ;
  wire \q0_reg[0]_i_2__13_2 ;
  wire \q0_reg[0]_i_2__13_3 ;
  wire \q0_reg[0]_i_2__13_4 ;
  wire \q0_reg[0]_i_2__13_5 ;
  wire \q0_reg[0]_i_2__13_n_3 ;
  wire \q0_reg[0]_i_3__13_n_3 ;

  LUT6 #(
    .INIT(64'h8100000000008000)) 
    \q0[0]_i_4__13 
       (.I0(\q0_reg[0]_i_2__13_0 ),
        .I1(\q0_reg[0]_i_2__13_1 ),
        .I2(\q0_reg[0]_i_2__13_3 ),
        .I3(\q0_reg[0]_i_2__13_4 ),
        .I4(\q0_reg[0]_i_2__13_5 ),
        .I5(\q0_reg[0]_i_2__13_2 ),
        .O(\q0[0]_i_4__13_n_3 ));
  LUT6 #(
    .INIT(64'h2289302000005408)) 
    \q0[0]_i_5__13 
       (.I0(\q0_reg[0]_i_2__13_0 ),
        .I1(\q0_reg[0]_i_2__13_2 ),
        .I2(\q0_reg[0]_i_2__13_1 ),
        .I3(\q0_reg[0]_i_2__13_4 ),
        .I4(\q0_reg[0]_i_2__13_3 ),
        .I5(\q0_reg[0]_i_2__13_5 ),
        .O(\q0[0]_i_5__13_n_3 ));
  LUT6 #(
    .INIT(64'h0820080004080208)) 
    \q0[0]_i_6__13 
       (.I0(\q0_reg[0]_i_2__13_0 ),
        .I1(\q0_reg[0]_i_2__13_1 ),
        .I2(\q0_reg[0]_i_2__13_4 ),
        .I3(\q0_reg[0]_i_2__13_3 ),
        .I4(\q0_reg[0]_i_2__13_5 ),
        .I5(\q0_reg[0]_i_2__13_2 ),
        .O(\q0[0]_i_6__13_n_3 ));
  LUT6 #(
    .INIT(64'h8080800080458040)) 
    \q0[0]_i_7__13 
       (.I0(\q0_reg[0]_i_2__13_0 ),
        .I1(\q0_reg[0]_i_2__13_1 ),
        .I2(\q0_reg[0]_i_2__13_2 ),
        .I3(\q0_reg[0]_i_2__13_3 ),
        .I4(\q0_reg[0]_i_2__13_4 ),
        .I5(\q0_reg[0]_i_2__13_5 ),
        .O(\q0[0]_i_7__13_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__13_n_3 ),
        .Q(p_ZL14storage_matrix_120_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__13 
       (.I0(\q0_reg[0]_i_2__13_n_3 ),
        .I1(\q0_reg[0]_i_3__13_n_3 ),
        .O(\q0_reg[0]_i_1__13_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__13 
       (.I0(\q0[0]_i_4__13_n_3 ),
        .I1(\q0[0]_i_5__13_n_3 ),
        .O(\q0_reg[0]_i_2__13_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__13 
       (.I0(\q0[0]_i_6__13_n_3 ),
        .I1(\q0[0]_i_7__13_n_3 ),
        .O(\q0_reg[0]_i_3__13_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R
   (p_ZL14storage_matrix_121_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__40_0 ,
    \q0_reg[0]_i_2__40_1 ,
    \q0_reg[0]_i_2__40_2 ,
    \q0_reg[0]_i_2__40_3 ,
    \q0_reg[0]_i_2__40_4 ,
    \q0_reg[0]_i_2__40_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_121_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__40_0 ;
  input \q0_reg[0]_i_2__40_1 ;
  input \q0_reg[0]_i_2__40_2 ;
  input \q0_reg[0]_i_2__40_3 ;
  input \q0_reg[0]_i_2__40_4 ;
  input \q0_reg[0]_i_2__40_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_121_q0;
  wire \q0[0]_i_4__43_n_3 ;
  wire \q0[0]_i_5__40_n_3 ;
  wire \q0[0]_i_6__40_n_3 ;
  wire \q0[0]_i_7__40_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__40_n_3 ;
  wire \q0_reg[0]_i_2__40_0 ;
  wire \q0_reg[0]_i_2__40_1 ;
  wire \q0_reg[0]_i_2__40_2 ;
  wire \q0_reg[0]_i_2__40_3 ;
  wire \q0_reg[0]_i_2__40_4 ;
  wire \q0_reg[0]_i_2__40_5 ;
  wire \q0_reg[0]_i_2__40_n_3 ;
  wire \q0_reg[0]_i_3__40_n_3 ;

  LUT6 #(
    .INIT(64'h0002080800000400)) 
    \q0[0]_i_4__43 
       (.I0(\q0_reg[0]_i_2__40_0 ),
        .I1(\q0_reg[0]_i_2__40_2 ),
        .I2(\q0_reg[0]_i_2__40_4 ),
        .I3(\q0_reg[0]_i_2__40_3 ),
        .I4(\q0_reg[0]_i_2__40_5 ),
        .I5(\q0_reg[0]_i_2__40_1 ),
        .O(\q0[0]_i_4__43_n_3 ));
  LUT6 #(
    .INIT(64'h601089A000800000)) 
    \q0[0]_i_5__40 
       (.I0(\q0_reg[0]_i_2__40_0 ),
        .I1(\q0_reg[0]_i_2__40_1 ),
        .I2(\q0_reg[0]_i_2__40_3 ),
        .I3(\q0_reg[0]_i_2__40_4 ),
        .I4(\q0_reg[0]_i_2__40_5 ),
        .I5(\q0_reg[0]_i_2__40_2 ),
        .O(\q0[0]_i_5__40_n_3 ));
  LUT6 #(
    .INIT(64'h2200401202800001)) 
    \q0[0]_i_6__40 
       (.I0(\q0_reg[0]_i_2__40_0 ),
        .I1(\q0_reg[0]_i_2__40_1 ),
        .I2(\q0_reg[0]_i_2__40_2 ),
        .I3(\q0_reg[0]_i_2__40_3 ),
        .I4(\q0_reg[0]_i_2__40_4 ),
        .I5(\q0_reg[0]_i_2__40_5 ),
        .O(\q0[0]_i_6__40_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000083040)) 
    \q0[0]_i_7__40 
       (.I0(\q0_reg[0]_i_2__40_4 ),
        .I1(\q0_reg[0]_i_2__40_0 ),
        .I2(\q0_reg[0]_i_2__40_2 ),
        .I3(\q0_reg[0]_i_2__40_3 ),
        .I4(\q0_reg[0]_i_2__40_5 ),
        .I5(\q0_reg[0]_i_2__40_1 ),
        .O(\q0[0]_i_7__40_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__40_n_3 ),
        .Q(p_ZL14storage_matrix_121_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__40 
       (.I0(\q0_reg[0]_i_2__40_n_3 ),
        .I1(\q0_reg[0]_i_3__40_n_3 ),
        .O(\q0_reg[0]_i_1__40_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__40 
       (.I0(\q0[0]_i_4__43_n_3 ),
        .I1(\q0[0]_i_5__40_n_3 ),
        .O(\q0_reg[0]_i_2__40_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__40 
       (.I0(\q0[0]_i_6__40_n_3 ),
        .I1(\q0[0]_i_7__40_n_3 ),
        .O(\q0_reg[0]_i_3__40_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R
   (p_ZL14storage_matrix_122_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__62_0 ,
    \q0_reg[0]_i_2__62_1 ,
    \q0_reg[0]_i_2__62_2 ,
    \q0_reg[0]_i_2__62_3 ,
    \q0_reg[0]_i_2__62_4 ,
    \q0_reg[0]_i_2__62_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_122_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__62_0 ;
  input \q0_reg[0]_i_2__62_1 ;
  input \q0_reg[0]_i_2__62_2 ;
  input \q0_reg[0]_i_2__62_3 ;
  input \q0_reg[0]_i_2__62_4 ;
  input \q0_reg[0]_i_2__62_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_122_q0;
  wire \q0[0]_i_4__70_n_3 ;
  wire \q0[0]_i_5__62_n_3 ;
  wire \q0[0]_i_6__62_n_3 ;
  wire \q0[0]_i_7__62_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__62_n_3 ;
  wire \q0_reg[0]_i_2__62_0 ;
  wire \q0_reg[0]_i_2__62_1 ;
  wire \q0_reg[0]_i_2__62_2 ;
  wire \q0_reg[0]_i_2__62_3 ;
  wire \q0_reg[0]_i_2__62_4 ;
  wire \q0_reg[0]_i_2__62_5 ;
  wire \q0_reg[0]_i_2__62_n_3 ;
  wire \q0_reg[0]_i_3__62_n_3 ;

  LUT6 #(
    .INIT(64'h4800000000004005)) 
    \q0[0]_i_4__70 
       (.I0(\q0_reg[0]_i_2__62_0 ),
        .I1(\q0_reg[0]_i_2__62_1 ),
        .I2(\q0_reg[0]_i_2__62_2 ),
        .I3(\q0_reg[0]_i_2__62_3 ),
        .I4(\q0_reg[0]_i_2__62_4 ),
        .I5(\q0_reg[0]_i_2__62_5 ),
        .O(\q0[0]_i_4__70_n_3 ));
  LUT6 #(
    .INIT(64'h100D000040020006)) 
    \q0[0]_i_5__62 
       (.I0(\q0_reg[0]_i_2__62_0 ),
        .I1(\q0_reg[0]_i_2__62_2 ),
        .I2(\q0_reg[0]_i_2__62_5 ),
        .I3(\q0_reg[0]_i_2__62_1 ),
        .I4(\q0_reg[0]_i_2__62_4 ),
        .I5(\q0_reg[0]_i_2__62_3 ),
        .O(\q0[0]_i_5__62_n_3 ));
  LUT6 #(
    .INIT(64'h40010008A6100000)) 
    \q0[0]_i_6__62 
       (.I0(\q0_reg[0]_i_2__62_0 ),
        .I1(\q0_reg[0]_i_2__62_2 ),
        .I2(\q0_reg[0]_i_2__62_5 ),
        .I3(\q0_reg[0]_i_2__62_1 ),
        .I4(\q0_reg[0]_i_2__62_4 ),
        .I5(\q0_reg[0]_i_2__62_3 ),
        .O(\q0[0]_i_6__62_n_3 ));
  LUT6 #(
    .INIT(64'h0004400000000810)) 
    \q0[0]_i_7__62 
       (.I0(\q0_reg[0]_i_2__62_0 ),
        .I1(\q0_reg[0]_i_2__62_2 ),
        .I2(\q0_reg[0]_i_2__62_3 ),
        .I3(\q0_reg[0]_i_2__62_1 ),
        .I4(\q0_reg[0]_i_2__62_4 ),
        .I5(\q0_reg[0]_i_2__62_5 ),
        .O(\q0[0]_i_7__62_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__62_n_3 ),
        .Q(p_ZL14storage_matrix_122_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__62 
       (.I0(\q0_reg[0]_i_2__62_n_3 ),
        .I1(\q0_reg[0]_i_3__62_n_3 ),
        .O(\q0_reg[0]_i_1__62_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__62 
       (.I0(\q0[0]_i_4__70_n_3 ),
        .I1(\q0[0]_i_5__62_n_3 ),
        .O(\q0_reg[0]_i_2__62_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__62 
       (.I0(\q0[0]_i_6__62_n_3 ),
        .I1(\q0[0]_i_7__62_n_3 ),
        .O(\q0_reg[0]_i_3__62_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R
   (p_ZL14storage_matrix_123_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__91_0 ,
    \q0_reg[0]_i_2__91_1 ,
    \q0_reg[0]_i_2__91_2 ,
    \q0_reg[0]_i_2__91_3 ,
    \q0_reg[0]_i_2__91_4 ,
    \q0_reg[0]_i_2__91_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_123_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__91_0 ;
  input \q0_reg[0]_i_2__91_1 ;
  input \q0_reg[0]_i_2__91_2 ;
  input \q0_reg[0]_i_2__91_3 ;
  input \q0_reg[0]_i_2__91_4 ;
  input \q0_reg[0]_i_2__91_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_123_q0;
  wire \q0[0]_i_4__101_n_3 ;
  wire \q0[0]_i_5__91_n_3 ;
  wire \q0[0]_i_6__91_n_3 ;
  wire \q0[0]_i_7__91_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__91_n_3 ;
  wire \q0_reg[0]_i_2__91_0 ;
  wire \q0_reg[0]_i_2__91_1 ;
  wire \q0_reg[0]_i_2__91_2 ;
  wire \q0_reg[0]_i_2__91_3 ;
  wire \q0_reg[0]_i_2__91_4 ;
  wire \q0_reg[0]_i_2__91_5 ;
  wire \q0_reg[0]_i_2__91_n_3 ;
  wire \q0_reg[0]_i_3__91_n_3 ;

  LUT6 #(
    .INIT(64'h0001409000000080)) 
    \q0[0]_i_4__101 
       (.I0(\q0_reg[0]_i_2__91_0 ),
        .I1(\q0_reg[0]_i_2__91_5 ),
        .I2(\q0_reg[0]_i_2__91_1 ),
        .I3(\q0_reg[0]_i_2__91_2 ),
        .I4(\q0_reg[0]_i_2__91_4 ),
        .I5(\q0_reg[0]_i_2__91_3 ),
        .O(\q0[0]_i_4__101_n_3 ));
  LUT6 #(
    .INIT(64'h0000084001200000)) 
    \q0[0]_i_5__91 
       (.I0(\q0_reg[0]_i_2__91_0 ),
        .I1(\q0_reg[0]_i_2__91_5 ),
        .I2(\q0_reg[0]_i_2__91_3 ),
        .I3(\q0_reg[0]_i_2__91_4 ),
        .I4(\q0_reg[0]_i_2__91_2 ),
        .I5(\q0_reg[0]_i_2__91_1 ),
        .O(\q0[0]_i_5__91_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004081000)) 
    \q0[0]_i_6__91 
       (.I0(\q0_reg[0]_i_2__91_0 ),
        .I1(\q0_reg[0]_i_2__91_5 ),
        .I2(\q0_reg[0]_i_2__91_3 ),
        .I3(\q0_reg[0]_i_2__91_2 ),
        .I4(\q0_reg[0]_i_2__91_4 ),
        .I5(\q0_reg[0]_i_2__91_1 ),
        .O(\q0[0]_i_6__91_n_3 ));
  LUT6 #(
    .INIT(64'h0080044620000002)) 
    \q0[0]_i_7__91 
       (.I0(\q0_reg[0]_i_2__91_0 ),
        .I1(\q0_reg[0]_i_2__91_1 ),
        .I2(\q0_reg[0]_i_2__91_2 ),
        .I3(\q0_reg[0]_i_2__91_3 ),
        .I4(\q0_reg[0]_i_2__91_4 ),
        .I5(\q0_reg[0]_i_2__91_5 ),
        .O(\q0[0]_i_7__91_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__91_n_3 ),
        .Q(p_ZL14storage_matrix_123_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__91 
       (.I0(\q0_reg[0]_i_2__91_n_3 ),
        .I1(\q0_reg[0]_i_3__91_n_3 ),
        .O(\q0_reg[0]_i_1__91_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__91 
       (.I0(\q0[0]_i_4__101_n_3 ),
        .I1(\q0[0]_i_5__91_n_3 ),
        .O(\q0_reg[0]_i_2__91_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__91 
       (.I0(\q0[0]_i_6__91_n_3 ),
        .I1(\q0[0]_i_7__91_n_3 ),
        .O(\q0_reg[0]_i_3__91_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R
   (p_ZL14storage_matrix_124_q0,
    Q,
    \q0_reg[0]_i_2__108_0 ,
    \q0_reg[0]_i_2__108_1 ,
    \q0_reg[0]_i_2__108_2 ,
    \q0_reg[0]_i_2__108_3 ,
    \q0_reg[0]_i_2__108_4 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_124_q0;
  input [2:0]Q;
  input \q0_reg[0]_i_2__108_0 ;
  input \q0_reg[0]_i_2__108_1 ;
  input \q0_reg[0]_i_2__108_2 ;
  input \q0_reg[0]_i_2__108_3 ;
  input \q0_reg[0]_i_2__108_4 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_124_q0;
  wire \q0[0]_i_4__124_n_3 ;
  wire \q0[0]_i_5__109_n_3 ;
  wire \q0[0]_i_6__109_n_3 ;
  wire \q0[0]_i_7__108_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__108_n_3 ;
  wire \q0_reg[0]_i_2__108_0 ;
  wire \q0_reg[0]_i_2__108_1 ;
  wire \q0_reg[0]_i_2__108_2 ;
  wire \q0_reg[0]_i_2__108_3 ;
  wire \q0_reg[0]_i_2__108_4 ;
  wire \q0_reg[0]_i_2__108_n_3 ;
  wire \q0_reg[0]_i_3__108_n_3 ;

  LUT6 #(
    .INIT(64'h4000100000000604)) 
    \q0[0]_i_4__124 
       (.I0(\q0_reg[0]_i_2__108_0 ),
        .I1(Q[2]),
        .I2(\q0_reg[0]_i_2__108_4 ),
        .I3(\q0_reg[0]_i_2__108_3 ),
        .I4(\q0_reg[0]_i_2__108_2 ),
        .I5(\q0_reg[0]_i_2__108_1 ),
        .O(\q0[0]_i_4__124_n_3 ));
  LUT6 #(
    .INIT(64'h00000088000101B0)) 
    \q0[0]_i_5__109 
       (.I0(\q0_reg[0]_i_2__108_0 ),
        .I1(\q0_reg[0]_i_2__108_1 ),
        .I2(\q0_reg[0]_i_2__108_4 ),
        .I3(\q0_reg[0]_i_2__108_3 ),
        .I4(\q0_reg[0]_i_2__108_2 ),
        .I5(Q[2]),
        .O(\q0[0]_i_5__109_n_3 ));
  LUT6 #(
    .INIT(64'h8000000010010008)) 
    \q0[0]_i_6__109 
       (.I0(\q0_reg[0]_i_2__108_0 ),
        .I1(\q0_reg[0]_i_2__108_1 ),
        .I2(\q0_reg[0]_i_2__108_2 ),
        .I3(\q0_reg[0]_i_2__108_3 ),
        .I4(\q0_reg[0]_i_2__108_4 ),
        .I5(Q[2]),
        .O(\q0[0]_i_6__109_n_3 ));
  LUT6 #(
    .INIT(64'h800080E400000000)) 
    \q0[0]_i_7__108 
       (.I0(\q0_reg[0]_i_2__108_3 ),
        .I1(\q0_reg[0]_i_2__108_2 ),
        .I2(\q0_reg[0]_i_2__108_4 ),
        .I3(\q0_reg[0]_i_2__108_1 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_2__108_0 ),
        .O(\q0[0]_i_7__108_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__108_n_3 ),
        .Q(p_ZL14storage_matrix_124_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__108 
       (.I0(\q0_reg[0]_i_2__108_n_3 ),
        .I1(\q0_reg[0]_i_3__108_n_3 ),
        .O(\q0_reg[0]_i_1__108_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__108 
       (.I0(\q0[0]_i_4__124_n_3 ),
        .I1(\q0[0]_i_5__109_n_3 ),
        .O(\q0_reg[0]_i_2__108_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__108 
       (.I0(\q0[0]_i_6__109_n_3 ),
        .I1(\q0[0]_i_7__108_n_3 ),
        .O(\q0_reg[0]_i_3__108_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R
   (p_ZL14storage_matrix_125_q0,
    Q,
    \q0_reg[0]_i_3__135_0 ,
    \q0_reg[0]_i_3__135_1 ,
    \q0_reg[0]_i_3__135_2 ,
    \q0_reg[0]_i_3__135_3 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_125_q0;
  input [3:0]Q;
  input \q0_reg[0]_i_3__135_0 ;
  input \q0_reg[0]_i_3__135_1 ;
  input \q0_reg[0]_i_3__135_2 ;
  input \q0_reg[0]_i_3__135_3 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_125_q0;
  wire \q0[0]_i_4__156_n_3 ;
  wire \q0[0]_i_5__136_n_3 ;
  wire \q0[0]_i_6__136_n_3 ;
  wire \q0[0]_i_7__135_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__135_n_3 ;
  wire \q0_reg[0]_i_2__135_n_3 ;
  wire \q0_reg[0]_i_3__135_0 ;
  wire \q0_reg[0]_i_3__135_1 ;
  wire \q0_reg[0]_i_3__135_2 ;
  wire \q0_reg[0]_i_3__135_3 ;
  wire \q0_reg[0]_i_3__135_n_3 ;

  LUT6 #(
    .INIT(64'h01004010C0108000)) 
    \q0[0]_i_4__156 
       (.I0(\q0_reg[0]_i_3__135_0 ),
        .I1(\q0_reg[0]_i_3__135_1 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\q0_reg[0]_i_3__135_2 ),
        .I5(\q0_reg[0]_i_3__135_3 ),
        .O(\q0[0]_i_4__156_n_3 ));
  LUT6 #(
    .INIT(64'h4000000600000000)) 
    \q0[0]_i_5__136 
       (.I0(\q0_reg[0]_i_3__135_0 ),
        .I1(\q0_reg[0]_i_3__135_3 ),
        .I2(\q0_reg[0]_i_3__135_2 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__135_1 ),
        .O(\q0[0]_i_5__136_n_3 ));
  LUT6 #(
    .INIT(64'h0000400000000016)) 
    \q0[0]_i_6__136 
       (.I0(\q0_reg[0]_i_3__135_0 ),
        .I1(\q0_reg[0]_i_3__135_1 ),
        .I2(\q0_reg[0]_i_3__135_3 ),
        .I3(\q0_reg[0]_i_3__135_2 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q0[0]_i_6__136_n_3 ));
  LUT6 #(
    .INIT(64'hB000080000008000)) 
    \q0[0]_i_7__135 
       (.I0(\q0_reg[0]_i_3__135_1 ),
        .I1(\q0_reg[0]_i_3__135_0 ),
        .I2(\q0_reg[0]_i_3__135_3 ),
        .I3(\q0_reg[0]_i_3__135_2 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q0[0]_i_7__135_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__135_n_3 ),
        .Q(p_ZL14storage_matrix_125_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__135 
       (.I0(\q0_reg[0]_i_2__135_n_3 ),
        .I1(\q0_reg[0]_i_3__135_n_3 ),
        .O(\q0_reg[0]_i_1__135_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__135 
       (.I0(\q0[0]_i_4__156_n_3 ),
        .I1(\q0[0]_i_5__136_n_3 ),
        .O(\q0_reg[0]_i_2__135_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__135 
       (.I0(\q0[0]_i_6__136_n_3 ),
        .I1(\q0[0]_i_7__135_n_3 ),
        .O(\q0_reg[0]_i_3__135_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R
   (p_ZL14storage_matrix_126_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__158_0 ,
    \q0_reg[0]_i_2__158_1 ,
    \q0_reg[0]_i_2__158_2 ,
    \q0_reg[0]_i_2__158_3 ,
    \q0_reg[0]_i_2__158_4 ,
    \q0_reg[0]_i_2__158_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_126_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__158_0 ;
  input \q0_reg[0]_i_2__158_1 ;
  input \q0_reg[0]_i_2__158_2 ;
  input \q0_reg[0]_i_2__158_3 ;
  input \q0_reg[0]_i_2__158_4 ;
  input \q0_reg[0]_i_2__158_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_126_q0;
  wire \q0[0]_i_4__187_n_3 ;
  wire \q0[0]_i_5__159_n_3 ;
  wire \q0[0]_i_6__159_n_3 ;
  wire \q0[0]_i_7__158_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__158_n_3 ;
  wire \q0_reg[0]_i_2__158_0 ;
  wire \q0_reg[0]_i_2__158_1 ;
  wire \q0_reg[0]_i_2__158_2 ;
  wire \q0_reg[0]_i_2__158_3 ;
  wire \q0_reg[0]_i_2__158_4 ;
  wire \q0_reg[0]_i_2__158_5 ;
  wire \q0_reg[0]_i_2__158_n_3 ;
  wire \q0_reg[0]_i_3__158_n_3 ;

  LUT6 #(
    .INIT(64'h0010058002890418)) 
    \q0[0]_i_4__187 
       (.I0(\q0_reg[0]_i_2__158_0 ),
        .I1(\q0_reg[0]_i_2__158_1 ),
        .I2(\q0_reg[0]_i_2__158_2 ),
        .I3(\q0_reg[0]_i_2__158_3 ),
        .I4(\q0_reg[0]_i_2__158_4 ),
        .I5(\q0_reg[0]_i_2__158_5 ),
        .O(\q0[0]_i_4__187_n_3 ));
  LUT6 #(
    .INIT(64'h0000040200800082)) 
    \q0[0]_i_5__159 
       (.I0(\q0_reg[0]_i_2__158_0 ),
        .I1(\q0_reg[0]_i_2__158_2 ),
        .I2(\q0_reg[0]_i_2__158_5 ),
        .I3(\q0_reg[0]_i_2__158_4 ),
        .I4(\q0_reg[0]_i_2__158_3 ),
        .I5(\q0_reg[0]_i_2__158_1 ),
        .O(\q0[0]_i_5__159_n_3 ));
  LUT6 #(
    .INIT(64'h34000000040C0002)) 
    \q0[0]_i_6__159 
       (.I0(\q0_reg[0]_i_2__158_0 ),
        .I1(\q0_reg[0]_i_2__158_1 ),
        .I2(\q0_reg[0]_i_2__158_3 ),
        .I3(\q0_reg[0]_i_2__158_5 ),
        .I4(\q0_reg[0]_i_2__158_4 ),
        .I5(\q0_reg[0]_i_2__158_2 ),
        .O(\q0[0]_i_6__159_n_3 ));
  LUT6 #(
    .INIT(64'h0A00000001002000)) 
    \q0[0]_i_7__158 
       (.I0(\q0_reg[0]_i_2__158_0 ),
        .I1(\q0_reg[0]_i_2__158_2 ),
        .I2(\q0_reg[0]_i_2__158_5 ),
        .I3(\q0_reg[0]_i_2__158_4 ),
        .I4(\q0_reg[0]_i_2__158_3 ),
        .I5(\q0_reg[0]_i_2__158_1 ),
        .O(\q0[0]_i_7__158_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__158_n_3 ),
        .Q(p_ZL14storage_matrix_126_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__158 
       (.I0(\q0_reg[0]_i_2__158_n_3 ),
        .I1(\q0_reg[0]_i_3__158_n_3 ),
        .O(\q0_reg[0]_i_1__158_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__158 
       (.I0(\q0[0]_i_4__187_n_3 ),
        .I1(\q0[0]_i_5__159_n_3 ),
        .O(\q0_reg[0]_i_2__158_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__158 
       (.I0(\q0[0]_i_6__159_n_3 ),
        .I1(\q0[0]_i_7__158_n_3 ),
        .O(\q0_reg[0]_i_3__158_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R
   (p_ZL14storage_matrix_127_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__183_0 ,
    \q0_reg[0]_i_3__183_1 ,
    \q0_reg[0]_i_3__183_2 ,
    \q0_reg[0]_i_3__183_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_127_q0;
  input \q0_reg[0]_0 ;
  input [2:0]Q;
  input \q0_reg[0]_i_3__183_0 ;
  input \q0_reg[0]_i_3__183_1 ;
  input \q0_reg[0]_i_3__183_2 ;
  input \q0_reg[0]_i_3__183_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_127_q0;
  wire \q0[0]_i_4__216_n_3 ;
  wire \q0[0]_i_5__185_n_3 ;
  wire \q0[0]_i_6__184_n_3 ;
  wire \q0[0]_i_7__183_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__183_n_3 ;
  wire \q0_reg[0]_i_2__183_n_3 ;
  wire \q0_reg[0]_i_3__183_0 ;
  wire \q0_reg[0]_i_3__183_1 ;
  wire \q0_reg[0]_i_3__183_2 ;
  wire \q0_reg[0]_i_3__183_3 ;
  wire \q0_reg[0]_i_3__183_n_3 ;

  LUT6 #(
    .INIT(64'h0050801000800020)) 
    \q0[0]_i_4__216 
       (.I0(\q0_reg[0]_i_3__183_0 ),
        .I1(Q[2]),
        .I2(\q0_reg[0]_i_3__183_2 ),
        .I3(\q0_reg[0]_i_3__183_3 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_3__183_1 ),
        .O(\q0[0]_i_4__216_n_3 ));
  LUT6 #(
    .INIT(64'h1190000028000400)) 
    \q0[0]_i_5__185 
       (.I0(\q0_reg[0]_i_3__183_0 ),
        .I1(\q0_reg[0]_i_3__183_1 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__183_2 ),
        .I4(\q0_reg[0]_i_3__183_3 ),
        .I5(Q[2]),
        .O(\q0[0]_i_5__185_n_3 ));
  LUT6 #(
    .INIT(64'h0000080212090110)) 
    \q0[0]_i_6__184 
       (.I0(\q0_reg[0]_i_3__183_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q0_reg[0]_i_3__183_2 ),
        .I4(\q0_reg[0]_i_3__183_3 ),
        .I5(\q0_reg[0]_i_3__183_1 ),
        .O(\q0[0]_i_6__184_n_3 ));
  LUT6 #(
    .INIT(64'h0300D0200C0000A0)) 
    \q0[0]_i_7__183 
       (.I0(\q0_reg[0]_i_3__183_0 ),
        .I1(\q0_reg[0]_i_3__183_1 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__183_2 ),
        .I4(\q0_reg[0]_i_3__183_3 ),
        .I5(Q[2]),
        .O(\q0[0]_i_7__183_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__183_n_3 ),
        .Q(p_ZL14storage_matrix_127_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__183 
       (.I0(\q0_reg[0]_i_2__183_n_3 ),
        .I1(\q0_reg[0]_i_3__183_n_3 ),
        .O(\q0_reg[0]_i_1__183_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__183 
       (.I0(\q0[0]_i_4__216_n_3 ),
        .I1(\q0[0]_i_5__185_n_3 ),
        .O(\q0_reg[0]_i_2__183_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__183 
       (.I0(\q0[0]_i_6__184_n_3 ),
        .I1(\q0[0]_i_7__183_n_3 ),
        .O(\q0_reg[0]_i_3__183_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R
   (p_ZL14storage_matrix_128_q0,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__14_0 ,
    \q0_reg[0]_i_2__14_1 ,
    \q0_reg[0]_i_2__14_2 ,
    \q0_reg[0]_i_2__14_3 ,
    \q0_reg[0]_i_2__14_4 ,
    \q0_reg[0]_i_2__14_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_128_q0;
  input [0:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__14_0 ;
  input \q0_reg[0]_i_2__14_1 ;
  input \q0_reg[0]_i_2__14_2 ;
  input \q0_reg[0]_i_2__14_3 ;
  input \q0_reg[0]_i_2__14_4 ;
  input \q0_reg[0]_i_2__14_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_128_q0;
  wire \q0[0]_i_4__14_n_3 ;
  wire \q0[0]_i_5__14_n_3 ;
  wire \q0[0]_i_6__14_n_3 ;
  wire \q0[0]_i_7__14_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__14_n_3 ;
  wire \q0_reg[0]_i_2__14_0 ;
  wire \q0_reg[0]_i_2__14_1 ;
  wire \q0_reg[0]_i_2__14_2 ;
  wire \q0_reg[0]_i_2__14_3 ;
  wire \q0_reg[0]_i_2__14_4 ;
  wire \q0_reg[0]_i_2__14_5 ;
  wire \q0_reg[0]_i_2__14_n_3 ;
  wire \q0_reg[0]_i_3__14_n_3 ;

  LUT6 #(
    .INIT(64'h400C4080000C0340)) 
    \q0[0]_i_4__14 
       (.I0(\q0_reg[0]_i_2__14_0 ),
        .I1(\q0_reg[0]_i_2__14_1 ),
        .I2(\q0_reg[0]_i_2__14_2 ),
        .I3(\q0_reg[0]_i_2__14_3 ),
        .I4(\q0_reg[0]_i_2__14_4 ),
        .I5(\q0_reg[0]_i_2__14_5 ),
        .O(\q0[0]_i_4__14_n_3 ));
  LUT6 #(
    .INIT(64'h00830C9000000110)) 
    \q0[0]_i_5__14 
       (.I0(\q0_reg[0]_i_2__14_0 ),
        .I1(\q0_reg[0]_i_2__14_1 ),
        .I2(\q0_reg[0]_i_2__14_5 ),
        .I3(\q0_reg[0]_i_2__14_2 ),
        .I4(\q0_reg[0]_i_2__14_3 ),
        .I5(\q0_reg[0]_i_2__14_4 ),
        .O(\q0[0]_i_5__14_n_3 ));
  LUT6 #(
    .INIT(64'h0A400800100488A4)) 
    \q0[0]_i_6__14 
       (.I0(\q0_reg[0]_i_2__14_0 ),
        .I1(\q0_reg[0]_i_2__14_1 ),
        .I2(\q0_reg[0]_i_2__14_2 ),
        .I3(\q0_reg[0]_i_2__14_3 ),
        .I4(\q0_reg[0]_i_2__14_4 ),
        .I5(\q0_reg[0]_i_2__14_5 ),
        .O(\q0[0]_i_6__14_n_3 ));
  LUT6 #(
    .INIT(64'h04440040C000C403)) 
    \q0[0]_i_7__14 
       (.I0(\q0_reg[0]_i_2__14_4 ),
        .I1(\q0_reg[0]_i_2__14_0 ),
        .I2(\q0_reg[0]_i_2__14_5 ),
        .I3(\q0_reg[0]_i_2__14_3 ),
        .I4(\q0_reg[0]_i_2__14_2 ),
        .I5(\q0_reg[0]_i_2__14_1 ),
        .O(\q0[0]_i_7__14_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__14_n_3 ),
        .Q(p_ZL14storage_matrix_128_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__14 
       (.I0(\q0_reg[0]_i_2__14_n_3 ),
        .I1(\q0_reg[0]_i_3__14_n_3 ),
        .O(\q0_reg[0]_i_1__14_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_2__14 
       (.I0(\q0[0]_i_4__14_n_3 ),
        .I1(\q0[0]_i_5__14_n_3 ),
        .O(\q0_reg[0]_i_2__14_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__14 
       (.I0(\q0[0]_i_6__14_n_3 ),
        .I1(\q0[0]_i_7__14_n_3 ),
        .O(\q0_reg[0]_i_3__14_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R
   (p_ZL14storage_matrix_129_q0,
    Q,
    \q0_reg[0]_i_2__41_0 ,
    \q0_reg[0]_i_2__41_1 ,
    \q0_reg[0]_i_2__41_2 ,
    \q0_reg[0]_i_2__41_3 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_129_q0;
  input [3:0]Q;
  input \q0_reg[0]_i_2__41_0 ;
  input \q0_reg[0]_i_2__41_1 ;
  input \q0_reg[0]_i_2__41_2 ;
  input \q0_reg[0]_i_2__41_3 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_129_q0;
  wire \q0[0]_i_4__44_n_3 ;
  wire \q0[0]_i_5__41_n_3 ;
  wire \q0[0]_i_6__41_n_3 ;
  wire \q0[0]_i_7__41_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__41_n_3 ;
  wire \q0_reg[0]_i_2__41_0 ;
  wire \q0_reg[0]_i_2__41_1 ;
  wire \q0_reg[0]_i_2__41_2 ;
  wire \q0_reg[0]_i_2__41_3 ;
  wire \q0_reg[0]_i_2__41_n_3 ;
  wire \q0_reg[0]_i_3__41_n_3 ;

  LUT6 #(
    .INIT(64'h0000000090200484)) 
    \q0[0]_i_4__44 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\q0_reg[0]_i_2__41_1 ),
        .I3(\q0_reg[0]_i_2__41_2 ),
        .I4(\q0_reg[0]_i_2__41_3 ),
        .I5(\q0_reg[0]_i_2__41_0 ),
        .O(\q0[0]_i_4__44_n_3 ));
  LUT6 #(
    .INIT(64'h0008202201000000)) 
    \q0[0]_i_5__41 
       (.I0(\q0_reg[0]_i_2__41_0 ),
        .I1(\q0_reg[0]_i_2__41_1 ),
        .I2(\q0_reg[0]_i_2__41_2 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_2__41_3 ),
        .O(\q0[0]_i_5__41_n_3 ));
  LUT6 #(
    .INIT(64'h00008A808022880B)) 
    \q0[0]_i_6__41 
       (.I0(\q0_reg[0]_i_2__41_0 ),
        .I1(\q0_reg[0]_i_2__41_1 ),
        .I2(\q0_reg[0]_i_2__41_2 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_2__41_3 ),
        .O(\q0[0]_i_6__41_n_3 ));
  LUT6 #(
    .INIT(64'h0010004000800800)) 
    \q0[0]_i_7__41 
       (.I0(\q0_reg[0]_i_2__41_0 ),
        .I1(Q[3]),
        .I2(\q0_reg[0]_i_2__41_2 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__41_1 ),
        .I5(\q0_reg[0]_i_2__41_3 ),
        .O(\q0[0]_i_7__41_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__41_n_3 ),
        .Q(p_ZL14storage_matrix_129_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__41 
       (.I0(\q0_reg[0]_i_2__41_n_3 ),
        .I1(\q0_reg[0]_i_3__41_n_3 ),
        .O(\q0_reg[0]_i_1__41_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__41 
       (.I0(\q0[0]_i_4__44_n_3 ),
        .I1(\q0[0]_i_5__41_n_3 ),
        .O(\q0_reg[0]_i_2__41_n_3 ),
        .S(Q[2]));
  MUXF7 \q0_reg[0]_i_3__41 
       (.I0(\q0[0]_i_6__41_n_3 ),
        .I1(\q0[0]_i_7__41_n_3 ),
        .O(\q0_reg[0]_i_3__41_n_3 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    address0,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [1:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [1:0]address0;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__24_n_3 ;
  wire \q0[0]_i_2__23_n_3 ;
  wire \q0[0]_i_3__20_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT4 #(
    .INIT(16'h00E2)) 
    \q0[0]_i_1__24 
       (.I0(\q0[0]_i_2__23_n_3 ),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0[0]_i_3__20_n_3 ),
        .I3(\q0_reg[0]_2 ),
        .O(\q0[0]_i_1__24_n_3 ));
  LUT6 #(
    .INIT(64'h0000020004000000)) 
    \q0[0]_i_2__23 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_1 [1]),
        .I2(address0[0]),
        .I3(\q0_reg[0]_4 ),
        .I4(address0[1]),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_2__23_n_3 ));
  LUT6 #(
    .INIT(64'h0014052000000002)) 
    \q0[0]_i_3__20 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(address0[1]),
        .I2(\q0_reg[0]_5 ),
        .I3(\q0_reg[0]_4 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_3__20_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__24_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R
   (p_ZL14storage_matrix_130_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__63_0 ,
    \q0_reg[0]_i_2__63_1 ,
    \q0_reg[0]_i_2__63_2 ,
    \q0_reg[0]_i_2__63_3 ,
    \q0_reg[0]_i_2__63_4 ,
    \q0_reg[0]_i_2__63_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_130_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__63_0 ;
  input \q0_reg[0]_i_2__63_1 ;
  input \q0_reg[0]_i_2__63_2 ;
  input \q0_reg[0]_i_2__63_3 ;
  input \q0_reg[0]_i_2__63_4 ;
  input \q0_reg[0]_i_2__63_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_130_q0;
  wire \q0[0]_i_4__71_n_3 ;
  wire \q0[0]_i_5__63_n_3 ;
  wire \q0[0]_i_6__63_n_3 ;
  wire \q0[0]_i_7__63_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__63_n_3 ;
  wire \q0_reg[0]_i_2__63_0 ;
  wire \q0_reg[0]_i_2__63_1 ;
  wire \q0_reg[0]_i_2__63_2 ;
  wire \q0_reg[0]_i_2__63_3 ;
  wire \q0_reg[0]_i_2__63_4 ;
  wire \q0_reg[0]_i_2__63_5 ;
  wire \q0_reg[0]_i_2__63_n_3 ;
  wire \q0_reg[0]_i_3__63_n_3 ;

  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \q0[0]_i_4__71 
       (.I0(\q0_reg[0]_i_2__63_5 ),
        .I1(\q0_reg[0]_i_2__63_4 ),
        .I2(\q0_reg[0]_i_2__63_3 ),
        .I3(\q0_reg[0]_i_2__63_2 ),
        .I4(\q0_reg[0]_i_2__63_1 ),
        .I5(\q0_reg[0]_i_2__63_0 ),
        .O(\q0[0]_i_4__71_n_3 ));
  LUT6 #(
    .INIT(64'h0000020008000900)) 
    \q0[0]_i_5__63 
       (.I0(\q0_reg[0]_i_2__63_0 ),
        .I1(\q0_reg[0]_i_2__63_1 ),
        .I2(\q0_reg[0]_i_2__63_3 ),
        .I3(\q0_reg[0]_i_2__63_2 ),
        .I4(\q0_reg[0]_i_2__63_4 ),
        .I5(\q0_reg[0]_i_2__63_5 ),
        .O(\q0[0]_i_5__63_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001400002)) 
    \q0[0]_i_6__63 
       (.I0(\q0_reg[0]_i_2__63_1 ),
        .I1(\q0_reg[0]_i_2__63_2 ),
        .I2(\q0_reg[0]_i_2__63_3 ),
        .I3(\q0_reg[0]_i_2__63_4 ),
        .I4(\q0_reg[0]_i_2__63_5 ),
        .I5(\q0_reg[0]_i_2__63_0 ),
        .O(\q0[0]_i_6__63_n_3 ));
  LUT6 #(
    .INIT(64'h0B00000002000000)) 
    \q0[0]_i_7__63 
       (.I0(\q0_reg[0]_i_2__63_0 ),
        .I1(\q0_reg[0]_i_2__63_1 ),
        .I2(\q0_reg[0]_i_2__63_2 ),
        .I3(\q0_reg[0]_i_2__63_3 ),
        .I4(\q0_reg[0]_i_2__63_4 ),
        .I5(\q0_reg[0]_i_2__63_5 ),
        .O(\q0[0]_i_7__63_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__63_n_3 ),
        .Q(p_ZL14storage_matrix_130_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__63 
       (.I0(\q0_reg[0]_i_2__63_n_3 ),
        .I1(\q0_reg[0]_i_3__63_n_3 ),
        .O(\q0_reg[0]_i_1__63_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__63 
       (.I0(\q0[0]_i_4__71_n_3 ),
        .I1(\q0[0]_i_5__63_n_3 ),
        .O(\q0_reg[0]_i_2__63_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__63 
       (.I0(\q0[0]_i_6__63_n_3 ),
        .I1(\q0[0]_i_7__63_n_3 ),
        .O(\q0_reg[0]_i_3__63_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    address0,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [1:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [1:0]address0;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__18_n_3 ;
  wire \q0[0]_i_2__17_n_3 ;
  wire \q0[0]_i_3__15_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'h0022F022)) 
    \q0[0]_i_1__18 
       (.I0(\q0[0]_i_2__17_n_3 ),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0[0]_i_3__15_n_3 ),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_1 [1]),
        .O(\q0[0]_i_1__18_n_3 ));
  LUT6 #(
    .INIT(64'h0000008120200000)) 
    \q0[0]_i_2__17 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_5 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_3 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_2__17_n_3 ));
  LUT6 #(
    .INIT(64'h0009800080000000)) 
    \q0[0]_i_3__15 
       (.I0(\q0_reg[0]_1 [0]),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_4 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_3__15_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__18_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R
   (p_ZL14storage_matrix_132_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__109_0 ,
    \q0_reg[0]_i_3__109_1 ,
    \q0_reg[0]_i_3__109_2 ,
    \q0_reg[0]_i_3__109_3 ,
    \q0_reg[0]_i_3__109_4 ,
    \q0_reg[0]_i_3__109_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_132_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__109_0 ;
  input \q0_reg[0]_i_3__109_1 ;
  input \q0_reg[0]_i_3__109_2 ;
  input \q0_reg[0]_i_3__109_3 ;
  input \q0_reg[0]_i_3__109_4 ;
  input \q0_reg[0]_i_3__109_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_132_q0;
  wire \q0[0]_i_4__125_n_3 ;
  wire \q0[0]_i_5__110_n_3 ;
  wire \q0[0]_i_6__110_n_3 ;
  wire \q0[0]_i_7__109_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__109_n_3 ;
  wire \q0_reg[0]_i_2__109_n_3 ;
  wire \q0_reg[0]_i_3__109_0 ;
  wire \q0_reg[0]_i_3__109_1 ;
  wire \q0_reg[0]_i_3__109_2 ;
  wire \q0_reg[0]_i_3__109_3 ;
  wire \q0_reg[0]_i_3__109_4 ;
  wire \q0_reg[0]_i_3__109_5 ;
  wire \q0_reg[0]_i_3__109_n_3 ;

  LUT6 #(
    .INIT(64'h0000800000020302)) 
    \q0[0]_i_4__125 
       (.I0(\q0_reg[0]_i_3__109_0 ),
        .I1(\q0_reg[0]_i_3__109_4 ),
        .I2(\q0_reg[0]_i_3__109_2 ),
        .I3(\q0_reg[0]_i_3__109_1 ),
        .I4(\q0_reg[0]_i_3__109_3 ),
        .I5(\q0_reg[0]_i_3__109_5 ),
        .O(\q0[0]_i_4__125_n_3 ));
  LUT6 #(
    .INIT(64'h0240051000A80000)) 
    \q0[0]_i_5__110 
       (.I0(\q0_reg[0]_i_3__109_0 ),
        .I1(\q0_reg[0]_i_3__109_1 ),
        .I2(\q0_reg[0]_i_3__109_2 ),
        .I3(\q0_reg[0]_i_3__109_3 ),
        .I4(\q0_reg[0]_i_3__109_4 ),
        .I5(\q0_reg[0]_i_3__109_5 ),
        .O(\q0[0]_i_5__110_n_3 ));
  LUT6 #(
    .INIT(64'h4002001A15101000)) 
    \q0[0]_i_6__110 
       (.I0(\q0_reg[0]_i_3__109_0 ),
        .I1(\q0_reg[0]_i_3__109_4 ),
        .I2(\q0_reg[0]_i_3__109_5 ),
        .I3(\q0_reg[0]_i_3__109_1 ),
        .I4(\q0_reg[0]_i_3__109_2 ),
        .I5(\q0_reg[0]_i_3__109_3 ),
        .O(\q0[0]_i_6__110_n_3 ));
  LUT6 #(
    .INIT(64'h0000800003021022)) 
    \q0[0]_i_7__109 
       (.I0(\q0_reg[0]_i_3__109_0 ),
        .I1(\q0_reg[0]_i_3__109_4 ),
        .I2(\q0_reg[0]_i_3__109_3 ),
        .I3(\q0_reg[0]_i_3__109_2 ),
        .I4(\q0_reg[0]_i_3__109_1 ),
        .I5(\q0_reg[0]_i_3__109_5 ),
        .O(\q0[0]_i_7__109_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__109_n_3 ),
        .Q(p_ZL14storage_matrix_132_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__109 
       (.I0(\q0_reg[0]_i_2__109_n_3 ),
        .I1(\q0_reg[0]_i_3__109_n_3 ),
        .O(\q0_reg[0]_i_1__109_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__109 
       (.I0(\q0[0]_i_4__125_n_3 ),
        .I1(\q0[0]_i_5__110_n_3 ),
        .O(\q0_reg[0]_i_2__109_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__109 
       (.I0(\q0[0]_i_6__110_n_3 ),
        .I1(\q0[0]_i_7__109_n_3 ),
        .O(\q0_reg[0]_i_3__109_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R
   (p_ZL14storage_matrix_133_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__136_0 ,
    \q0_reg[0]_i_2__136_1 ,
    \q0_reg[0]_i_2__136_2 ,
    \q0_reg[0]_i_2__136_3 ,
    \q0_reg[0]_i_2__136_4 ,
    \q0_reg[0]_i_2__136_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_133_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__136_0 ;
  input \q0_reg[0]_i_2__136_1 ;
  input \q0_reg[0]_i_2__136_2 ;
  input \q0_reg[0]_i_2__136_3 ;
  input \q0_reg[0]_i_2__136_4 ;
  input \q0_reg[0]_i_2__136_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_133_q0;
  wire \q0[0]_i_4__157_n_3 ;
  wire \q0[0]_i_5__137_n_3 ;
  wire \q0[0]_i_6__137_n_3 ;
  wire \q0[0]_i_7__136_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__136_n_3 ;
  wire \q0_reg[0]_i_2__136_0 ;
  wire \q0_reg[0]_i_2__136_1 ;
  wire \q0_reg[0]_i_2__136_2 ;
  wire \q0_reg[0]_i_2__136_3 ;
  wire \q0_reg[0]_i_2__136_4 ;
  wire \q0_reg[0]_i_2__136_5 ;
  wire \q0_reg[0]_i_2__136_n_3 ;
  wire \q0_reg[0]_i_3__136_n_3 ;

  LUT6 #(
    .INIT(64'h6000422000080304)) 
    \q0[0]_i_4__157 
       (.I0(\q0_reg[0]_i_2__136_0 ),
        .I1(\q0_reg[0]_i_2__136_1 ),
        .I2(\q0_reg[0]_i_2__136_2 ),
        .I3(\q0_reg[0]_i_2__136_3 ),
        .I4(\q0_reg[0]_i_2__136_4 ),
        .I5(\q0_reg[0]_i_2__136_5 ),
        .O(\q0[0]_i_4__157_n_3 ));
  LUT6 #(
    .INIT(64'h000000002A000882)) 
    \q0[0]_i_5__137 
       (.I0(\q0_reg[0]_i_2__136_2 ),
        .I1(\q0_reg[0]_i_2__136_3 ),
        .I2(\q0_reg[0]_i_2__136_4 ),
        .I3(\q0_reg[0]_i_2__136_5 ),
        .I4(\q0_reg[0]_i_2__136_1 ),
        .I5(\q0_reg[0]_i_2__136_0 ),
        .O(\q0[0]_i_5__137_n_3 ));
  LUT6 #(
    .INIT(64'h8000000024020000)) 
    \q0[0]_i_6__137 
       (.I0(\q0_reg[0]_i_2__136_0 ),
        .I1(\q0_reg[0]_i_2__136_5 ),
        .I2(\q0_reg[0]_i_2__136_4 ),
        .I3(\q0_reg[0]_i_2__136_3 ),
        .I4(\q0_reg[0]_i_2__136_2 ),
        .I5(\q0_reg[0]_i_2__136_1 ),
        .O(\q0[0]_i_6__137_n_3 ));
  LUT6 #(
    .INIT(64'h0000040008082002)) 
    \q0[0]_i_7__136 
       (.I0(\q0_reg[0]_i_2__136_0 ),
        .I1(\q0_reg[0]_i_2__136_5 ),
        .I2(\q0_reg[0]_i_2__136_4 ),
        .I3(\q0_reg[0]_i_2__136_3 ),
        .I4(\q0_reg[0]_i_2__136_2 ),
        .I5(\q0_reg[0]_i_2__136_1 ),
        .O(\q0[0]_i_7__136_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__136_n_3 ),
        .Q(p_ZL14storage_matrix_133_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__136 
       (.I0(\q0_reg[0]_i_2__136_n_3 ),
        .I1(\q0_reg[0]_i_3__136_n_3 ),
        .O(\q0_reg[0]_i_1__136_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__136 
       (.I0(\q0[0]_i_4__157_n_3 ),
        .I1(\q0[0]_i_5__137_n_3 ),
        .O(\q0_reg[0]_i_2__136_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__136 
       (.I0(\q0[0]_i_6__137_n_3 ),
        .I1(\q0[0]_i_7__136_n_3 ),
        .O(\q0_reg[0]_i_3__136_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R
   (p_ZL14storage_matrix_134_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__159_0 ,
    \q0_reg[0]_i_2__159_1 ,
    \q0_reg[0]_i_2__159_2 ,
    \q0_reg[0]_i_2__159_3 ,
    \q0_reg[0]_i_2__159_4 ,
    \q0_reg[0]_i_2__159_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_134_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__159_0 ;
  input \q0_reg[0]_i_2__159_1 ;
  input \q0_reg[0]_i_2__159_2 ;
  input \q0_reg[0]_i_2__159_3 ;
  input \q0_reg[0]_i_2__159_4 ;
  input \q0_reg[0]_i_2__159_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_134_q0;
  wire \q0[0]_i_4__188_n_3 ;
  wire \q0[0]_i_5__160_n_3 ;
  wire \q0[0]_i_6__160_n_3 ;
  wire \q0[0]_i_7__159_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__159_n_3 ;
  wire \q0_reg[0]_i_2__159_0 ;
  wire \q0_reg[0]_i_2__159_1 ;
  wire \q0_reg[0]_i_2__159_2 ;
  wire \q0_reg[0]_i_2__159_3 ;
  wire \q0_reg[0]_i_2__159_4 ;
  wire \q0_reg[0]_i_2__159_5 ;
  wire \q0_reg[0]_i_2__159_n_3 ;
  wire \q0_reg[0]_i_3__159_n_3 ;

  LUT6 #(
    .INIT(64'h0200020000001440)) 
    \q0[0]_i_4__188 
       (.I0(\q0_reg[0]_i_2__159_0 ),
        .I1(\q0_reg[0]_i_2__159_5 ),
        .I2(\q0_reg[0]_i_2__159_1 ),
        .I3(\q0_reg[0]_i_2__159_2 ),
        .I4(\q0_reg[0]_i_2__159_3 ),
        .I5(\q0_reg[0]_i_2__159_4 ),
        .O(\q0[0]_i_4__188_n_3 ));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    \q0[0]_i_5__160 
       (.I0(\q0_reg[0]_i_2__159_3 ),
        .I1(\q0_reg[0]_i_2__159_0 ),
        .I2(\q0_reg[0]_i_2__159_4 ),
        .I3(\q0_reg[0]_i_2__159_2 ),
        .I4(\q0_reg[0]_i_2__159_1 ),
        .I5(\q0_reg[0]_i_2__159_5 ),
        .O(\q0[0]_i_5__160_n_3 ));
  LUT6 #(
    .INIT(64'h0000880010210010)) 
    \q0[0]_i_6__160 
       (.I0(\q0_reg[0]_i_2__159_0 ),
        .I1(\q0_reg[0]_i_2__159_1 ),
        .I2(\q0_reg[0]_i_2__159_2 ),
        .I3(\q0_reg[0]_i_2__159_3 ),
        .I4(\q0_reg[0]_i_2__159_4 ),
        .I5(\q0_reg[0]_i_2__159_5 ),
        .O(\q0[0]_i_6__160_n_3 ));
  LUT6 #(
    .INIT(64'h000000056040A020)) 
    \q0[0]_i_7__159 
       (.I0(\q0_reg[0]_i_2__159_0 ),
        .I1(\q0_reg[0]_i_2__159_3 ),
        .I2(\q0_reg[0]_i_2__159_5 ),
        .I3(\q0_reg[0]_i_2__159_1 ),
        .I4(\q0_reg[0]_i_2__159_2 ),
        .I5(\q0_reg[0]_i_2__159_4 ),
        .O(\q0[0]_i_7__159_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__159_n_3 ),
        .Q(p_ZL14storage_matrix_134_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__159 
       (.I0(\q0_reg[0]_i_2__159_n_3 ),
        .I1(\q0_reg[0]_i_3__159_n_3 ),
        .O(\q0_reg[0]_i_1__159_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__159 
       (.I0(\q0[0]_i_4__188_n_3 ),
        .I1(\q0[0]_i_5__160_n_3 ),
        .O(\q0_reg[0]_i_2__159_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__159 
       (.I0(\q0[0]_i_6__160_n_3 ),
        .I1(\q0[0]_i_7__159_n_3 ),
        .O(\q0_reg[0]_i_3__159_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R
   (p_ZL14storage_matrix_135_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__184_0 ,
    \q0_reg[0]_i_2__184_1 ,
    \q0_reg[0]_i_2__184_2 ,
    \q0_reg[0]_i_2__184_3 ,
    \q0_reg[0]_i_2__184_4 ,
    \q0_reg[0]_i_2__184_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_135_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__184_0 ;
  input \q0_reg[0]_i_2__184_1 ;
  input \q0_reg[0]_i_2__184_2 ;
  input \q0_reg[0]_i_2__184_3 ;
  input \q0_reg[0]_i_2__184_4 ;
  input \q0_reg[0]_i_2__184_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_135_q0;
  wire \q0[0]_i_4__217_n_3 ;
  wire \q0[0]_i_5__186_n_3 ;
  wire \q0[0]_i_6__185_n_3 ;
  wire \q0[0]_i_7__184_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__184_n_3 ;
  wire \q0_reg[0]_i_2__184_0 ;
  wire \q0_reg[0]_i_2__184_1 ;
  wire \q0_reg[0]_i_2__184_2 ;
  wire \q0_reg[0]_i_2__184_3 ;
  wire \q0_reg[0]_i_2__184_4 ;
  wire \q0_reg[0]_i_2__184_5 ;
  wire \q0_reg[0]_i_2__184_n_3 ;
  wire \q0_reg[0]_i_3__184_n_3 ;

  LUT6 #(
    .INIT(64'h00400041480080A0)) 
    \q0[0]_i_4__217 
       (.I0(\q0_reg[0]_i_2__184_0 ),
        .I1(\q0_reg[0]_i_2__184_1 ),
        .I2(\q0_reg[0]_i_2__184_2 ),
        .I3(\q0_reg[0]_i_2__184_3 ),
        .I4(\q0_reg[0]_i_2__184_4 ),
        .I5(\q0_reg[0]_i_2__184_5 ),
        .O(\q0[0]_i_4__217_n_3 ));
  LUT6 #(
    .INIT(64'h000500C002000040)) 
    \q0[0]_i_5__186 
       (.I0(\q0_reg[0]_i_2__184_0 ),
        .I1(\q0_reg[0]_i_2__184_4 ),
        .I2(\q0_reg[0]_i_2__184_1 ),
        .I3(\q0_reg[0]_i_2__184_2 ),
        .I4(\q0_reg[0]_i_2__184_3 ),
        .I5(\q0_reg[0]_i_2__184_5 ),
        .O(\q0[0]_i_5__186_n_3 ));
  LUT6 #(
    .INIT(64'h0015A0000000A000)) 
    \q0[0]_i_6__185 
       (.I0(\q0_reg[0]_i_2__184_0 ),
        .I1(\q0_reg[0]_i_2__184_2 ),
        .I2(\q0_reg[0]_i_2__184_1 ),
        .I3(\q0_reg[0]_i_2__184_4 ),
        .I4(\q0_reg[0]_i_2__184_3 ),
        .I5(\q0_reg[0]_i_2__184_5 ),
        .O(\q0[0]_i_6__185_n_3 ));
  LUT6 #(
    .INIT(64'h2100880010010105)) 
    \q0[0]_i_7__184 
       (.I0(\q0_reg[0]_i_2__184_0 ),
        .I1(\q0_reg[0]_i_2__184_1 ),
        .I2(\q0_reg[0]_i_2__184_5 ),
        .I3(\q0_reg[0]_i_2__184_4 ),
        .I4(\q0_reg[0]_i_2__184_2 ),
        .I5(\q0_reg[0]_i_2__184_3 ),
        .O(\q0[0]_i_7__184_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__184_n_3 ),
        .Q(p_ZL14storage_matrix_135_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__184 
       (.I0(\q0_reg[0]_i_2__184_n_3 ),
        .I1(\q0_reg[0]_i_3__184_n_3 ),
        .O(\q0_reg[0]_i_1__184_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__184 
       (.I0(\q0[0]_i_4__217_n_3 ),
        .I1(\q0[0]_i_5__186_n_3 ),
        .O(\q0_reg[0]_i_2__184_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__184 
       (.I0(\q0[0]_i_6__185_n_3 ),
        .I1(\q0[0]_i_7__184_n_3 ),
        .O(\q0_reg[0]_i_3__184_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R
   (p_ZL14storage_matrix_136_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__15_0 ,
    \q0_reg[0]_i_2__15_1 ,
    \q0_reg[0]_i_2__15_2 ,
    \q0_reg[0]_i_2__15_3 ,
    \q0_reg[0]_i_2__15_4 ,
    \q0_reg[0]_i_2__15_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_136_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__15_0 ;
  input \q0_reg[0]_i_2__15_1 ;
  input \q0_reg[0]_i_2__15_2 ;
  input \q0_reg[0]_i_2__15_3 ;
  input \q0_reg[0]_i_2__15_4 ;
  input \q0_reg[0]_i_2__15_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_136_q0;
  wire \q0[0]_i_4__15_n_3 ;
  wire \q0[0]_i_5__15_n_3 ;
  wire \q0[0]_i_6__15_n_3 ;
  wire \q0[0]_i_7__15_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__15_n_3 ;
  wire \q0_reg[0]_i_2__15_0 ;
  wire \q0_reg[0]_i_2__15_1 ;
  wire \q0_reg[0]_i_2__15_2 ;
  wire \q0_reg[0]_i_2__15_3 ;
  wire \q0_reg[0]_i_2__15_4 ;
  wire \q0_reg[0]_i_2__15_5 ;
  wire \q0_reg[0]_i_2__15_n_3 ;
  wire \q0_reg[0]_i_3__15_n_3 ;

  LUT6 #(
    .INIT(64'h0100028400100808)) 
    \q0[0]_i_4__15 
       (.I0(\q0_reg[0]_i_2__15_0 ),
        .I1(\q0_reg[0]_i_2__15_1 ),
        .I2(\q0_reg[0]_i_2__15_5 ),
        .I3(\q0_reg[0]_i_2__15_2 ),
        .I4(\q0_reg[0]_i_2__15_3 ),
        .I5(\q0_reg[0]_i_2__15_4 ),
        .O(\q0[0]_i_4__15_n_3 ));
  LUT6 #(
    .INIT(64'h0400001000000000)) 
    \q0[0]_i_5__15 
       (.I0(\q0_reg[0]_i_2__15_5 ),
        .I1(\q0_reg[0]_i_2__15_3 ),
        .I2(\q0_reg[0]_i_2__15_2 ),
        .I3(\q0_reg[0]_i_2__15_4 ),
        .I4(\q0_reg[0]_i_2__15_1 ),
        .I5(\q0_reg[0]_i_2__15_0 ),
        .O(\q0[0]_i_5__15_n_3 ));
  LUT6 #(
    .INIT(64'h0008024800511800)) 
    \q0[0]_i_6__15 
       (.I0(\q0_reg[0]_i_2__15_0 ),
        .I1(\q0_reg[0]_i_2__15_1 ),
        .I2(\q0_reg[0]_i_2__15_2 ),
        .I3(\q0_reg[0]_i_2__15_3 ),
        .I4(\q0_reg[0]_i_2__15_4 ),
        .I5(\q0_reg[0]_i_2__15_5 ),
        .O(\q0[0]_i_6__15_n_3 ));
  LUT6 #(
    .INIT(64'h0080248400000000)) 
    \q0[0]_i_7__15 
       (.I0(\q0_reg[0]_i_2__15_3 ),
        .I1(\q0_reg[0]_i_2__15_2 ),
        .I2(\q0_reg[0]_i_2__15_5 ),
        .I3(\q0_reg[0]_i_2__15_4 ),
        .I4(\q0_reg[0]_i_2__15_1 ),
        .I5(\q0_reg[0]_i_2__15_0 ),
        .O(\q0[0]_i_7__15_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__15_n_3 ),
        .Q(p_ZL14storage_matrix_136_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__15 
       (.I0(\q0_reg[0]_i_2__15_n_3 ),
        .I1(\q0_reg[0]_i_3__15_n_3 ),
        .O(\q0_reg[0]_i_1__15_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__15 
       (.I0(\q0[0]_i_4__15_n_3 ),
        .I1(\q0[0]_i_5__15_n_3 ),
        .O(\q0_reg[0]_i_2__15_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__15 
       (.I0(\q0[0]_i_6__15_n_3 ),
        .I1(\q0[0]_i_7__15_n_3 ),
        .O(\q0_reg[0]_i_3__15_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R
   (p_ZL14storage_matrix_137_q0,
    Q,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_137_q0;
  input [3:0]Q;
  input [1:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [3:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_137_q0;
  wire \q0[0]_i_1__5_n_3 ;
  wire \q0[0]_i_2__5_n_3 ;
  wire \q0[0]_i_3__4_n_3 ;
  wire \q0[0]_i_4__45_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;

  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \q0[0]_i_1__5 
       (.I0(\q0[0]_i_2__5_n_3 ),
        .I1(\q0[0]_i_3__4_n_3 ),
        .I2(Q[0]),
        .I3(\q0[0]_i_4__45_n_3 ),
        .I4(address0[1]),
        .O(\q0[0]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h0000400002000900)) 
    \q0[0]_i_2__5 
       (.I0(address0[0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 ),
        .I5(Q[3]),
        .O(\q0[0]_i_2__5_n_3 ));
  LUT6 #(
    .INIT(64'h0400000000200000)) 
    \q0[0]_i_3__4 
       (.I0(address0[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0_reg[0]_0 ),
        .I5(Q[2]),
        .O(\q0[0]_i_3__4_n_3 ));
  LUT6 #(
    .INIT(64'h1001000000000000)) 
    \q0[0]_i_4__45 
       (.I0(Q[2]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(address0[0]),
        .O(\q0[0]_i_4__45_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0[0]_i_1__5_n_3 ),
        .Q(p_ZL14storage_matrix_137_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R
   (p_ZL14storage_matrix_138_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__64_0 ,
    \q0_reg[0]_i_2__64_1 ,
    \q0_reg[0]_i_2__64_2 ,
    \q0_reg[0]_i_2__64_3 ,
    \q0_reg[0]_i_2__64_4 ,
    \q0_reg[0]_i_2__64_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_138_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__64_0 ;
  input \q0_reg[0]_i_2__64_1 ;
  input \q0_reg[0]_i_2__64_2 ;
  input \q0_reg[0]_i_2__64_3 ;
  input \q0_reg[0]_i_2__64_4 ;
  input \q0_reg[0]_i_2__64_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_138_q0;
  wire \q0[0]_i_4__72_n_3 ;
  wire \q0[0]_i_5__64_n_3 ;
  wire \q0[0]_i_6__64_n_3 ;
  wire \q0[0]_i_7__64_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__64_n_3 ;
  wire \q0_reg[0]_i_2__64_0 ;
  wire \q0_reg[0]_i_2__64_1 ;
  wire \q0_reg[0]_i_2__64_2 ;
  wire \q0_reg[0]_i_2__64_3 ;
  wire \q0_reg[0]_i_2__64_4 ;
  wire \q0_reg[0]_i_2__64_5 ;
  wire \q0_reg[0]_i_2__64_n_3 ;
  wire \q0_reg[0]_i_3__64_n_3 ;

  LUT6 #(
    .INIT(64'h0004000200000000)) 
    \q0[0]_i_4__72 
       (.I0(\q0_reg[0]_i_2__64_5 ),
        .I1(\q0_reg[0]_i_2__64_0 ),
        .I2(\q0_reg[0]_i_2__64_1 ),
        .I3(\q0_reg[0]_i_2__64_2 ),
        .I4(\q0_reg[0]_i_2__64_3 ),
        .I5(\q0_reg[0]_i_2__64_4 ),
        .O(\q0[0]_i_4__72_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040100100)) 
    \q0[0]_i_5__64 
       (.I0(\q0_reg[0]_i_2__64_0 ),
        .I1(\q0_reg[0]_i_2__64_1 ),
        .I2(\q0_reg[0]_i_2__64_2 ),
        .I3(\q0_reg[0]_i_2__64_3 ),
        .I4(\q0_reg[0]_i_2__64_4 ),
        .I5(\q0_reg[0]_i_2__64_5 ),
        .O(\q0[0]_i_5__64_n_3 ));
  LUT6 #(
    .INIT(64'h0000008000001000)) 
    \q0[0]_i_6__64 
       (.I0(\q0_reg[0]_i_2__64_5 ),
        .I1(\q0_reg[0]_i_2__64_0 ),
        .I2(\q0_reg[0]_i_2__64_1 ),
        .I3(\q0_reg[0]_i_2__64_2 ),
        .I4(\q0_reg[0]_i_2__64_3 ),
        .I5(\q0_reg[0]_i_2__64_4 ),
        .O(\q0[0]_i_6__64_n_3 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \q0[0]_i_7__64 
       (.I0(\q0_reg[0]_i_2__64_4 ),
        .I1(\q0_reg[0]_i_2__64_3 ),
        .I2(\q0_reg[0]_i_2__64_2 ),
        .I3(\q0_reg[0]_i_2__64_1 ),
        .I4(\q0_reg[0]_i_2__64_0 ),
        .I5(\q0_reg[0]_i_2__64_5 ),
        .O(\q0[0]_i_7__64_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__64_n_3 ),
        .Q(p_ZL14storage_matrix_138_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__64 
       (.I0(\q0_reg[0]_i_2__64_n_3 ),
        .I1(\q0_reg[0]_i_3__64_n_3 ),
        .O(\q0_reg[0]_i_1__64_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__64 
       (.I0(\q0[0]_i_4__72_n_3 ),
        .I1(\q0[0]_i_5__64_n_3 ),
        .O(\q0_reg[0]_i_2__64_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__64 
       (.I0(\q0[0]_i_6__64_n_3 ),
        .I1(\q0[0]_i_7__64_n_3 ),
        .O(\q0_reg[0]_i_3__64_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R
   (p_ZL14storage_matrix_139_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    address0,
    \q0_reg[0]_4 ,
    ap_clk);
  output p_ZL14storage_matrix_139_q0;
  input [1:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [1:0]address0;
  input [0:0]\q0_reg[0]_4 ;
  input ap_clk;

  wire [1:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_139_q0;
  wire \q0[0]_i_1__19_n_3 ;
  wire \q0[0]_i_2__18_n_3 ;
  wire \q0[0]_i_3__16_n_3 ;
  wire \q0[0]_i_4__102_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;

  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \q0[0]_i_1__19 
       (.I0(\q0[0]_i_2__18_n_3 ),
        .I1(\q0[0]_i_3__16_n_3 ),
        .I2(Q[0]),
        .I3(\q0[0]_i_4__102_n_3 ),
        .I4(\q0_reg[0]_0 ),
        .O(\q0[0]_i_1__19_n_3 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \q0[0]_i_2__18 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[1]),
        .I3(address0[0]),
        .I4(\q0_reg[0]_1 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_2__18_n_3 ));
  LUT6 #(
    .INIT(64'h0800008001220000)) 
    \q0[0]_i_3__16 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_1 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(\q0_reg[0]_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_3__16_n_3 ));
  LUT6 #(
    .INIT(64'h0000003448000080)) 
    \q0[0]_i_4__102 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_3 ),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(Q[1]),
        .O(\q0[0]_i_4__102_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_4 ),
        .D(\q0[0]_i_1__19_n_3 ),
        .Q(p_ZL14storage_matrix_139_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R
   (p_ZL14storage_matrix_13_q0,
    Q,
    \q0_reg[0]_i_3__124_0 ,
    \q0_reg[0]_i_3__124_1 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_13_q0;
  input [5:0]Q;
  input \q0_reg[0]_i_3__124_0 ;
  input \q0_reg[0]_i_3__124_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_13_q0;
  wire \q0[0]_i_4__142_n_3 ;
  wire \q0[0]_i_5__125_n_3 ;
  wire \q0[0]_i_6__125_n_3 ;
  wire \q0[0]_i_7__124_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__124_n_3 ;
  wire \q0_reg[0]_i_2__124_n_3 ;
  wire \q0_reg[0]_i_3__124_0 ;
  wire \q0_reg[0]_i_3__124_1 ;
  wire \q0_reg[0]_i_3__124_n_3 ;

  LUT6 #(
    .INIT(64'h0000400204000001)) 
    \q0[0]_i_4__142 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__124_0 ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\q0_reg[0]_i_3__124_1 ),
        .O(\q0[0]_i_4__142_n_3 ));
  LUT6 #(
    .INIT(64'h4200200800000000)) 
    \q0[0]_i_5__125 
       (.I0(\q0_reg[0]_i_3__124_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\q0_reg[0]_i_3__124_1 ),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\q0[0]_i_5__125_n_3 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \q0[0]_i_6__125 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__124_0 ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\q0_reg[0]_i_3__124_1 ),
        .I5(Q[3]),
        .O(\q0[0]_i_6__125_n_3 ));
  LUT6 #(
    .INIT(64'h0400000158000084)) 
    \q0[0]_i_7__124 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__124_1 ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\q0_reg[0]_i_3__124_0 ),
        .O(\q0[0]_i_7__124_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__124_n_3 ),
        .Q(p_ZL14storage_matrix_13_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__124 
       (.I0(\q0_reg[0]_i_2__124_n_3 ),
        .I1(\q0_reg[0]_i_3__124_n_3 ),
        .O(\q0_reg[0]_i_1__124_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_2__124 
       (.I0(\q0[0]_i_4__142_n_3 ),
        .I1(\q0[0]_i_5__125_n_3 ),
        .O(\q0_reg[0]_i_2__124_n_3 ),
        .S(Q[2]));
  MUXF7 \q0_reg[0]_i_3__124 
       (.I0(\q0[0]_i_6__125_n_3 ),
        .I1(\q0[0]_i_7__124_n_3 ),
        .O(\q0_reg[0]_i_3__124_n_3 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R
   (p_ZL14storage_matrix_140_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__110_0 ,
    \q0_reg[0]_i_2__110_1 ,
    \q0_reg[0]_i_2__110_2 ,
    \q0_reg[0]_i_2__110_3 ,
    \q0_reg[0]_i_2__110_4 ,
    \q0_reg[0]_i_2__110_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_140_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__110_0 ;
  input \q0_reg[0]_i_2__110_1 ;
  input \q0_reg[0]_i_2__110_2 ;
  input \q0_reg[0]_i_2__110_3 ;
  input \q0_reg[0]_i_2__110_4 ;
  input \q0_reg[0]_i_2__110_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_140_q0;
  wire \q0[0]_i_4__126_n_3 ;
  wire \q0[0]_i_5__111_n_3 ;
  wire \q0[0]_i_6__111_n_3 ;
  wire \q0[0]_i_7__110_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__110_n_3 ;
  wire \q0_reg[0]_i_2__110_0 ;
  wire \q0_reg[0]_i_2__110_1 ;
  wire \q0_reg[0]_i_2__110_2 ;
  wire \q0_reg[0]_i_2__110_3 ;
  wire \q0_reg[0]_i_2__110_4 ;
  wire \q0_reg[0]_i_2__110_5 ;
  wire \q0_reg[0]_i_2__110_n_3 ;
  wire \q0_reg[0]_i_3__110_n_3 ;

  LUT6 #(
    .INIT(64'h0000008010004000)) 
    \q0[0]_i_4__126 
       (.I0(\q0_reg[0]_i_2__110_5 ),
        .I1(\q0_reg[0]_i_2__110_1 ),
        .I2(\q0_reg[0]_i_2__110_3 ),
        .I3(\q0_reg[0]_i_2__110_2 ),
        .I4(\q0_reg[0]_i_2__110_4 ),
        .I5(\q0_reg[0]_i_2__110_0 ),
        .O(\q0[0]_i_4__126_n_3 ));
  LUT6 #(
    .INIT(64'h0000202000020400)) 
    \q0[0]_i_5__111 
       (.I0(\q0_reg[0]_i_2__110_5 ),
        .I1(\q0_reg[0]_i_2__110_4 ),
        .I2(\q0_reg[0]_i_2__110_2 ),
        .I3(\q0_reg[0]_i_2__110_3 ),
        .I4(\q0_reg[0]_i_2__110_1 ),
        .I5(\q0_reg[0]_i_2__110_0 ),
        .O(\q0[0]_i_5__111_n_3 ));
  LUT6 #(
    .INIT(64'h1400000000200000)) 
    \q0[0]_i_6__111 
       (.I0(\q0_reg[0]_i_2__110_5 ),
        .I1(\q0_reg[0]_i_2__110_0 ),
        .I2(\q0_reg[0]_i_2__110_1 ),
        .I3(\q0_reg[0]_i_2__110_3 ),
        .I4(\q0_reg[0]_i_2__110_2 ),
        .I5(\q0_reg[0]_i_2__110_4 ),
        .O(\q0[0]_i_6__111_n_3 ));
  LUT6 #(
    .INIT(64'h8008000000000000)) 
    \q0[0]_i_7__110 
       (.I0(\q0_reg[0]_i_2__110_0 ),
        .I1(\q0_reg[0]_i_2__110_1 ),
        .I2(\q0_reg[0]_i_2__110_2 ),
        .I3(\q0_reg[0]_i_2__110_3 ),
        .I4(\q0_reg[0]_i_2__110_4 ),
        .I5(\q0_reg[0]_i_2__110_5 ),
        .O(\q0[0]_i_7__110_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__110_n_3 ),
        .Q(p_ZL14storage_matrix_140_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__110 
       (.I0(\q0_reg[0]_i_2__110_n_3 ),
        .I1(\q0_reg[0]_i_3__110_n_3 ),
        .O(\q0_reg[0]_i_1__110_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__110 
       (.I0(\q0[0]_i_4__126_n_3 ),
        .I1(\q0[0]_i_5__111_n_3 ),
        .O(\q0_reg[0]_i_2__110_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__110 
       (.I0(\q0[0]_i_6__111_n_3 ),
        .I1(\q0[0]_i_7__110_n_3 ),
        .O(\q0_reg[0]_i_3__110_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [1:0]address0;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [0:0]\q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__38_n_3 ;
  wire \q0[0]_i_2__37_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT6 #(
    .INIT(64'h8000008A00000000)) 
    \q0[0]_i_1__38 
       (.I0(\q0[0]_i_2__37_n_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_1__38_n_3 ));
  LUT6 #(
    .INIT(64'hD0000000000F2000)) 
    \q0[0]_i_2__37 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0_reg[0]_5 ),
        .I5(\q0_reg[0]_6 ),
        .O(\q0[0]_i_2__37_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__38_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R
   (p_ZL14storage_matrix_142_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__160_0 ,
    \q0_reg[0]_i_2__160_1 ,
    Q,
    \q0_reg[0]_i_2__160_2 ,
    \q0_reg[0]_i_2__160_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_142_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__160_0 ;
  input \q0_reg[0]_i_2__160_1 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__160_2 ;
  input \q0_reg[0]_i_2__160_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_142_q0;
  wire \q0[0]_i_4__189_n_3 ;
  wire \q0[0]_i_5__161_n_3 ;
  wire \q0[0]_i_6__161_n_3 ;
  wire \q0[0]_i_7__160_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__160_n_3 ;
  wire \q0_reg[0]_i_2__160_0 ;
  wire \q0_reg[0]_i_2__160_1 ;
  wire \q0_reg[0]_i_2__160_2 ;
  wire \q0_reg[0]_i_2__160_3 ;
  wire \q0_reg[0]_i_2__160_n_3 ;
  wire \q0_reg[0]_i_3__160_n_3 ;

  LUT6 #(
    .INIT(64'h0050100800200002)) 
    \q0[0]_i_4__189 
       (.I0(\q0_reg[0]_i_2__160_0 ),
        .I1(\q0_reg[0]_i_2__160_1 ),
        .I2(Q[0]),
        .I3(\q0_reg[0]_i_2__160_2 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__160_3 ),
        .O(\q0[0]_i_4__189_n_3 ));
  LUT6 #(
    .INIT(64'h3100204005000401)) 
    \q0[0]_i_5__161 
       (.I0(\q0_reg[0]_i_2__160_0 ),
        .I1(\q0_reg[0]_i_2__160_1 ),
        .I2(\q0_reg[0]_i_2__160_3 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__160_2 ),
        .O(\q0[0]_i_5__161_n_3 ));
  LUT6 #(
    .INIT(64'h2000000400000000)) 
    \q0[0]_i_6__161 
       (.I0(\q0_reg[0]_i_2__160_0 ),
        .I1(\q0_reg[0]_i_2__160_3 ),
        .I2(\q0_reg[0]_i_2__160_2 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__160_1 ),
        .O(\q0[0]_i_6__161_n_3 ));
  LUT6 #(
    .INIT(64'h0088081000800060)) 
    \q0[0]_i_7__160 
       (.I0(\q0_reg[0]_i_2__160_0 ),
        .I1(\q0_reg[0]_i_2__160_1 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__160_2 ),
        .I5(\q0_reg[0]_i_2__160_3 ),
        .O(\q0[0]_i_7__160_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__160_n_3 ),
        .Q(p_ZL14storage_matrix_142_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__160 
       (.I0(\q0_reg[0]_i_2__160_n_3 ),
        .I1(\q0_reg[0]_i_3__160_n_3 ),
        .O(\q0_reg[0]_i_1__160_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__160 
       (.I0(\q0[0]_i_4__189_n_3 ),
        .I1(\q0[0]_i_5__161_n_3 ),
        .O(\q0_reg[0]_i_2__160_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__160 
       (.I0(\q0[0]_i_6__161_n_3 ),
        .I1(\q0[0]_i_7__160_n_3 ),
        .O(\q0_reg[0]_i_3__160_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R
   (p_ZL14storage_matrix_143_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__185_0 ,
    \q0_reg[0]_i_2__185_1 ,
    \q0_reg[0]_i_2__185_2 ,
    \q0_reg[0]_i_2__185_3 ,
    \q0_reg[0]_i_2__185_4 ,
    \q0_reg[0]_i_2__185_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_143_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__185_0 ;
  input \q0_reg[0]_i_2__185_1 ;
  input \q0_reg[0]_i_2__185_2 ;
  input \q0_reg[0]_i_2__185_3 ;
  input \q0_reg[0]_i_2__185_4 ;
  input \q0_reg[0]_i_2__185_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_143_q0;
  wire \q0[0]_i_4__218_n_3 ;
  wire \q0[0]_i_5__187_n_3 ;
  wire \q0[0]_i_6__186_n_3 ;
  wire \q0[0]_i_7__185_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__185_n_3 ;
  wire \q0_reg[0]_i_2__185_0 ;
  wire \q0_reg[0]_i_2__185_1 ;
  wire \q0_reg[0]_i_2__185_2 ;
  wire \q0_reg[0]_i_2__185_3 ;
  wire \q0_reg[0]_i_2__185_4 ;
  wire \q0_reg[0]_i_2__185_5 ;
  wire \q0_reg[0]_i_2__185_n_3 ;
  wire \q0_reg[0]_i_3__185_n_3 ;

  LUT6 #(
    .INIT(64'h0120300000140000)) 
    \q0[0]_i_4__218 
       (.I0(\q0_reg[0]_i_2__185_0 ),
        .I1(\q0_reg[0]_i_2__185_1 ),
        .I2(\q0_reg[0]_i_2__185_5 ),
        .I3(\q0_reg[0]_i_2__185_4 ),
        .I4(\q0_reg[0]_i_2__185_2 ),
        .I5(\q0_reg[0]_i_2__185_3 ),
        .O(\q0[0]_i_4__218_n_3 ));
  LUT6 #(
    .INIT(64'h8400000866189000)) 
    \q0[0]_i_5__187 
       (.I0(\q0_reg[0]_i_2__185_0 ),
        .I1(\q0_reg[0]_i_2__185_1 ),
        .I2(\q0_reg[0]_i_2__185_4 ),
        .I3(\q0_reg[0]_i_2__185_2 ),
        .I4(\q0_reg[0]_i_2__185_3 ),
        .I5(\q0_reg[0]_i_2__185_5 ),
        .O(\q0[0]_i_5__187_n_3 ));
  LUT6 #(
    .INIT(64'h0045A08000000010)) 
    \q0[0]_i_6__186 
       (.I0(\q0_reg[0]_i_2__185_0 ),
        .I1(\q0_reg[0]_i_2__185_3 ),
        .I2(\q0_reg[0]_i_2__185_1 ),
        .I3(\q0_reg[0]_i_2__185_2 ),
        .I4(\q0_reg[0]_i_2__185_4 ),
        .I5(\q0_reg[0]_i_2__185_5 ),
        .O(\q0[0]_i_6__186_n_3 ));
  LUT6 #(
    .INIT(64'h0800080018120150)) 
    \q0[0]_i_7__185 
       (.I0(\q0_reg[0]_i_2__185_0 ),
        .I1(\q0_reg[0]_i_2__185_1 ),
        .I2(\q0_reg[0]_i_2__185_2 ),
        .I3(\q0_reg[0]_i_2__185_3 ),
        .I4(\q0_reg[0]_i_2__185_4 ),
        .I5(\q0_reg[0]_i_2__185_5 ),
        .O(\q0[0]_i_7__185_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__185_n_3 ),
        .Q(p_ZL14storage_matrix_143_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__185 
       (.I0(\q0_reg[0]_i_2__185_n_3 ),
        .I1(\q0_reg[0]_i_3__185_n_3 ),
        .O(\q0_reg[0]_i_1__185_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__185 
       (.I0(\q0[0]_i_4__218_n_3 ),
        .I1(\q0[0]_i_5__187_n_3 ),
        .O(\q0_reg[0]_i_2__185_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__185 
       (.I0(\q0[0]_i_6__186_n_3 ),
        .I1(\q0[0]_i_7__185_n_3 ),
        .O(\q0_reg[0]_i_3__185_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R
   (p_ZL14storage_matrix_144_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__16_0 ,
    \q0_reg[0]_i_3__16_1 ,
    \q0_reg[0]_i_3__16_2 ,
    \q0_reg[0]_i_3__16_3 ,
    \q0_reg[0]_i_3__16_4 ,
    \q0_reg[0]_i_3__16_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_144_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__16_0 ;
  input \q0_reg[0]_i_3__16_1 ;
  input \q0_reg[0]_i_3__16_2 ;
  input \q0_reg[0]_i_3__16_3 ;
  input \q0_reg[0]_i_3__16_4 ;
  input \q0_reg[0]_i_3__16_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_144_q0;
  wire \q0[0]_i_4__16_n_3 ;
  wire \q0[0]_i_5__16_n_3 ;
  wire \q0[0]_i_6__16_n_3 ;
  wire \q0[0]_i_7__16_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__16_n_3 ;
  wire \q0_reg[0]_i_2__16_n_3 ;
  wire \q0_reg[0]_i_3__16_0 ;
  wire \q0_reg[0]_i_3__16_1 ;
  wire \q0_reg[0]_i_3__16_2 ;
  wire \q0_reg[0]_i_3__16_3 ;
  wire \q0_reg[0]_i_3__16_4 ;
  wire \q0_reg[0]_i_3__16_5 ;
  wire \q0_reg[0]_i_3__16_n_3 ;

  LUT6 #(
    .INIT(64'h1500400020000082)) 
    \q0[0]_i_4__16 
       (.I0(\q0_reg[0]_i_3__16_0 ),
        .I1(\q0_reg[0]_i_3__16_2 ),
        .I2(\q0_reg[0]_i_3__16_1 ),
        .I3(\q0_reg[0]_i_3__16_4 ),
        .I4(\q0_reg[0]_i_3__16_5 ),
        .I5(\q0_reg[0]_i_3__16_3 ),
        .O(\q0[0]_i_4__16_n_3 ));
  LUT6 #(
    .INIT(64'h0080800008000142)) 
    \q0[0]_i_5__16 
       (.I0(\q0_reg[0]_i_3__16_0 ),
        .I1(\q0_reg[0]_i_3__16_1 ),
        .I2(\q0_reg[0]_i_3__16_3 ),
        .I3(\q0_reg[0]_i_3__16_5 ),
        .I4(\q0_reg[0]_i_3__16_4 ),
        .I5(\q0_reg[0]_i_3__16_2 ),
        .O(\q0[0]_i_5__16_n_3 ));
  LUT6 #(
    .INIT(64'h1500040004893100)) 
    \q0[0]_i_6__16 
       (.I0(\q0_reg[0]_i_3__16_0 ),
        .I1(\q0_reg[0]_i_3__16_1 ),
        .I2(\q0_reg[0]_i_3__16_2 ),
        .I3(\q0_reg[0]_i_3__16_3 ),
        .I4(\q0_reg[0]_i_3__16_4 ),
        .I5(\q0_reg[0]_i_3__16_5 ),
        .O(\q0[0]_i_6__16_n_3 ));
  LUT6 #(
    .INIT(64'h0410C00000000000)) 
    \q0[0]_i_7__16 
       (.I0(\q0_reg[0]_i_3__16_0 ),
        .I1(\q0_reg[0]_i_3__16_3 ),
        .I2(\q0_reg[0]_i_3__16_5 ),
        .I3(\q0_reg[0]_i_3__16_4 ),
        .I4(\q0_reg[0]_i_3__16_2 ),
        .I5(\q0_reg[0]_i_3__16_1 ),
        .O(\q0[0]_i_7__16_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__16_n_3 ),
        .Q(p_ZL14storage_matrix_144_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__16 
       (.I0(\q0_reg[0]_i_2__16_n_3 ),
        .I1(\q0_reg[0]_i_3__16_n_3 ),
        .O(\q0_reg[0]_i_1__16_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__16 
       (.I0(\q0[0]_i_4__16_n_3 ),
        .I1(\q0[0]_i_5__16_n_3 ),
        .O(\q0_reg[0]_i_2__16_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__16 
       (.I0(\q0[0]_i_6__16_n_3 ),
        .I1(\q0[0]_i_7__16_n_3 ),
        .O(\q0_reg[0]_i_3__16_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R
   (p_ZL14storage_matrix_145_q0,
    Q,
    \q0_reg[0]_i_3__42_0 ,
    \q0_reg[0]_i_3__42_1 ,
    \q0_reg[0]_i_3__42_2 ,
    \q0_reg[0]_i_3__42_3 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_145_q0;
  input [3:0]Q;
  input \q0_reg[0]_i_3__42_0 ;
  input \q0_reg[0]_i_3__42_1 ;
  input \q0_reg[0]_i_3__42_2 ;
  input \q0_reg[0]_i_3__42_3 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_145_q0;
  wire \q0[0]_i_4__46_n_3 ;
  wire \q0[0]_i_5__42_n_3 ;
  wire \q0[0]_i_6__42_n_3 ;
  wire \q0[0]_i_7__42_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__42_n_3 ;
  wire \q0_reg[0]_i_2__42_n_3 ;
  wire \q0_reg[0]_i_3__42_0 ;
  wire \q0_reg[0]_i_3__42_1 ;
  wire \q0_reg[0]_i_3__42_2 ;
  wire \q0_reg[0]_i_3__42_3 ;
  wire \q0_reg[0]_i_3__42_n_3 ;

  LUT6 #(
    .INIT(64'h0418281000028000)) 
    \q0[0]_i_4__46 
       (.I0(\q0_reg[0]_i_3__42_0 ),
        .I1(\q0_reg[0]_i_3__42_1 ),
        .I2(Q[2]),
        .I3(\q0_reg[0]_i_3__42_2 ),
        .I4(\q0_reg[0]_i_3__42_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__46_n_3 ));
  LUT6 #(
    .INIT(64'h0080040000C00104)) 
    \q0[0]_i_5__42 
       (.I0(\q0_reg[0]_i_3__42_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__42_3 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__42_1 ),
        .I5(\q0_reg[0]_i_3__42_2 ),
        .O(\q0[0]_i_5__42_n_3 ));
  LUT6 #(
    .INIT(64'h0080000030000040)) 
    \q0[0]_i_6__42 
       (.I0(\q0_reg[0]_i_3__42_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__42_3 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__42_1 ),
        .I5(\q0_reg[0]_i_3__42_2 ),
        .O(\q0[0]_i_6__42_n_3 ));
  LUT6 #(
    .INIT(64'h0220000000010040)) 
    \q0[0]_i_7__42 
       (.I0(\q0_reg[0]_i_3__42_0 ),
        .I1(\q0_reg[0]_i_3__42_3 ),
        .I2(\q0_reg[0]_i_3__42_1 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__42_2 ),
        .I5(Q[1]),
        .O(\q0[0]_i_7__42_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__42_n_3 ),
        .Q(p_ZL14storage_matrix_145_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__42 
       (.I0(\q0_reg[0]_i_2__42_n_3 ),
        .I1(\q0_reg[0]_i_3__42_n_3 ),
        .O(\q0_reg[0]_i_1__42_n_3 ),
        .S(Q[3]));
  MUXF7 \q0_reg[0]_i_2__42 
       (.I0(\q0[0]_i_4__46_n_3 ),
        .I1(\q0[0]_i_5__42_n_3 ),
        .O(\q0_reg[0]_i_2__42_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__42 
       (.I0(\q0[0]_i_6__42_n_3 ),
        .I1(\q0[0]_i_7__42_n_3 ),
        .O(\q0_reg[0]_i_3__42_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R
   (p_ZL14storage_matrix_146_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__65_0 ,
    \q0_reg[0]_i_3__65_1 ,
    \q0_reg[0]_i_3__65_2 ,
    \q0_reg[0]_i_3__65_3 ,
    \q0_reg[0]_i_3__65_4 ,
    \q0_reg[0]_i_3__65_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_146_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__65_0 ;
  input \q0_reg[0]_i_3__65_1 ;
  input \q0_reg[0]_i_3__65_2 ;
  input \q0_reg[0]_i_3__65_3 ;
  input \q0_reg[0]_i_3__65_4 ;
  input \q0_reg[0]_i_3__65_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_146_q0;
  wire \q0[0]_i_4__73_n_3 ;
  wire \q0[0]_i_5__65_n_3 ;
  wire \q0[0]_i_6__65_n_3 ;
  wire \q0[0]_i_7__65_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__65_n_3 ;
  wire \q0_reg[0]_i_2__65_n_3 ;
  wire \q0_reg[0]_i_3__65_0 ;
  wire \q0_reg[0]_i_3__65_1 ;
  wire \q0_reg[0]_i_3__65_2 ;
  wire \q0_reg[0]_i_3__65_3 ;
  wire \q0_reg[0]_i_3__65_4 ;
  wire \q0_reg[0]_i_3__65_5 ;
  wire \q0_reg[0]_i_3__65_n_3 ;

  LUT6 #(
    .INIT(64'h8088040401000000)) 
    \q0[0]_i_4__73 
       (.I0(\q0_reg[0]_i_3__65_0 ),
        .I1(\q0_reg[0]_i_3__65_1 ),
        .I2(\q0_reg[0]_i_3__65_2 ),
        .I3(\q0_reg[0]_i_3__65_3 ),
        .I4(\q0_reg[0]_i_3__65_4 ),
        .I5(\q0_reg[0]_i_3__65_5 ),
        .O(\q0[0]_i_4__73_n_3 ));
  LUT6 #(
    .INIT(64'h2003400010020060)) 
    \q0[0]_i_5__65 
       (.I0(\q0_reg[0]_i_3__65_0 ),
        .I1(\q0_reg[0]_i_3__65_1 ),
        .I2(\q0_reg[0]_i_3__65_5 ),
        .I3(\q0_reg[0]_i_3__65_3 ),
        .I4(\q0_reg[0]_i_3__65_4 ),
        .I5(\q0_reg[0]_i_3__65_2 ),
        .O(\q0[0]_i_5__65_n_3 ));
  LUT6 #(
    .INIT(64'h0001200440000014)) 
    \q0[0]_i_6__65 
       (.I0(\q0_reg[0]_i_3__65_0 ),
        .I1(\q0_reg[0]_i_3__65_1 ),
        .I2(\q0_reg[0]_i_3__65_5 ),
        .I3(\q0_reg[0]_i_3__65_4 ),
        .I4(\q0_reg[0]_i_3__65_3 ),
        .I5(\q0_reg[0]_i_3__65_2 ),
        .O(\q0[0]_i_6__65_n_3 ));
  LUT6 #(
    .INIT(64'h8005022200100000)) 
    \q0[0]_i_7__65 
       (.I0(\q0_reg[0]_i_3__65_0 ),
        .I1(\q0_reg[0]_i_3__65_3 ),
        .I2(\q0_reg[0]_i_3__65_1 ),
        .I3(\q0_reg[0]_i_3__65_4 ),
        .I4(\q0_reg[0]_i_3__65_2 ),
        .I5(\q0_reg[0]_i_3__65_5 ),
        .O(\q0[0]_i_7__65_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__65_n_3 ),
        .Q(p_ZL14storage_matrix_146_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__65 
       (.I0(\q0_reg[0]_i_2__65_n_3 ),
        .I1(\q0_reg[0]_i_3__65_n_3 ),
        .O(\q0_reg[0]_i_1__65_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__65 
       (.I0(\q0[0]_i_4__73_n_3 ),
        .I1(\q0[0]_i_5__65_n_3 ),
        .O(\q0_reg[0]_i_2__65_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__65 
       (.I0(\q0[0]_i_6__65_n_3 ),
        .I1(\q0[0]_i_7__65_n_3 ),
        .O(\q0_reg[0]_i_3__65_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R
   (p_ZL14storage_matrix_147_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__92_0 ,
    \q0_reg[0]_i_2__92_1 ,
    \q0_reg[0]_i_2__92_2 ,
    \q0_reg[0]_i_2__92_3 ,
    \q0_reg[0]_i_2__92_4 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_147_q0;
  input \q0_reg[0]_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__92_0 ;
  input \q0_reg[0]_i_2__92_1 ;
  input \q0_reg[0]_i_2__92_2 ;
  input \q0_reg[0]_i_2__92_3 ;
  input \q0_reg[0]_i_2__92_4 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_147_q0;
  wire \q0[0]_i_4__103_n_3 ;
  wire \q0[0]_i_5__92_n_3 ;
  wire \q0[0]_i_6__92_n_3 ;
  wire \q0[0]_i_7__92_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__92_n_3 ;
  wire \q0_reg[0]_i_2__92_0 ;
  wire \q0_reg[0]_i_2__92_1 ;
  wire \q0_reg[0]_i_2__92_2 ;
  wire \q0_reg[0]_i_2__92_3 ;
  wire \q0_reg[0]_i_2__92_4 ;
  wire \q0_reg[0]_i_2__92_n_3 ;
  wire \q0_reg[0]_i_3__92_n_3 ;

  LUT6 #(
    .INIT(64'hC000001000200000)) 
    \q0[0]_i_4__103 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__92_0 ),
        .I2(\q0_reg[0]_i_2__92_1 ),
        .I3(\q0_reg[0]_i_2__92_2 ),
        .I4(\q0_reg[0]_i_2__92_3 ),
        .I5(\q0_reg[0]_i_2__92_4 ),
        .O(\q0[0]_i_4__103_n_3 ));
  LUT6 #(
    .INIT(64'h000A808000021002)) 
    \q0[0]_i_5__92 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__92_3 ),
        .I2(\q0_reg[0]_i_2__92_2 ),
        .I3(\q0_reg[0]_i_2__92_1 ),
        .I4(\q0_reg[0]_i_2__92_0 ),
        .I5(\q0_reg[0]_i_2__92_4 ),
        .O(\q0[0]_i_5__92_n_3 ));
  LUT6 #(
    .INIT(64'h0008080800000000)) 
    \q0[0]_i_6__92 
       (.I0(\q0_reg[0]_i_2__92_0 ),
        .I1(\q0_reg[0]_i_2__92_2 ),
        .I2(\q0_reg[0]_i_2__92_1 ),
        .I3(\q0_reg[0]_i_2__92_4 ),
        .I4(\q0_reg[0]_i_2__92_3 ),
        .I5(Q[0]),
        .O(\q0[0]_i_6__92_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020020000)) 
    \q0[0]_i_7__92 
       (.I0(\q0_reg[0]_i_2__92_4 ),
        .I1(\q0_reg[0]_i_2__92_2 ),
        .I2(\q0_reg[0]_i_2__92_1 ),
        .I3(\q0_reg[0]_i_2__92_0 ),
        .I4(\q0_reg[0]_i_2__92_3 ),
        .I5(Q[0]),
        .O(\q0[0]_i_7__92_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__92_n_3 ),
        .Q(p_ZL14storage_matrix_147_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__92 
       (.I0(\q0_reg[0]_i_2__92_n_3 ),
        .I1(\q0_reg[0]_i_3__92_n_3 ),
        .O(\q0_reg[0]_i_1__92_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__92 
       (.I0(\q0[0]_i_4__103_n_3 ),
        .I1(\q0[0]_i_5__92_n_3 ),
        .O(\q0_reg[0]_i_2__92_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__92 
       (.I0(\q0[0]_i_6__92_n_3 ),
        .I1(\q0[0]_i_7__92_n_3 ),
        .O(\q0_reg[0]_i_3__92_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R
   (p_ZL14storage_matrix_148_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__111_0 ,
    Q,
    \q0_reg[0]_i_3__111_1 ,
    \q0_reg[0]_i_3__111_2 ,
    \q0_reg[0]_i_3__111_3 ,
    \q0_reg[0]_i_3__111_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_148_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__111_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__111_1 ;
  input \q0_reg[0]_i_3__111_2 ;
  input \q0_reg[0]_i_3__111_3 ;
  input \q0_reg[0]_i_3__111_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_148_q0;
  wire \q0[0]_i_4__127_n_3 ;
  wire \q0[0]_i_5__112_n_3 ;
  wire \q0[0]_i_6__112_n_3 ;
  wire \q0[0]_i_7__111_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__111_n_3 ;
  wire \q0_reg[0]_i_2__111_n_3 ;
  wire \q0_reg[0]_i_3__111_0 ;
  wire \q0_reg[0]_i_3__111_1 ;
  wire \q0_reg[0]_i_3__111_2 ;
  wire \q0_reg[0]_i_3__111_3 ;
  wire \q0_reg[0]_i_3__111_4 ;
  wire \q0_reg[0]_i_3__111_n_3 ;

  LUT6 #(
    .INIT(64'h0080040000008080)) 
    \q0[0]_i_4__127 
       (.I0(\q0_reg[0]_i_3__111_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_3__111_1 ),
        .I3(\q0_reg[0]_i_3__111_2 ),
        .I4(\q0_reg[0]_i_3__111_3 ),
        .I5(\q0_reg[0]_i_3__111_4 ),
        .O(\q0[0]_i_4__127_n_3 ));
  LUT6 #(
    .INIT(64'h2240000102200800)) 
    \q0[0]_i_5__112 
       (.I0(\q0_reg[0]_i_3__111_0 ),
        .I1(\q0_reg[0]_i_3__111_3 ),
        .I2(\q0_reg[0]_i_3__111_2 ),
        .I3(\q0_reg[0]_i_3__111_1 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_3__111_4 ),
        .O(\q0[0]_i_5__112_n_3 ));
  LUT6 #(
    .INIT(64'h0000001002135040)) 
    \q0[0]_i_6__112 
       (.I0(\q0_reg[0]_i_3__111_0 ),
        .I1(\q0_reg[0]_i_3__111_4 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_3__111_1 ),
        .I4(\q0_reg[0]_i_3__111_2 ),
        .I5(\q0_reg[0]_i_3__111_3 ),
        .O(\q0[0]_i_6__112_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000400840)) 
    \q0[0]_i_7__111 
       (.I0(\q0_reg[0]_i_3__111_3 ),
        .I1(\q0_reg[0]_i_3__111_2 ),
        .I2(\q0_reg[0]_i_3__111_1 ),
        .I3(\q0_reg[0]_i_3__111_4 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_3__111_0 ),
        .O(\q0[0]_i_7__111_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__111_n_3 ),
        .Q(p_ZL14storage_matrix_148_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__111 
       (.I0(\q0_reg[0]_i_2__111_n_3 ),
        .I1(\q0_reg[0]_i_3__111_n_3 ),
        .O(\q0_reg[0]_i_1__111_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__111 
       (.I0(\q0[0]_i_4__127_n_3 ),
        .I1(\q0[0]_i_5__112_n_3 ),
        .O(\q0_reg[0]_i_2__111_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__111 
       (.I0(\q0[0]_i_6__112_n_3 ),
        .I1(\q0[0]_i_7__111_n_3 ),
        .O(\q0_reg[0]_i_3__111_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R
   (p_ZL14storage_matrix_149_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_149_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_1 ;
  input [1:0]address0;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_149_q0;
  wire \q0[0]_i_1__39_n_3 ;
  wire \q0[0]_i_2__38_n_3 ;
  wire \q0[0]_i_3__33_n_3 ;
  wire \q0[0]_i_4__158_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hB833B800)) 
    \q0[0]_i_1__39 
       (.I0(\q0[0]_i_2__38_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0[0]_i_3__33_n_3 ),
        .I3(Q),
        .I4(\q0[0]_i_4__158_n_3 ),
        .O(\q0[0]_i_1__39_n_3 ));
  LUT6 #(
    .INIT(64'h0200000010200804)) 
    \q0[0]_i_2__38 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_1 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_3 ),
        .I5(address0[1]),
        .O(\q0[0]_i_2__38_n_3 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \q0[0]_i_3__33 
       (.I0(\q0_reg[0]_1 ),
        .I1(address0[0]),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_3 ),
        .I4(address0[1]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_3__33_n_3 ));
  LUT6 #(
    .INIT(64'h1000000000002000)) 
    \q0[0]_i_4__158 
       (.I0(\q0_reg[0]_4 ),
        .I1(address0[1]),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_2 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_1 ),
        .O(\q0[0]_i_4__158_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__39_n_3 ),
        .Q(p_ZL14storage_matrix_149_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R
   (p_ZL14storage_matrix_14_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__148_0 ,
    \q0_reg[0]_i_3__148_1 ,
    \q0_reg[0]_i_3__148_2 ,
    \q0_reg[0]_i_3__148_3 ,
    \q0_reg[0]_i_3__148_4 ,
    \q0_reg[0]_i_3__148_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_14_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__148_0 ;
  input \q0_reg[0]_i_3__148_1 ;
  input \q0_reg[0]_i_3__148_2 ;
  input \q0_reg[0]_i_3__148_3 ;
  input \q0_reg[0]_i_3__148_4 ;
  input \q0_reg[0]_i_3__148_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_14_q0;
  wire \q0[0]_i_4__173_n_3 ;
  wire \q0[0]_i_5__149_n_3 ;
  wire \q0[0]_i_6__149_n_3 ;
  wire \q0[0]_i_7__148_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__148_n_3 ;
  wire \q0_reg[0]_i_2__148_n_3 ;
  wire \q0_reg[0]_i_3__148_0 ;
  wire \q0_reg[0]_i_3__148_1 ;
  wire \q0_reg[0]_i_3__148_2 ;
  wire \q0_reg[0]_i_3__148_3 ;
  wire \q0_reg[0]_i_3__148_4 ;
  wire \q0_reg[0]_i_3__148_5 ;
  wire \q0_reg[0]_i_3__148_n_3 ;

  LUT6 #(
    .INIT(64'h8000308F00800000)) 
    \q0[0]_i_4__173 
       (.I0(\q0_reg[0]_i_3__148_5 ),
        .I1(\q0_reg[0]_i_3__148_2 ),
        .I2(\q0_reg[0]_i_3__148_0 ),
        .I3(\q0_reg[0]_i_3__148_3 ),
        .I4(\q0_reg[0]_i_3__148_4 ),
        .I5(\q0_reg[0]_i_3__148_1 ),
        .O(\q0[0]_i_4__173_n_3 ));
  LUT6 #(
    .INIT(64'h0000004130000010)) 
    \q0[0]_i_5__149 
       (.I0(\q0_reg[0]_i_3__148_0 ),
        .I1(\q0_reg[0]_i_3__148_1 ),
        .I2(\q0_reg[0]_i_3__148_2 ),
        .I3(\q0_reg[0]_i_3__148_3 ),
        .I4(\q0_reg[0]_i_3__148_4 ),
        .I5(\q0_reg[0]_i_3__148_5 ),
        .O(\q0[0]_i_5__149_n_3 ));
  LUT6 #(
    .INIT(64'h2400005022000000)) 
    \q0[0]_i_6__149 
       (.I0(\q0_reg[0]_i_3__148_0 ),
        .I1(\q0_reg[0]_i_3__148_1 ),
        .I2(\q0_reg[0]_i_3__148_5 ),
        .I3(\q0_reg[0]_i_3__148_4 ),
        .I4(\q0_reg[0]_i_3__148_3 ),
        .I5(\q0_reg[0]_i_3__148_2 ),
        .O(\q0[0]_i_6__149_n_3 ));
  LUT6 #(
    .INIT(64'h4000108000000002)) 
    \q0[0]_i_7__148 
       (.I0(\q0_reg[0]_i_3__148_0 ),
        .I1(\q0_reg[0]_i_3__148_1 ),
        .I2(\q0_reg[0]_i_3__148_5 ),
        .I3(\q0_reg[0]_i_3__148_4 ),
        .I4(\q0_reg[0]_i_3__148_3 ),
        .I5(\q0_reg[0]_i_3__148_2 ),
        .O(\q0[0]_i_7__148_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__148_n_3 ),
        .Q(p_ZL14storage_matrix_14_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__148 
       (.I0(\q0_reg[0]_i_2__148_n_3 ),
        .I1(\q0_reg[0]_i_3__148_n_3 ),
        .O(\q0_reg[0]_i_1__148_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__148 
       (.I0(\q0[0]_i_4__173_n_3 ),
        .I1(\q0[0]_i_5__149_n_3 ),
        .O(\q0_reg[0]_i_2__148_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__148 
       (.I0(\q0[0]_i_6__149_n_3 ),
        .I1(\q0[0]_i_7__148_n_3 ),
        .O(\q0_reg[0]_i_3__148_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R
   (p_ZL14storage_matrix_150_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__161_0 ,
    \q0_reg[0]_i_3__161_1 ,
    \q0_reg[0]_i_3__161_2 ,
    \q0_reg[0]_i_3__161_3 ,
    \q0_reg[0]_i_3__161_4 ,
    \q0_reg[0]_i_3__161_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_150_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__161_0 ;
  input \q0_reg[0]_i_3__161_1 ;
  input \q0_reg[0]_i_3__161_2 ;
  input \q0_reg[0]_i_3__161_3 ;
  input \q0_reg[0]_i_3__161_4 ;
  input \q0_reg[0]_i_3__161_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_150_q0;
  wire \q0[0]_i_4__190_n_3 ;
  wire \q0[0]_i_5__162_n_3 ;
  wire \q0[0]_i_6__162_n_3 ;
  wire \q0[0]_i_7__161_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__161_n_3 ;
  wire \q0_reg[0]_i_2__161_n_3 ;
  wire \q0_reg[0]_i_3__161_0 ;
  wire \q0_reg[0]_i_3__161_1 ;
  wire \q0_reg[0]_i_3__161_2 ;
  wire \q0_reg[0]_i_3__161_3 ;
  wire \q0_reg[0]_i_3__161_4 ;
  wire \q0_reg[0]_i_3__161_5 ;
  wire \q0_reg[0]_i_3__161_n_3 ;

  LUT6 #(
    .INIT(64'h0000000088004088)) 
    \q0[0]_i_4__190 
       (.I0(\q0_reg[0]_i_3__161_0 ),
        .I1(\q0_reg[0]_i_3__161_4 ),
        .I2(\q0_reg[0]_i_3__161_3 ),
        .I3(\q0_reg[0]_i_3__161_2 ),
        .I4(\q0_reg[0]_i_3__161_1 ),
        .I5(\q0_reg[0]_i_3__161_5 ),
        .O(\q0[0]_i_4__190_n_3 ));
  LUT6 #(
    .INIT(64'h0202288001842000)) 
    \q0[0]_i_5__162 
       (.I0(\q0_reg[0]_i_3__161_0 ),
        .I1(\q0_reg[0]_i_3__161_5 ),
        .I2(\q0_reg[0]_i_3__161_1 ),
        .I3(\q0_reg[0]_i_3__161_2 ),
        .I4(\q0_reg[0]_i_3__161_3 ),
        .I5(\q0_reg[0]_i_3__161_4 ),
        .O(\q0[0]_i_5__162_n_3 ));
  LUT6 #(
    .INIT(64'h0008300000000200)) 
    \q0[0]_i_6__162 
       (.I0(\q0_reg[0]_i_3__161_0 ),
        .I1(\q0_reg[0]_i_3__161_4 ),
        .I2(\q0_reg[0]_i_3__161_3 ),
        .I3(\q0_reg[0]_i_3__161_2 ),
        .I4(\q0_reg[0]_i_3__161_1 ),
        .I5(\q0_reg[0]_i_3__161_5 ),
        .O(\q0[0]_i_6__162_n_3 ));
  LUT6 #(
    .INIT(64'h0200000090011080)) 
    \q0[0]_i_7__161 
       (.I0(\q0_reg[0]_i_3__161_0 ),
        .I1(\q0_reg[0]_i_3__161_1 ),
        .I2(\q0_reg[0]_i_3__161_2 ),
        .I3(\q0_reg[0]_i_3__161_3 ),
        .I4(\q0_reg[0]_i_3__161_4 ),
        .I5(\q0_reg[0]_i_3__161_5 ),
        .O(\q0[0]_i_7__161_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__161_n_3 ),
        .Q(p_ZL14storage_matrix_150_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__161 
       (.I0(\q0_reg[0]_i_2__161_n_3 ),
        .I1(\q0_reg[0]_i_3__161_n_3 ),
        .O(\q0_reg[0]_i_1__161_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__161 
       (.I0(\q0[0]_i_4__190_n_3 ),
        .I1(\q0[0]_i_5__162_n_3 ),
        .O(\q0_reg[0]_i_2__161_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__161 
       (.I0(\q0[0]_i_6__162_n_3 ),
        .I1(\q0[0]_i_7__161_n_3 ),
        .O(\q0_reg[0]_i_3__161_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R
   (p_ZL14storage_matrix_151_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_3__186_0 ,
    \q0_reg[0]_i_3__186_1 ,
    \q0_reg[0]_i_3__186_2 ,
    \q0_reg[0]_i_3__186_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_151_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input \q0_reg[0]_i_3__186_0 ;
  input \q0_reg[0]_i_3__186_1 ;
  input \q0_reg[0]_i_3__186_2 ;
  input \q0_reg[0]_i_3__186_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_151_q0;
  wire \q0[0]_i_4__219_n_3 ;
  wire \q0[0]_i_5__188_n_3 ;
  wire \q0[0]_i_6__187_n_3 ;
  wire \q0[0]_i_7__186_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__186_n_3 ;
  wire \q0_reg[0]_i_2__186_n_3 ;
  wire \q0_reg[0]_i_3__186_0 ;
  wire \q0_reg[0]_i_3__186_1 ;
  wire \q0_reg[0]_i_3__186_2 ;
  wire \q0_reg[0]_i_3__186_3 ;
  wire \q0_reg[0]_i_3__186_n_3 ;

  LUT6 #(
    .INIT(64'h0120440010000091)) 
    \q0[0]_i_4__219 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__186_3 ),
        .I2(\q0_reg[0]_i_3__186_2 ),
        .I3(\q0_reg[0]_i_3__186_0 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_3__186_1 ),
        .O(\q0[0]_i_4__219_n_3 ));
  LUT6 #(
    .INIT(64'h0408400000A88000)) 
    \q0[0]_i_5__188 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__186_0 ),
        .I2(\q0_reg[0]_i_3__186_1 ),
        .I3(\q0_reg[0]_i_3__186_2 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_3__186_3 ),
        .O(\q0[0]_i_5__188_n_3 ));
  LUT6 #(
    .INIT(64'h0000000024082008)) 
    \q0[0]_i_6__187 
       (.I0(\q0_reg[0]_i_3__186_0 ),
        .I1(\q0_reg[0]_i_3__186_2 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__186_3 ),
        .I4(\q0_reg[0]_i_3__186_1 ),
        .I5(Q[0]),
        .O(\q0[0]_i_6__187_n_3 ));
  LUT6 #(
    .INIT(64'h1800800206010000)) 
    \q0[0]_i_7__186 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__186_3 ),
        .I2(\q0_reg[0]_i_3__186_0 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__186_2 ),
        .I5(\q0_reg[0]_i_3__186_1 ),
        .O(\q0[0]_i_7__186_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__186_n_3 ),
        .Q(p_ZL14storage_matrix_151_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__186 
       (.I0(\q0_reg[0]_i_2__186_n_3 ),
        .I1(\q0_reg[0]_i_3__186_n_3 ),
        .O(\q0_reg[0]_i_1__186_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__186 
       (.I0(\q0[0]_i_4__219_n_3 ),
        .I1(\q0[0]_i_5__188_n_3 ),
        .O(\q0_reg[0]_i_2__186_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__186 
       (.I0(\q0[0]_i_6__187_n_3 ),
        .I1(\q0[0]_i_7__186_n_3 ),
        .O(\q0_reg[0]_i_3__186_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R
   (p_ZL14storage_matrix_152_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    address0,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_152_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [1:0]address0;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_152_q0;
  wire \q0[0]_i_1__0_n_3 ;
  wire \q0[0]_i_2__0_n_3 ;
  wire \q0[0]_i_3__0_n_3 ;
  wire \q0[0]_i_4__17_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \q0[0]_i_1__0 
       (.I0(\q0[0]_i_2__0_n_3 ),
        .I1(\q0[0]_i_3__0_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_4__17_n_3 ),
        .I4(\q0_reg[0]_1 ),
        .O(\q0[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h4215000000000100)) 
    \q0[0]_i_2__0 
       (.I0(\q0_reg[0]_5 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_3 ),
        .I4(address0[1]),
        .I5(address0[0]),
        .O(\q0[0]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000404800041)) 
    \q0[0]_i_3__0 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h6000104020012000)) 
    \q0[0]_i_4__17 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_5 ),
        .I4(address0[1]),
        .I5(address0[0]),
        .O(\q0[0]_i_4__17_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__0_n_3 ),
        .Q(p_ZL14storage_matrix_152_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R
   (p_ZL14storage_matrix_153_q0,
    Q,
    \q0_reg[0]_i_3__43_0 ,
    \q0_reg[0]_i_3__43_1 ,
    \q0_reg[0]_i_3__43_2 ,
    \q0_reg[0]_i_3__43_3 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_153_q0;
  input [3:0]Q;
  input \q0_reg[0]_i_3__43_0 ;
  input \q0_reg[0]_i_3__43_1 ;
  input \q0_reg[0]_i_3__43_2 ;
  input \q0_reg[0]_i_3__43_3 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_153_q0;
  wire \q0[0]_i_4__47_n_3 ;
  wire \q0[0]_i_5__43_n_3 ;
  wire \q0[0]_i_6__43_n_3 ;
  wire \q0[0]_i_7__43_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__43_n_3 ;
  wire \q0_reg[0]_i_2__43_n_3 ;
  wire \q0_reg[0]_i_3__43_0 ;
  wire \q0_reg[0]_i_3__43_1 ;
  wire \q0_reg[0]_i_3__43_2 ;
  wire \q0_reg[0]_i_3__43_3 ;
  wire \q0_reg[0]_i_3__43_n_3 ;

  LUT6 #(
    .INIT(64'h4040088084000001)) 
    \q0[0]_i_4__47 
       (.I0(\q0_reg[0]_i_3__43_0 ),
        .I1(\q0_reg[0]_i_3__43_1 ),
        .I2(\q0_reg[0]_i_3__43_2 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__43_3 ),
        .I5(Q[3]),
        .O(\q0[0]_i_4__47_n_3 ));
  LUT6 #(
    .INIT(64'h0020400000000201)) 
    \q0[0]_i_5__43 
       (.I0(\q0_reg[0]_i_3__43_0 ),
        .I1(\q0_reg[0]_i_3__43_1 ),
        .I2(\q0_reg[0]_i_3__43_2 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__43_3 ),
        .I5(Q[3]),
        .O(\q0[0]_i_5__43_n_3 ));
  LUT6 #(
    .INIT(64'h0001400000000000)) 
    \q0[0]_i_6__43 
       (.I0(Q[3]),
        .I1(\q0_reg[0]_i_3__43_3 ),
        .I2(Q[2]),
        .I3(\q0_reg[0]_i_3__43_2 ),
        .I4(\q0_reg[0]_i_3__43_1 ),
        .I5(\q0_reg[0]_i_3__43_0 ),
        .O(\q0[0]_i_6__43_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000241000)) 
    \q0[0]_i_7__43 
       (.I0(\q0_reg[0]_i_3__43_0 ),
        .I1(\q0_reg[0]_i_3__43_1 ),
        .I2(\q0_reg[0]_i_3__43_2 ),
        .I3(\q0_reg[0]_i_3__43_3 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\q0[0]_i_7__43_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__43_n_3 ),
        .Q(p_ZL14storage_matrix_153_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__43 
       (.I0(\q0_reg[0]_i_2__43_n_3 ),
        .I1(\q0_reg[0]_i_3__43_n_3 ),
        .O(\q0_reg[0]_i_1__43_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__43 
       (.I0(\q0[0]_i_4__47_n_3 ),
        .I1(\q0[0]_i_5__43_n_3 ),
        .O(\q0_reg[0]_i_2__43_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__43 
       (.I0(\q0[0]_i_6__43_n_3 ),
        .I1(\q0[0]_i_7__43_n_3 ),
        .O(\q0_reg[0]_i_3__43_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R
   (p_ZL14storage_matrix_154_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__66_0 ,
    \q0_reg[0]_i_3__66_1 ,
    \q0_reg[0]_i_3__66_2 ,
    \q0_reg[0]_i_3__66_3 ,
    \q0_reg[0]_i_3__66_4 ,
    \q0_reg[0]_i_3__66_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_154_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__66_0 ;
  input \q0_reg[0]_i_3__66_1 ;
  input \q0_reg[0]_i_3__66_2 ;
  input \q0_reg[0]_i_3__66_3 ;
  input \q0_reg[0]_i_3__66_4 ;
  input \q0_reg[0]_i_3__66_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_154_q0;
  wire \q0[0]_i_4__74_n_3 ;
  wire \q0[0]_i_5__66_n_3 ;
  wire \q0[0]_i_6__66_n_3 ;
  wire \q0[0]_i_7__66_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__66_n_3 ;
  wire \q0_reg[0]_i_2__66_n_3 ;
  wire \q0_reg[0]_i_3__66_0 ;
  wire \q0_reg[0]_i_3__66_1 ;
  wire \q0_reg[0]_i_3__66_2 ;
  wire \q0_reg[0]_i_3__66_3 ;
  wire \q0_reg[0]_i_3__66_4 ;
  wire \q0_reg[0]_i_3__66_5 ;
  wire \q0_reg[0]_i_3__66_n_3 ;

  LUT6 #(
    .INIT(64'h0302000204004011)) 
    \q0[0]_i_4__74 
       (.I0(\q0_reg[0]_i_3__66_0 ),
        .I1(\q0_reg[0]_i_3__66_1 ),
        .I2(\q0_reg[0]_i_3__66_2 ),
        .I3(\q0_reg[0]_i_3__66_5 ),
        .I4(\q0_reg[0]_i_3__66_3 ),
        .I5(\q0_reg[0]_i_3__66_4 ),
        .O(\q0[0]_i_4__74_n_3 ));
  LUT6 #(
    .INIT(64'h0004000010810001)) 
    \q0[0]_i_5__66 
       (.I0(\q0_reg[0]_i_3__66_0 ),
        .I1(\q0_reg[0]_i_3__66_1 ),
        .I2(\q0_reg[0]_i_3__66_2 ),
        .I3(\q0_reg[0]_i_3__66_3 ),
        .I4(\q0_reg[0]_i_3__66_4 ),
        .I5(\q0_reg[0]_i_3__66_5 ),
        .O(\q0[0]_i_5__66_n_3 ));
  LUT6 #(
    .INIT(64'h0012000280050000)) 
    \q0[0]_i_6__66 
       (.I0(\q0_reg[0]_i_3__66_0 ),
        .I1(\q0_reg[0]_i_3__66_2 ),
        .I2(\q0_reg[0]_i_3__66_1 ),
        .I3(\q0_reg[0]_i_3__66_3 ),
        .I4(\q0_reg[0]_i_3__66_4 ),
        .I5(\q0_reg[0]_i_3__66_5 ),
        .O(\q0[0]_i_6__66_n_3 ));
  LUT6 #(
    .INIT(64'h0800840400000000)) 
    \q0[0]_i_7__66 
       (.I0(\q0_reg[0]_i_3__66_4 ),
        .I1(\q0_reg[0]_i_3__66_3 ),
        .I2(\q0_reg[0]_i_3__66_2 ),
        .I3(\q0_reg[0]_i_3__66_5 ),
        .I4(\q0_reg[0]_i_3__66_1 ),
        .I5(\q0_reg[0]_i_3__66_0 ),
        .O(\q0[0]_i_7__66_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__66_n_3 ),
        .Q(p_ZL14storage_matrix_154_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__66 
       (.I0(\q0_reg[0]_i_2__66_n_3 ),
        .I1(\q0_reg[0]_i_3__66_n_3 ),
        .O(\q0_reg[0]_i_1__66_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__66 
       (.I0(\q0[0]_i_4__74_n_3 ),
        .I1(\q0[0]_i_5__66_n_3 ),
        .O(\q0_reg[0]_i_2__66_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__66 
       (.I0(\q0[0]_i_6__66_n_3 ),
        .I1(\q0[0]_i_7__66_n_3 ),
        .O(\q0_reg[0]_i_3__66_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R
   (p_ZL14storage_matrix_155_q0,
    Q,
    \q0_reg[0]_0 ,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    ap_clk);
  output p_ZL14storage_matrix_155_q0;
  input [1:0]Q;
  input \q0_reg[0]_0 ;
  input [1:0]address0;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [0:0]\q0_reg[0]_4 ;
  input ap_clk;

  wire [1:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_155_q0;
  wire \q0[0]_i_1__20_n_3 ;
  wire \q0[0]_i_2__19_n_3 ;
  wire \q0[0]_i_3__17_n_3 ;
  wire \q0[0]_i_4__104_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;

  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \q0[0]_i_1__20 
       (.I0(\q0[0]_i_2__19_n_3 ),
        .I1(\q0[0]_i_3__17_n_3 ),
        .I2(Q[0]),
        .I3(\q0[0]_i_4__104_n_3 ),
        .I4(\q0_reg[0]_0 ),
        .O(\q0[0]_i_1__20_n_3 ));
  LUT6 #(
    .INIT(64'h0081000000000000)) 
    \q0[0]_i_2__19 
       (.I0(\q0_reg[0]_1 ),
        .I1(address0[1]),
        .I2(\q0_reg[0]_3 ),
        .I3(address0[0]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_2__19_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004200000)) 
    \q0[0]_i_3__17 
       (.I0(\q0_reg[0]_3 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[0]_2 ),
        .I4(address0[1]),
        .I5(address0[0]),
        .O(\q0[0]_i_3__17_n_3 ));
  LUT6 #(
    .INIT(64'h0400004000000300)) 
    \q0[0]_i_4__104 
       (.I0(address0[0]),
        .I1(Q[1]),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_3 ),
        .I5(address0[1]),
        .O(\q0[0]_i_4__104_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_4 ),
        .D(\q0[0]_i_1__20_n_3 ),
        .Q(p_ZL14storage_matrix_155_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R
   (p_ZL14storage_matrix_156_q0,
    Q,
    address0,
    \q0_reg[0]_i_2__112_0 ,
    \q0_reg[0]_i_2__112_1 ,
    \q0_reg[0]_i_2__112_2 ,
    \q0_reg[0]_i_2__112_3 ,
    \q0_reg[0]_i_2__112_4 ,
    \q0_reg[0]_i_2__112_5 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_156_q0;
  input [0:0]Q;
  input [0:0]address0;
  input \q0_reg[0]_i_2__112_0 ;
  input \q0_reg[0]_i_2__112_1 ;
  input \q0_reg[0]_i_2__112_2 ;
  input \q0_reg[0]_i_2__112_3 ;
  input \q0_reg[0]_i_2__112_4 ;
  input \q0_reg[0]_i_2__112_5 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [0:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_156_q0;
  wire \q0[0]_i_4__128_n_3 ;
  wire \q0[0]_i_5__113_n_3 ;
  wire \q0[0]_i_6__113_n_3 ;
  wire \q0[0]_i_7__112_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__112_n_3 ;
  wire \q0_reg[0]_i_2__112_0 ;
  wire \q0_reg[0]_i_2__112_1 ;
  wire \q0_reg[0]_i_2__112_2 ;
  wire \q0_reg[0]_i_2__112_3 ;
  wire \q0_reg[0]_i_2__112_4 ;
  wire \q0_reg[0]_i_2__112_5 ;
  wire \q0_reg[0]_i_2__112_n_3 ;
  wire \q0_reg[0]_i_3__112_n_3 ;

  LUT6 #(
    .INIT(64'h0408100000200000)) 
    \q0[0]_i_4__128 
       (.I0(\q0_reg[0]_i_2__112_0 ),
        .I1(\q0_reg[0]_i_2__112_5 ),
        .I2(\q0_reg[0]_i_2__112_4 ),
        .I3(\q0_reg[0]_i_2__112_3 ),
        .I4(\q0_reg[0]_i_2__112_2 ),
        .I5(\q0_reg[0]_i_2__112_1 ),
        .O(\q0[0]_i_4__128_n_3 ));
  LUT6 #(
    .INIT(64'h0004080000200000)) 
    \q0[0]_i_5__113 
       (.I0(\q0_reg[0]_i_2__112_0 ),
        .I1(\q0_reg[0]_i_2__112_1 ),
        .I2(\q0_reg[0]_i_2__112_2 ),
        .I3(\q0_reg[0]_i_2__112_3 ),
        .I4(\q0_reg[0]_i_2__112_4 ),
        .I5(\q0_reg[0]_i_2__112_5 ),
        .O(\q0[0]_i_5__113_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040200000)) 
    \q0[0]_i_6__113 
       (.I0(\q0_reg[0]_i_2__112_0 ),
        .I1(\q0_reg[0]_i_2__112_1 ),
        .I2(\q0_reg[0]_i_2__112_2 ),
        .I3(\q0_reg[0]_i_2__112_3 ),
        .I4(\q0_reg[0]_i_2__112_4 ),
        .I5(\q0_reg[0]_i_2__112_5 ),
        .O(\q0[0]_i_6__113_n_3 ));
  LUT6 #(
    .INIT(64'h0000600000002000)) 
    \q0[0]_i_7__112 
       (.I0(\q0_reg[0]_i_2__112_0 ),
        .I1(\q0_reg[0]_i_2__112_1 ),
        .I2(\q0_reg[0]_i_2__112_2 ),
        .I3(\q0_reg[0]_i_2__112_3 ),
        .I4(\q0_reg[0]_i_2__112_4 ),
        .I5(\q0_reg[0]_i_2__112_5 ),
        .O(\q0[0]_i_7__112_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__112_n_3 ),
        .Q(p_ZL14storage_matrix_156_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__112 
       (.I0(\q0_reg[0]_i_2__112_n_3 ),
        .I1(\q0_reg[0]_i_3__112_n_3 ),
        .O(\q0_reg[0]_i_1__112_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__112 
       (.I0(\q0[0]_i_4__128_n_3 ),
        .I1(\q0[0]_i_5__113_n_3 ),
        .O(\q0_reg[0]_i_2__112_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_3__112 
       (.I0(\q0[0]_i_6__113_n_3 ),
        .I1(\q0[0]_i_7__112_n_3 ),
        .O(\q0_reg[0]_i_3__112_n_3 ),
        .S(address0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R
   (p_ZL14storage_matrix_157_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__137_0 ,
    \q0_reg[0]_i_3__137_1 ,
    \q0_reg[0]_i_3__137_2 ,
    \q0_reg[0]_i_3__137_3 ,
    \q0_reg[0]_i_3__137_4 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_157_q0;
  input [1:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__137_0 ;
  input \q0_reg[0]_i_3__137_1 ;
  input \q0_reg[0]_i_3__137_2 ;
  input \q0_reg[0]_i_3__137_3 ;
  input \q0_reg[0]_i_3__137_4 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_157_q0;
  wire \q0[0]_i_4__159_n_3 ;
  wire \q0[0]_i_5__138_n_3 ;
  wire \q0[0]_i_6__138_n_3 ;
  wire \q0[0]_i_7__137_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__137_n_3 ;
  wire \q0_reg[0]_i_2__137_n_3 ;
  wire \q0_reg[0]_i_3__137_0 ;
  wire \q0_reg[0]_i_3__137_1 ;
  wire \q0_reg[0]_i_3__137_2 ;
  wire \q0_reg[0]_i_3__137_3 ;
  wire \q0_reg[0]_i_3__137_4 ;
  wire \q0_reg[0]_i_3__137_n_3 ;

  LUT6 #(
    .INIT(64'h0280000000040001)) 
    \q0[0]_i_4__159 
       (.I0(\q0_reg[0]_i_3__137_0 ),
        .I1(\q0_reg[0]_i_3__137_1 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__137_2 ),
        .I4(\q0_reg[0]_i_3__137_3 ),
        .I5(\q0_reg[0]_i_3__137_4 ),
        .O(\q0[0]_i_4__159_n_3 ));
  LUT6 #(
    .INIT(64'h0040010000000000)) 
    \q0[0]_i_5__138 
       (.I0(\q0_reg[0]_i_3__137_4 ),
        .I1(\q0_reg[0]_i_3__137_3 ),
        .I2(\q0_reg[0]_i_3__137_2 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__137_1 ),
        .I5(\q0_reg[0]_i_3__137_0 ),
        .O(\q0[0]_i_5__138_n_3 ));
  LUT6 #(
    .INIT(64'h0040408000000100)) 
    \q0[0]_i_6__138 
       (.I0(\q0_reg[0]_i_3__137_0 ),
        .I1(\q0_reg[0]_i_3__137_4 ),
        .I2(\q0_reg[0]_i_3__137_1 ),
        .I3(\q0_reg[0]_i_3__137_2 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_3__137_3 ),
        .O(\q0[0]_i_6__138_n_3 ));
  LUT6 #(
    .INIT(64'h0000010240004800)) 
    \q0[0]_i_7__137 
       (.I0(\q0_reg[0]_i_3__137_0 ),
        .I1(\q0_reg[0]_i_3__137_4 ),
        .I2(\q0_reg[0]_i_3__137_1 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__137_2 ),
        .I5(\q0_reg[0]_i_3__137_3 ),
        .O(\q0[0]_i_7__137_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__137_n_3 ),
        .Q(p_ZL14storage_matrix_157_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__137 
       (.I0(\q0_reg[0]_i_2__137_n_3 ),
        .I1(\q0_reg[0]_i_3__137_n_3 ),
        .O(\q0_reg[0]_i_1__137_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__137 
       (.I0(\q0[0]_i_4__159_n_3 ),
        .I1(\q0[0]_i_5__138_n_3 ),
        .O(\q0_reg[0]_i_2__137_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__137 
       (.I0(\q0[0]_i_6__138_n_3 ),
        .I1(\q0[0]_i_7__137_n_3 ),
        .O(\q0_reg[0]_i_3__137_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R
   (p_ZL14storage_matrix_158_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__162_0 ,
    \q0_reg[0]_i_3__162_1 ,
    \q0_reg[0]_i_3__162_2 ,
    \q0_reg[0]_i_3__162_3 ,
    \q0_reg[0]_i_3__162_4 ,
    \q0_reg[0]_i_3__162_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_158_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__162_0 ;
  input \q0_reg[0]_i_3__162_1 ;
  input \q0_reg[0]_i_3__162_2 ;
  input \q0_reg[0]_i_3__162_3 ;
  input \q0_reg[0]_i_3__162_4 ;
  input \q0_reg[0]_i_3__162_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_158_q0;
  wire \q0[0]_i_4__191_n_3 ;
  wire \q0[0]_i_5__163_n_3 ;
  wire \q0[0]_i_6__163_n_3 ;
  wire \q0[0]_i_7__162_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__162_n_3 ;
  wire \q0_reg[0]_i_2__162_n_3 ;
  wire \q0_reg[0]_i_3__162_0 ;
  wire \q0_reg[0]_i_3__162_1 ;
  wire \q0_reg[0]_i_3__162_2 ;
  wire \q0_reg[0]_i_3__162_3 ;
  wire \q0_reg[0]_i_3__162_4 ;
  wire \q0_reg[0]_i_3__162_5 ;
  wire \q0_reg[0]_i_3__162_n_3 ;

  LUT6 #(
    .INIT(64'h000810110A000000)) 
    \q0[0]_i_4__191 
       (.I0(\q0_reg[0]_i_3__162_0 ),
        .I1(\q0_reg[0]_i_3__162_5 ),
        .I2(\q0_reg[0]_i_3__162_3 ),
        .I3(\q0_reg[0]_i_3__162_4 ),
        .I4(\q0_reg[0]_i_3__162_2 ),
        .I5(\q0_reg[0]_i_3__162_1 ),
        .O(\q0[0]_i_4__191_n_3 ));
  LUT6 #(
    .INIT(64'h4000D00240000802)) 
    \q0[0]_i_5__163 
       (.I0(\q0_reg[0]_i_3__162_0 ),
        .I1(\q0_reg[0]_i_3__162_1 ),
        .I2(\q0_reg[0]_i_3__162_4 ),
        .I3(\q0_reg[0]_i_3__162_2 ),
        .I4(\q0_reg[0]_i_3__162_3 ),
        .I5(\q0_reg[0]_i_3__162_5 ),
        .O(\q0[0]_i_5__163_n_3 ));
  LUT6 #(
    .INIT(64'h0000000804000000)) 
    \q0[0]_i_6__163 
       (.I0(\q0_reg[0]_i_3__162_0 ),
        .I1(\q0_reg[0]_i_3__162_5 ),
        .I2(\q0_reg[0]_i_3__162_2 ),
        .I3(\q0_reg[0]_i_3__162_3 ),
        .I4(\q0_reg[0]_i_3__162_4 ),
        .I5(\q0_reg[0]_i_3__162_1 ),
        .O(\q0[0]_i_6__163_n_3 ));
  LUT6 #(
    .INIT(64'h0080860001011400)) 
    \q0[0]_i_7__162 
       (.I0(\q0_reg[0]_i_3__162_0 ),
        .I1(\q0_reg[0]_i_3__162_1 ),
        .I2(\q0_reg[0]_i_3__162_2 ),
        .I3(\q0_reg[0]_i_3__162_3 ),
        .I4(\q0_reg[0]_i_3__162_4 ),
        .I5(\q0_reg[0]_i_3__162_5 ),
        .O(\q0[0]_i_7__162_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__162_n_3 ),
        .Q(p_ZL14storage_matrix_158_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__162 
       (.I0(\q0_reg[0]_i_2__162_n_3 ),
        .I1(\q0_reg[0]_i_3__162_n_3 ),
        .O(\q0_reg[0]_i_1__162_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__162 
       (.I0(\q0[0]_i_4__191_n_3 ),
        .I1(\q0[0]_i_5__163_n_3 ),
        .O(\q0_reg[0]_i_2__162_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__162 
       (.I0(\q0[0]_i_6__163_n_3 ),
        .I1(\q0[0]_i_7__162_n_3 ),
        .O(\q0_reg[0]_i_3__162_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R
   (p_ZL14storage_matrix_159_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__187_0 ,
    \q0_reg[0]_i_3__187_1 ,
    \q0_reg[0]_i_3__187_2 ,
    \q0_reg[0]_i_3__187_3 ,
    \q0_reg[0]_i_3__187_4 ,
    \q0_reg[0]_i_3__187_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_159_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__187_0 ;
  input \q0_reg[0]_i_3__187_1 ;
  input \q0_reg[0]_i_3__187_2 ;
  input \q0_reg[0]_i_3__187_3 ;
  input \q0_reg[0]_i_3__187_4 ;
  input \q0_reg[0]_i_3__187_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_159_q0;
  wire \q0[0]_i_4__220_n_3 ;
  wire \q0[0]_i_5__189_n_3 ;
  wire \q0[0]_i_6__188_n_3 ;
  wire \q0[0]_i_7__187_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__187_n_3 ;
  wire \q0_reg[0]_i_2__187_n_3 ;
  wire \q0_reg[0]_i_3__187_0 ;
  wire \q0_reg[0]_i_3__187_1 ;
  wire \q0_reg[0]_i_3__187_2 ;
  wire \q0_reg[0]_i_3__187_3 ;
  wire \q0_reg[0]_i_3__187_4 ;
  wire \q0_reg[0]_i_3__187_5 ;
  wire \q0_reg[0]_i_3__187_n_3 ;

  LUT6 #(
    .INIT(64'h000540000000A000)) 
    \q0[0]_i_4__220 
       (.I0(\q0_reg[0]_i_3__187_5 ),
        .I1(\q0_reg[0]_i_3__187_0 ),
        .I2(\q0_reg[0]_i_3__187_4 ),
        .I3(\q0_reg[0]_i_3__187_3 ),
        .I4(\q0_reg[0]_i_3__187_1 ),
        .I5(\q0_reg[0]_i_3__187_2 ),
        .O(\q0[0]_i_4__220_n_3 ));
  LUT6 #(
    .INIT(64'h000000004086200A)) 
    \q0[0]_i_5__189 
       (.I0(\q0_reg[0]_i_3__187_0 ),
        .I1(\q0_reg[0]_i_3__187_1 ),
        .I2(\q0_reg[0]_i_3__187_2 ),
        .I3(\q0_reg[0]_i_3__187_3 ),
        .I4(\q0_reg[0]_i_3__187_4 ),
        .I5(\q0_reg[0]_i_3__187_5 ),
        .O(\q0[0]_i_5__189_n_3 ));
  LUT6 #(
    .INIT(64'h0000200004040100)) 
    \q0[0]_i_6__188 
       (.I0(\q0_reg[0]_i_3__187_5 ),
        .I1(\q0_reg[0]_i_3__187_4 ),
        .I2(\q0_reg[0]_i_3__187_2 ),
        .I3(\q0_reg[0]_i_3__187_1 ),
        .I4(\q0_reg[0]_i_3__187_3 ),
        .I5(\q0_reg[0]_i_3__187_0 ),
        .O(\q0[0]_i_6__188_n_3 ));
  LUT6 #(
    .INIT(64'h2800040000000200)) 
    \q0[0]_i_7__187 
       (.I0(\q0_reg[0]_i_3__187_5 ),
        .I1(\q0_reg[0]_i_3__187_0 ),
        .I2(\q0_reg[0]_i_3__187_3 ),
        .I3(\q0_reg[0]_i_3__187_1 ),
        .I4(\q0_reg[0]_i_3__187_2 ),
        .I5(\q0_reg[0]_i_3__187_4 ),
        .O(\q0[0]_i_7__187_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__187_n_3 ),
        .Q(p_ZL14storage_matrix_159_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__187 
       (.I0(\q0_reg[0]_i_2__187_n_3 ),
        .I1(\q0_reg[0]_i_3__187_n_3 ),
        .O(\q0_reg[0]_i_1__187_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__187 
       (.I0(\q0[0]_i_4__220_n_3 ),
        .I1(\q0[0]_i_5__189_n_3 ),
        .O(\q0_reg[0]_i_2__187_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__187 
       (.I0(\q0[0]_i_6__188_n_3 ),
        .I1(\q0[0]_i_7__187_n_3 ),
        .O(\q0_reg[0]_i_3__187_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R
   (p_ZL14storage_matrix_15_q0,
    Q,
    \q0_reg[0]_i_3__173_0 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_15_q0;
  input [6:0]Q;
  input \q0_reg[0]_i_3__173_0 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [6:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_15_q0;
  wire \q0[0]_i_4__205_n_3 ;
  wire \q0[0]_i_5__175_n_3 ;
  wire \q0[0]_i_6__174_n_3 ;
  wire \q0[0]_i_7__173_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__173_n_3 ;
  wire \q0_reg[0]_i_2__173_n_3 ;
  wire \q0_reg[0]_i_3__173_0 ;
  wire \q0_reg[0]_i_3__173_n_3 ;

  LUT6 #(
    .INIT(64'h0900240000000004)) 
    \q0[0]_i_4__205 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__173_0 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\q0[0]_i_4__205_n_3 ));
  LUT6 #(
    .INIT(64'h0010410202204C00)) 
    \q0[0]_i_5__175 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__173_0 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\q0[0]_i_5__175_n_3 ));
  LUT6 #(
    .INIT(64'h0080000002008640)) 
    \q0[0]_i_6__174 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\q0_reg[0]_i_3__173_0 ),
        .O(\q0[0]_i_6__174_n_3 ));
  LUT6 #(
    .INIT(64'h0050850080840000)) 
    \q0[0]_i_7__173 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__173_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\q0[0]_i_7__173_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__173_n_3 ),
        .Q(p_ZL14storage_matrix_15_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__173 
       (.I0(\q0_reg[0]_i_2__173_n_3 ),
        .I1(\q0_reg[0]_i_3__173_n_3 ),
        .O(\q0_reg[0]_i_1__173_n_3 ),
        .S(Q[3]));
  MUXF7 \q0_reg[0]_i_2__173 
       (.I0(\q0[0]_i_4__205_n_3 ),
        .I1(\q0[0]_i_5__175_n_3 ),
        .O(\q0_reg[0]_i_2__173_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__173 
       (.I0(\q0[0]_i_6__174_n_3 ),
        .I1(\q0[0]_i_7__173_n_3 ),
        .O(\q0_reg[0]_i_3__173_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R
   (p_ZL14storage_matrix_160_q0,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_160_q0;
  input [1:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_160_q0;
  wire \q0[0]_i_1__1_n_3 ;
  wire \q0[0]_i_2__1_n_3 ;
  wire \q0[0]_i_3__1_n_3 ;
  wire \q0[0]_i_4__18_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \q0[0]_i_1__1 
       (.I0(\q0[0]_i_2__1_n_3 ),
        .I1(address0[0]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_3__1_n_3 ),
        .I4(\q0_reg[0]_1 ),
        .I5(\q0[0]_i_4__18_n_3 ),
        .O(\q0[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h0800000024040410)) 
    \q0[0]_i_2__1 
       (.I0(\q0_reg[0]_4 ),
        .I1(address0[1]),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_5 ),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0_reg[0]_1 ),
        .O(\q0[0]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h0014008000001400)) 
    \q0[0]_i_3__1 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_5 ),
        .I3(address0[0]),
        .I4(address0[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_3__1_n_3 ));
  LUT6 #(
    .INIT(64'h0022002001100000)) 
    \q0[0]_i_4__18 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_4__18_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__1_n_3 ),
        .Q(p_ZL14storage_matrix_160_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [1:0]address0;
  input [3:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__6_n_3 ;
  wire \q0[0]_i_2__6_n_3 ;
  wire \q0[0]_i_3__5_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;

  LUT6 #(
    .INIT(64'h222222220000FC00)) 
    \q0[0]_i_1__6 
       (.I0(\q0[0]_i_2__6_n_3 ),
        .I1(address0[0]),
        .I2(\q0_reg[0]_1 [3]),
        .I3(address0[1]),
        .I4(\q0[0]_i_3__5_n_3 ),
        .I5(\q0_reg[0]_1 [0]),
        .O(\q0[0]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \q0[0]_i_2__6 
       (.I0(\q0_reg[0]_1 [3]),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_1 [1]),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_1 [2]),
        .I5(address0[1]),
        .O(\q0[0]_i_2__6_n_3 ));
  LUT6 #(
    .INIT(64'hBF3CFF3F7FFFFFFF)) 
    \q0[0]_i_3__5 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_1 [3]),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_1 [2]),
        .O(\q0[0]_i_3__5_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__6_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R
   (p_ZL14storage_matrix_162_q0,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__67_0 ,
    \q0_reg[0]_i_3__67_1 ,
    \q0_reg[0]_i_3__67_2 ,
    \q0_reg[0]_i_3__67_3 ,
    \q0_reg[0]_i_3__67_4 ,
    \q0_reg[0]_i_3__67_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_162_q0;
  input [0:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__67_0 ;
  input \q0_reg[0]_i_3__67_1 ;
  input \q0_reg[0]_i_3__67_2 ;
  input \q0_reg[0]_i_3__67_3 ;
  input \q0_reg[0]_i_3__67_4 ;
  input \q0_reg[0]_i_3__67_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_162_q0;
  wire \q0[0]_i_4__75_n_3 ;
  wire \q0[0]_i_5__67_n_3 ;
  wire \q0[0]_i_6__67_n_3 ;
  wire \q0[0]_i_7__67_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__67_n_3 ;
  wire \q0_reg[0]_i_2__67_n_3 ;
  wire \q0_reg[0]_i_3__67_0 ;
  wire \q0_reg[0]_i_3__67_1 ;
  wire \q0_reg[0]_i_3__67_2 ;
  wire \q0_reg[0]_i_3__67_3 ;
  wire \q0_reg[0]_i_3__67_4 ;
  wire \q0_reg[0]_i_3__67_5 ;
  wire \q0_reg[0]_i_3__67_n_3 ;

  LUT6 #(
    .INIT(64'h3002000002080000)) 
    \q0[0]_i_4__75 
       (.I0(\q0_reg[0]_i_3__67_0 ),
        .I1(\q0_reg[0]_i_3__67_2 ),
        .I2(\q0_reg[0]_i_3__67_5 ),
        .I3(\q0_reg[0]_i_3__67_3 ),
        .I4(\q0_reg[0]_i_3__67_4 ),
        .I5(\q0_reg[0]_i_3__67_1 ),
        .O(\q0[0]_i_4__75_n_3 ));
  LUT6 #(
    .INIT(64'h0081004040220113)) 
    \q0[0]_i_5__67 
       (.I0(\q0_reg[0]_i_3__67_0 ),
        .I1(\q0_reg[0]_i_3__67_1 ),
        .I2(\q0_reg[0]_i_3__67_2 ),
        .I3(\q0_reg[0]_i_3__67_3 ),
        .I4(\q0_reg[0]_i_3__67_4 ),
        .I5(\q0_reg[0]_i_3__67_5 ),
        .O(\q0[0]_i_5__67_n_3 ));
  LUT6 #(
    .INIT(64'h0000000021908050)) 
    \q0[0]_i_6__67 
       (.I0(\q0_reg[0]_i_3__67_0 ),
        .I1(\q0_reg[0]_i_3__67_1 ),
        .I2(\q0_reg[0]_i_3__67_3 ),
        .I3(\q0_reg[0]_i_3__67_4 ),
        .I4(\q0_reg[0]_i_3__67_5 ),
        .I5(\q0_reg[0]_i_3__67_2 ),
        .O(\q0[0]_i_6__67_n_3 ));
  LUT6 #(
    .INIT(64'h08400A0844040021)) 
    \q0[0]_i_7__67 
       (.I0(\q0_reg[0]_i_3__67_0 ),
        .I1(\q0_reg[0]_i_3__67_1 ),
        .I2(\q0_reg[0]_i_3__67_4 ),
        .I3(\q0_reg[0]_i_3__67_3 ),
        .I4(\q0_reg[0]_i_3__67_5 ),
        .I5(\q0_reg[0]_i_3__67_2 ),
        .O(\q0[0]_i_7__67_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__67_n_3 ),
        .Q(p_ZL14storage_matrix_162_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__67 
       (.I0(\q0_reg[0]_i_2__67_n_3 ),
        .I1(\q0_reg[0]_i_3__67_n_3 ),
        .O(\q0_reg[0]_i_1__67_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_2__67 
       (.I0(\q0[0]_i_4__75_n_3 ),
        .I1(\q0[0]_i_5__67_n_3 ),
        .O(\q0_reg[0]_i_2__67_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__67 
       (.I0(\q0[0]_i_6__67_n_3 ),
        .I1(\q0[0]_i_7__67_n_3 ),
        .O(\q0_reg[0]_i_3__67_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R
   (p_ZL14storage_matrix_163_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__93_0 ,
    \q0_reg[0]_i_3__93_1 ,
    \q0_reg[0]_i_3__93_2 ,
    \q0_reg[0]_i_3__93_3 ,
    \q0_reg[0]_i_3__93_4 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_163_q0;
  input [1:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__93_0 ;
  input \q0_reg[0]_i_3__93_1 ;
  input \q0_reg[0]_i_3__93_2 ;
  input \q0_reg[0]_i_3__93_3 ;
  input \q0_reg[0]_i_3__93_4 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_163_q0;
  wire \q0[0]_i_4__105_n_3 ;
  wire \q0[0]_i_5__93_n_3 ;
  wire \q0[0]_i_6__93_n_3 ;
  wire \q0[0]_i_7__93_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__93_n_3 ;
  wire \q0_reg[0]_i_2__93_n_3 ;
  wire \q0_reg[0]_i_3__93_0 ;
  wire \q0_reg[0]_i_3__93_1 ;
  wire \q0_reg[0]_i_3__93_2 ;
  wire \q0_reg[0]_i_3__93_3 ;
  wire \q0_reg[0]_i_3__93_4 ;
  wire \q0_reg[0]_i_3__93_n_3 ;

  LUT6 #(
    .INIT(64'h0000004800080010)) 
    \q0[0]_i_4__105 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__93_0 ),
        .I2(\q0_reg[0]_i_3__93_3 ),
        .I3(\q0_reg[0]_i_3__93_2 ),
        .I4(\q0_reg[0]_i_3__93_1 ),
        .I5(\q0_reg[0]_i_3__93_4 ),
        .O(\q0[0]_i_4__105_n_3 ));
  LUT6 #(
    .INIT(64'h1001090000800400)) 
    \q0[0]_i_5__93 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__93_0 ),
        .I2(\q0_reg[0]_i_3__93_1 ),
        .I3(\q0_reg[0]_i_3__93_2 ),
        .I4(\q0_reg[0]_i_3__93_3 ),
        .I5(\q0_reg[0]_i_3__93_4 ),
        .O(\q0[0]_i_5__93_n_3 ));
  LUT6 #(
    .INIT(64'h1002000200000000)) 
    \q0[0]_i_6__93 
       (.I0(\q0_reg[0]_i_3__93_3 ),
        .I1(\q0_reg[0]_i_3__93_2 ),
        .I2(\q0_reg[0]_i_3__93_1 ),
        .I3(\q0_reg[0]_i_3__93_0 ),
        .I4(\q0_reg[0]_i_3__93_4 ),
        .I5(Q[1]),
        .O(\q0[0]_i_6__93_n_3 ));
  LUT6 #(
    .INIT(64'h0040000000000201)) 
    \q0[0]_i_7__93 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__93_0 ),
        .I2(\q0_reg[0]_i_3__93_3 ),
        .I3(\q0_reg[0]_i_3__93_2 ),
        .I4(\q0_reg[0]_i_3__93_1 ),
        .I5(\q0_reg[0]_i_3__93_4 ),
        .O(\q0[0]_i_7__93_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__93_n_3 ),
        .Q(p_ZL14storage_matrix_163_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__93 
       (.I0(\q0_reg[0]_i_2__93_n_3 ),
        .I1(\q0_reg[0]_i_3__93_n_3 ),
        .O(\q0_reg[0]_i_1__93_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__93 
       (.I0(\q0[0]_i_4__105_n_3 ),
        .I1(\q0[0]_i_5__93_n_3 ),
        .O(\q0_reg[0]_i_2__93_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__93 
       (.I0(\q0[0]_i_6__93_n_3 ),
        .I1(\q0[0]_i_7__93_n_3 ),
        .O(\q0_reg[0]_i_3__93_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R
   (p_ZL14storage_matrix_164_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__113_0 ,
    \q0_reg[0]_i_2__113_1 ,
    \q0_reg[0]_i_2__113_2 ,
    \q0_reg[0]_i_2__113_3 ,
    \q0_reg[0]_i_2__113_4 ,
    \q0_reg[0]_i_2__113_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_164_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__113_0 ;
  input \q0_reg[0]_i_2__113_1 ;
  input \q0_reg[0]_i_2__113_2 ;
  input \q0_reg[0]_i_2__113_3 ;
  input \q0_reg[0]_i_2__113_4 ;
  input \q0_reg[0]_i_2__113_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_164_q0;
  wire \q0[0]_i_4__129_n_3 ;
  wire \q0[0]_i_5__114_n_3 ;
  wire \q0[0]_i_6__114_n_3 ;
  wire \q0[0]_i_7__113_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__113_n_3 ;
  wire \q0_reg[0]_i_2__113_0 ;
  wire \q0_reg[0]_i_2__113_1 ;
  wire \q0_reg[0]_i_2__113_2 ;
  wire \q0_reg[0]_i_2__113_3 ;
  wire \q0_reg[0]_i_2__113_4 ;
  wire \q0_reg[0]_i_2__113_5 ;
  wire \q0_reg[0]_i_2__113_n_3 ;
  wire \q0_reg[0]_i_3__113_n_3 ;

  LUT6 #(
    .INIT(64'h0000200000001000)) 
    \q0[0]_i_4__129 
       (.I0(\q0_reg[0]_i_2__113_0 ),
        .I1(\q0_reg[0]_i_2__113_5 ),
        .I2(\q0_reg[0]_i_2__113_4 ),
        .I3(\q0_reg[0]_i_2__113_3 ),
        .I4(\q0_reg[0]_i_2__113_2 ),
        .I5(\q0_reg[0]_i_2__113_1 ),
        .O(\q0[0]_i_4__129_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002012180)) 
    \q0[0]_i_5__114 
       (.I0(\q0_reg[0]_i_2__113_2 ),
        .I1(\q0_reg[0]_i_2__113_3 ),
        .I2(\q0_reg[0]_i_2__113_4 ),
        .I3(\q0_reg[0]_i_2__113_5 ),
        .I4(\q0_reg[0]_i_2__113_1 ),
        .I5(\q0_reg[0]_i_2__113_0 ),
        .O(\q0[0]_i_5__114_n_3 ));
  LUT6 #(
    .INIT(64'h2000000400000000)) 
    \q0[0]_i_6__114 
       (.I0(\q0_reg[0]_i_2__113_0 ),
        .I1(\q0_reg[0]_i_2__113_5 ),
        .I2(\q0_reg[0]_i_2__113_4 ),
        .I3(\q0_reg[0]_i_2__113_3 ),
        .I4(\q0_reg[0]_i_2__113_2 ),
        .I5(\q0_reg[0]_i_2__113_1 ),
        .O(\q0[0]_i_6__114_n_3 ));
  LUT6 #(
    .INIT(64'h0000010400008000)) 
    \q0[0]_i_7__113 
       (.I0(\q0_reg[0]_i_2__113_0 ),
        .I1(\q0_reg[0]_i_2__113_1 ),
        .I2(\q0_reg[0]_i_2__113_2 ),
        .I3(\q0_reg[0]_i_2__113_3 ),
        .I4(\q0_reg[0]_i_2__113_4 ),
        .I5(\q0_reg[0]_i_2__113_5 ),
        .O(\q0[0]_i_7__113_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__113_n_3 ),
        .Q(p_ZL14storage_matrix_164_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__113 
       (.I0(\q0_reg[0]_i_2__113_n_3 ),
        .I1(\q0_reg[0]_i_3__113_n_3 ),
        .O(\q0_reg[0]_i_1__113_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__113 
       (.I0(\q0[0]_i_4__129_n_3 ),
        .I1(\q0[0]_i_5__114_n_3 ),
        .O(\q0_reg[0]_i_2__113_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__113 
       (.I0(\q0[0]_i_6__114_n_3 ),
        .I1(\q0[0]_i_7__113_n_3 ),
        .O(\q0_reg[0]_i_3__113_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R
   (p_ZL14storage_matrix_165_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__138_0 ,
    \q0_reg[0]_i_2__138_1 ,
    Q,
    \q0_reg[0]_i_2__138_2 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_165_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__138_0 ;
  input \q0_reg[0]_i_2__138_1 ;
  input [2:0]Q;
  input \q0_reg[0]_i_2__138_2 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_165_q0;
  wire \q0[0]_i_4__160_n_3 ;
  wire \q0[0]_i_5__139_n_3 ;
  wire \q0[0]_i_6__139_n_3 ;
  wire \q0[0]_i_7__138_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__138_n_3 ;
  wire \q0_reg[0]_i_2__138_0 ;
  wire \q0_reg[0]_i_2__138_1 ;
  wire \q0_reg[0]_i_2__138_2 ;
  wire \q0_reg[0]_i_2__138_n_3 ;
  wire \q0_reg[0]_i_3__138_n_3 ;

  LUT6 #(
    .INIT(64'h0000000040400040)) 
    \q0[0]_i_4__160 
       (.I0(Q[2]),
        .I1(\q0_reg[0]_i_2__138_2 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__138_0 ),
        .I4(\q0_reg[0]_i_2__138_1 ),
        .I5(Q[0]),
        .O(\q0[0]_i_4__160_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \q0[0]_i_5__139 
       (.I0(\q0_reg[0]_i_2__138_0 ),
        .I1(\q0_reg[0]_i_2__138_1 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__138_2 ),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\q0[0]_i_5__139_n_3 ));
  LUT6 #(
    .INIT(64'hA000200028C01802)) 
    \q0[0]_i_6__139 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__138_0 ),
        .I2(\q0_reg[0]_i_2__138_1 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__138_2 ),
        .I5(Q[2]),
        .O(\q0[0]_i_6__139_n_3 ));
  LUT6 #(
    .INIT(64'h0200000000000100)) 
    \q0[0]_i_7__138 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_i_2__138_2 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__138_1 ),
        .I5(\q0_reg[0]_i_2__138_0 ),
        .O(\q0[0]_i_7__138_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__138_n_3 ),
        .Q(p_ZL14storage_matrix_165_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__138 
       (.I0(\q0_reg[0]_i_2__138_n_3 ),
        .I1(\q0_reg[0]_i_3__138_n_3 ),
        .O(\q0_reg[0]_i_1__138_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__138 
       (.I0(\q0[0]_i_4__160_n_3 ),
        .I1(\q0[0]_i_5__139_n_3 ),
        .O(\q0_reg[0]_i_2__138_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__138 
       (.I0(\q0[0]_i_6__139_n_3 ),
        .I1(\q0[0]_i_7__138_n_3 ),
        .O(\q0_reg[0]_i_3__138_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R
   (p_ZL14storage_matrix_166_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    address0,
    \q0_reg[0]_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_166_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [1:0]address0;
  input \q0_reg[0]_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_166_q0;
  wire \q0[0]_i_1__47_n_3 ;
  wire \q0[0]_i_2__46_n_3 ;
  wire \q0[0]_i_3__41_n_3 ;
  wire \q0[0]_i_4__192_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \q0[0]_i_1__47 
       (.I0(\q0[0]_i_2__46_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0[0]_i_3__41_n_3 ),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0[0]_i_4__192_n_3 ),
        .O(\q0[0]_i_1__47_n_3 ));
  LUT6 #(
    .INIT(64'h002D100010400022)) 
    \q0[0]_i_2__46 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[0]),
        .I4(address0[1]),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_2__46_n_3 ));
  LUT6 #(
    .INIT(64'h0080000000004410)) 
    \q0[0]_i_3__41 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_5 ),
        .I4(\q0_reg[0]_0 ),
        .I5(address0[1]),
        .O(\q0[0]_i_3__41_n_3 ));
  LUT6 #(
    .INIT(64'h8002820208000008)) 
    \q0[0]_i_4__192 
       (.I0(\q0_reg[0]_4 ),
        .I1(address0[1]),
        .I2(address0[0]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_4__192_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__47_n_3 ),
        .Q(p_ZL14storage_matrix_166_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R
   (p_ZL14storage_matrix_167_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__188_0 ,
    Q,
    \q0_reg[0]_i_3__188_1 ,
    \q0_reg[0]_i_3__188_2 ,
    \q0_reg[0]_i_3__188_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_167_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__188_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_3__188_1 ;
  input \q0_reg[0]_i_3__188_2 ;
  input \q0_reg[0]_i_3__188_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_167_q0;
  wire \q0[0]_i_4__221_n_3 ;
  wire \q0[0]_i_5__190_n_3 ;
  wire \q0[0]_i_6__189_n_3 ;
  wire \q0[0]_i_7__188_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__188_n_3 ;
  wire \q0_reg[0]_i_2__188_n_3 ;
  wire \q0_reg[0]_i_3__188_0 ;
  wire \q0_reg[0]_i_3__188_1 ;
  wire \q0_reg[0]_i_3__188_2 ;
  wire \q0_reg[0]_i_3__188_3 ;
  wire \q0_reg[0]_i_3__188_n_3 ;

  LUT6 #(
    .INIT(64'h8008000000420400)) 
    \q0[0]_i_4__221 
       (.I0(\q0_reg[0]_i_3__188_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__188_2 ),
        .I4(\q0_reg[0]_i_3__188_1 ),
        .I5(\q0_reg[0]_i_3__188_3 ),
        .O(\q0[0]_i_4__221_n_3 ));
  LUT6 #(
    .INIT(64'h0000000024000A80)) 
    \q0[0]_i_5__190 
       (.I0(\q0_reg[0]_i_3__188_0 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__188_2 ),
        .I3(\q0_reg[0]_i_3__188_1 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_3__188_3 ),
        .O(\q0[0]_i_5__190_n_3 ));
  LUT6 #(
    .INIT(64'h4000800080600001)) 
    \q0[0]_i_6__189 
       (.I0(\q0_reg[0]_i_3__188_0 ),
        .I1(\q0_reg[0]_i_3__188_3 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__188_1 ),
        .I4(\q0_reg[0]_i_3__188_2 ),
        .I5(Q[0]),
        .O(\q0[0]_i_6__189_n_3 ));
  LUT6 #(
    .INIT(64'h004880AC00000002)) 
    \q0[0]_i_7__188 
       (.I0(\q0_reg[0]_i_3__188_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__188_1 ),
        .I3(\q0_reg[0]_i_3__188_2 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_3__188_3 ),
        .O(\q0[0]_i_7__188_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__188_n_3 ),
        .Q(p_ZL14storage_matrix_167_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__188 
       (.I0(\q0_reg[0]_i_2__188_n_3 ),
        .I1(\q0_reg[0]_i_3__188_n_3 ),
        .O(\q0_reg[0]_i_1__188_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__188 
       (.I0(\q0[0]_i_4__221_n_3 ),
        .I1(\q0[0]_i_5__190_n_3 ),
        .O(\q0_reg[0]_i_2__188_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__188 
       (.I0(\q0[0]_i_6__189_n_3 ),
        .I1(\q0[0]_i_7__188_n_3 ),
        .O(\q0_reg[0]_i_3__188_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R
   (p_ZL14storage_matrix_168_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__17_0 ,
    \q0_reg[0]_i_3__17_1 ,
    \q0_reg[0]_i_3__17_2 ,
    \q0_reg[0]_i_3__17_3 ,
    \q0_reg[0]_i_3__17_4 ,
    \q0_reg[0]_i_3__17_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_168_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__17_0 ;
  input \q0_reg[0]_i_3__17_1 ;
  input \q0_reg[0]_i_3__17_2 ;
  input \q0_reg[0]_i_3__17_3 ;
  input \q0_reg[0]_i_3__17_4 ;
  input \q0_reg[0]_i_3__17_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_168_q0;
  wire \q0[0]_i_4__19_n_3 ;
  wire \q0[0]_i_5__17_n_3 ;
  wire \q0[0]_i_6__17_n_3 ;
  wire \q0[0]_i_7__17_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__17_n_3 ;
  wire \q0_reg[0]_i_2__17_n_3 ;
  wire \q0_reg[0]_i_3__17_0 ;
  wire \q0_reg[0]_i_3__17_1 ;
  wire \q0_reg[0]_i_3__17_2 ;
  wire \q0_reg[0]_i_3__17_3 ;
  wire \q0_reg[0]_i_3__17_4 ;
  wire \q0_reg[0]_i_3__17_5 ;
  wire \q0_reg[0]_i_3__17_n_3 ;

  LUT6 #(
    .INIT(64'h2050120041000040)) 
    \q0[0]_i_4__19 
       (.I0(\q0_reg[0]_i_3__17_0 ),
        .I1(\q0_reg[0]_i_3__17_1 ),
        .I2(\q0_reg[0]_i_3__17_2 ),
        .I3(\q0_reg[0]_i_3__17_3 ),
        .I4(\q0_reg[0]_i_3__17_4 ),
        .I5(\q0_reg[0]_i_3__17_5 ),
        .O(\q0[0]_i_4__19_n_3 ));
  LUT6 #(
    .INIT(64'h064C000100022002)) 
    \q0[0]_i_5__17 
       (.I0(\q0_reg[0]_i_3__17_0 ),
        .I1(\q0_reg[0]_i_3__17_5 ),
        .I2(\q0_reg[0]_i_3__17_4 ),
        .I3(\q0_reg[0]_i_3__17_3 ),
        .I4(\q0_reg[0]_i_3__17_2 ),
        .I5(\q0_reg[0]_i_3__17_1 ),
        .O(\q0[0]_i_5__17_n_3 ));
  LUT6 #(
    .INIT(64'h0100008020400000)) 
    \q0[0]_i_6__17 
       (.I0(\q0_reg[0]_i_3__17_0 ),
        .I1(\q0_reg[0]_i_3__17_1 ),
        .I2(\q0_reg[0]_i_3__17_5 ),
        .I3(\q0_reg[0]_i_3__17_4 ),
        .I4(\q0_reg[0]_i_3__17_3 ),
        .I5(\q0_reg[0]_i_3__17_2 ),
        .O(\q0[0]_i_6__17_n_3 ));
  LUT6 #(
    .INIT(64'h6004000000010010)) 
    \q0[0]_i_7__17 
       (.I0(\q0_reg[0]_i_3__17_0 ),
        .I1(\q0_reg[0]_i_3__17_1 ),
        .I2(\q0_reg[0]_i_3__17_2 ),
        .I3(\q0_reg[0]_i_3__17_4 ),
        .I4(\q0_reg[0]_i_3__17_3 ),
        .I5(\q0_reg[0]_i_3__17_5 ),
        .O(\q0[0]_i_7__17_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__17_n_3 ),
        .Q(p_ZL14storage_matrix_168_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__17 
       (.I0(\q0_reg[0]_i_2__17_n_3 ),
        .I1(\q0_reg[0]_i_3__17_n_3 ),
        .O(\q0_reg[0]_i_1__17_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__17 
       (.I0(\q0[0]_i_4__19_n_3 ),
        .I1(\q0[0]_i_5__17_n_3 ),
        .O(\q0_reg[0]_i_2__17_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__17 
       (.I0(\q0[0]_i_6__17_n_3 ),
        .I1(\q0[0]_i_7__17_n_3 ),
        .O(\q0_reg[0]_i_3__17_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R
   (p_ZL14storage_matrix_169_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__44_0 ,
    \q0_reg[0]_i_2__44_1 ,
    \q0_reg[0]_i_2__44_2 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_169_q0;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__44_0 ;
  input \q0_reg[0]_i_2__44_1 ;
  input \q0_reg[0]_i_2__44_2 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_169_q0;
  wire \q0[0]_i_4__48_n_3 ;
  wire \q0[0]_i_5__44_n_3 ;
  wire \q0[0]_i_6__44_n_3 ;
  wire \q0[0]_i_7__44_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__44_n_3 ;
  wire \q0_reg[0]_i_2__44_0 ;
  wire \q0_reg[0]_i_2__44_1 ;
  wire \q0_reg[0]_i_2__44_2 ;
  wire \q0_reg[0]_i_2__44_n_3 ;
  wire \q0_reg[0]_i_3__44_n_3 ;

  LUT6 #(
    .INIT(64'h8200000001808200)) 
    \q0[0]_i_4__48 
       (.I0(\q0_reg[0]_i_2__44_0 ),
        .I1(\q0_reg[0]_i_2__44_1 ),
        .I2(\q0_reg[0]_i_2__44_2 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\q0[0]_i_4__48_n_3 ));
  LUT6 #(
    .INIT(64'h4000002245202020)) 
    \q0[0]_i_5__44 
       (.I0(\q0_reg[0]_i_2__44_0 ),
        .I1(\q0_reg[0]_i_2__44_1 ),
        .I2(Q[0]),
        .I3(\q0_reg[0]_i_2__44_2 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\q0[0]_i_5__44_n_3 ));
  LUT6 #(
    .INIT(64'h0000000006000020)) 
    \q0[0]_i_6__44 
       (.I0(\q0_reg[0]_i_2__44_1 ),
        .I1(Q[2]),
        .I2(\q0_reg[0]_i_2__44_2 ),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__44_0 ),
        .O(\q0[0]_i_6__44_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004001000)) 
    \q0[0]_i_7__44 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__44_1 ),
        .I2(\q0_reg[0]_i_2__44_2 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_2__44_0 ),
        .O(\q0[0]_i_7__44_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__44_n_3 ),
        .Q(p_ZL14storage_matrix_169_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__44 
       (.I0(\q0_reg[0]_i_2__44_n_3 ),
        .I1(\q0_reg[0]_i_3__44_n_3 ),
        .O(\q0_reg[0]_i_1__44_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_2__44 
       (.I0(\q0[0]_i_4__48_n_3 ),
        .I1(\q0[0]_i_5__44_n_3 ),
        .O(\q0_reg[0]_i_2__44_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__44 
       (.I0(\q0[0]_i_6__44_n_3 ),
        .I1(\q0[0]_i_7__44_n_3 ),
        .O(\q0_reg[0]_i_3__44_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R
   (p_ZL14storage_matrix_16_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__1_0 ,
    \q0_reg[0]_i_2__1_1 ,
    \q0_reg[0]_i_2__1_2 ,
    \q0_reg[0]_i_2__1_3 ,
    \q0_reg[0]_i_2__1_4 ,
    \q0_reg[0]_i_2__1_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_16_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__1_0 ;
  input \q0_reg[0]_i_2__1_1 ;
  input \q0_reg[0]_i_2__1_2 ;
  input \q0_reg[0]_i_2__1_3 ;
  input \q0_reg[0]_i_2__1_4 ;
  input \q0_reg[0]_i_2__1_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_16_q0;
  wire \q0[0]_i_4__1_n_3 ;
  wire \q0[0]_i_5__1_n_3 ;
  wire \q0[0]_i_6__1_n_3 ;
  wire \q0[0]_i_7__1_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__1_n_3 ;
  wire \q0_reg[0]_i_2__1_0 ;
  wire \q0_reg[0]_i_2__1_1 ;
  wire \q0_reg[0]_i_2__1_2 ;
  wire \q0_reg[0]_i_2__1_3 ;
  wire \q0_reg[0]_i_2__1_4 ;
  wire \q0_reg[0]_i_2__1_5 ;
  wire \q0_reg[0]_i_2__1_n_3 ;
  wire \q0_reg[0]_i_3__1_n_3 ;

  LUT6 #(
    .INIT(64'h00C8001008000008)) 
    \q0[0]_i_4__1 
       (.I0(\q0_reg[0]_i_2__1_0 ),
        .I1(\q0_reg[0]_i_2__1_5 ),
        .I2(\q0_reg[0]_i_2__1_3 ),
        .I3(\q0_reg[0]_i_2__1_4 ),
        .I4(\q0_reg[0]_i_2__1_2 ),
        .I5(\q0_reg[0]_i_2__1_1 ),
        .O(\q0[0]_i_4__1_n_3 ));
  LUT6 #(
    .INIT(64'h8400000080020010)) 
    \q0[0]_i_5__1 
       (.I0(\q0_reg[0]_i_2__1_0 ),
        .I1(\q0_reg[0]_i_2__1_1 ),
        .I2(\q0_reg[0]_i_2__1_5 ),
        .I3(\q0_reg[0]_i_2__1_3 ),
        .I4(\q0_reg[0]_i_2__1_4 ),
        .I5(\q0_reg[0]_i_2__1_2 ),
        .O(\q0[0]_i_5__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000041001100025)) 
    \q0[0]_i_6__1 
       (.I0(\q0_reg[0]_i_2__1_0 ),
        .I1(\q0_reg[0]_i_2__1_1 ),
        .I2(\q0_reg[0]_i_2__1_2 ),
        .I3(\q0_reg[0]_i_2__1_3 ),
        .I4(\q0_reg[0]_i_2__1_4 ),
        .I5(\q0_reg[0]_i_2__1_5 ),
        .O(\q0[0]_i_6__1_n_3 ));
  LUT6 #(
    .INIT(64'h0800018040002004)) 
    \q0[0]_i_7__1 
       (.I0(\q0_reg[0]_i_2__1_0 ),
        .I1(\q0_reg[0]_i_2__1_1 ),
        .I2(\q0_reg[0]_i_2__1_5 ),
        .I3(\q0_reg[0]_i_2__1_3 ),
        .I4(\q0_reg[0]_i_2__1_4 ),
        .I5(\q0_reg[0]_i_2__1_2 ),
        .O(\q0[0]_i_7__1_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__1_n_3 ),
        .Q(p_ZL14storage_matrix_16_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__1 
       (.I0(\q0_reg[0]_i_2__1_n_3 ),
        .I1(\q0_reg[0]_i_3__1_n_3 ),
        .O(\q0_reg[0]_i_1__1_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__1 
       (.I0(\q0[0]_i_4__1_n_3 ),
        .I1(\q0[0]_i_5__1_n_3 ),
        .O(\q0_reg[0]_i_2__1_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__1 
       (.I0(\q0[0]_i_6__1_n_3 ),
        .I1(\q0[0]_i_7__1_n_3 ),
        .O(\q0_reg[0]_i_3__1_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R
   (p_ZL14storage_matrix_170_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__68_0 ,
    \q0_reg[0]_i_2__68_1 ,
    \q0_reg[0]_i_2__68_2 ,
    \q0_reg[0]_i_2__68_3 ,
    \q0_reg[0]_i_2__68_4 ,
    \q0_reg[0]_i_2__68_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_170_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__68_0 ;
  input \q0_reg[0]_i_2__68_1 ;
  input \q0_reg[0]_i_2__68_2 ;
  input \q0_reg[0]_i_2__68_3 ;
  input \q0_reg[0]_i_2__68_4 ;
  input \q0_reg[0]_i_2__68_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_170_q0;
  wire \q0[0]_i_4__76_n_3 ;
  wire \q0[0]_i_5__68_n_3 ;
  wire \q0[0]_i_6__68_n_3 ;
  wire \q0[0]_i_7__68_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__68_n_3 ;
  wire \q0_reg[0]_i_2__68_0 ;
  wire \q0_reg[0]_i_2__68_1 ;
  wire \q0_reg[0]_i_2__68_2 ;
  wire \q0_reg[0]_i_2__68_3 ;
  wire \q0_reg[0]_i_2__68_4 ;
  wire \q0_reg[0]_i_2__68_5 ;
  wire \q0_reg[0]_i_2__68_n_3 ;
  wire \q0_reg[0]_i_3__68_n_3 ;

  LUT6 #(
    .INIT(64'h8800800218810500)) 
    \q0[0]_i_4__76 
       (.I0(\q0_reg[0]_i_2__68_0 ),
        .I1(\q0_reg[0]_i_2__68_1 ),
        .I2(\q0_reg[0]_i_2__68_5 ),
        .I3(\q0_reg[0]_i_2__68_3 ),
        .I4(\q0_reg[0]_i_2__68_4 ),
        .I5(\q0_reg[0]_i_2__68_2 ),
        .O(\q0[0]_i_4__76_n_3 ));
  LUT6 #(
    .INIT(64'h0080030000000004)) 
    \q0[0]_i_5__68 
       (.I0(\q0_reg[0]_i_2__68_4 ),
        .I1(\q0_reg[0]_i_2__68_0 ),
        .I2(\q0_reg[0]_i_2__68_5 ),
        .I3(\q0_reg[0]_i_2__68_3 ),
        .I4(\q0_reg[0]_i_2__68_2 ),
        .I5(\q0_reg[0]_i_2__68_1 ),
        .O(\q0[0]_i_5__68_n_3 ));
  LUT6 #(
    .INIT(64'h2200894C00400000)) 
    \q0[0]_i_6__68 
       (.I0(\q0_reg[0]_i_2__68_0 ),
        .I1(\q0_reg[0]_i_2__68_1 ),
        .I2(\q0_reg[0]_i_2__68_2 ),
        .I3(\q0_reg[0]_i_2__68_3 ),
        .I4(\q0_reg[0]_i_2__68_4 ),
        .I5(\q0_reg[0]_i_2__68_5 ),
        .O(\q0[0]_i_6__68_n_3 ));
  LUT6 #(
    .INIT(64'h0000000024002000)) 
    \q0[0]_i_7__68 
       (.I0(\q0_reg[0]_i_2__68_5 ),
        .I1(\q0_reg[0]_i_2__68_3 ),
        .I2(\q0_reg[0]_i_2__68_4 ),
        .I3(\q0_reg[0]_i_2__68_2 ),
        .I4(\q0_reg[0]_i_2__68_1 ),
        .I5(\q0_reg[0]_i_2__68_0 ),
        .O(\q0[0]_i_7__68_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__68_n_3 ),
        .Q(p_ZL14storage_matrix_170_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__68 
       (.I0(\q0_reg[0]_i_2__68_n_3 ),
        .I1(\q0_reg[0]_i_3__68_n_3 ),
        .O(\q0_reg[0]_i_1__68_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__68 
       (.I0(\q0[0]_i_4__76_n_3 ),
        .I1(\q0[0]_i_5__68_n_3 ),
        .O(\q0_reg[0]_i_2__68_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__68 
       (.I0(\q0[0]_i_6__68_n_3 ),
        .I1(\q0[0]_i_7__68_n_3 ),
        .O(\q0_reg[0]_i_3__68_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R
   (p_ZL14storage_matrix_171_q0,
    address0,
    Q,
    \q0_reg[0]_i_3__94_0 ,
    \q0_reg[0]_i_3__94_1 ,
    \q0_reg[0]_i_3__94_2 ,
    \q0_reg[0]_i_3__94_3 ,
    \q0_reg[0]_i_3__94_4 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_171_q0;
  input [0:0]address0;
  input [1:0]Q;
  input \q0_reg[0]_i_3__94_0 ;
  input \q0_reg[0]_i_3__94_1 ;
  input \q0_reg[0]_i_3__94_2 ;
  input \q0_reg[0]_i_3__94_3 ;
  input \q0_reg[0]_i_3__94_4 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_171_q0;
  wire \q0[0]_i_4__106_n_3 ;
  wire \q0[0]_i_5__94_n_3 ;
  wire \q0[0]_i_6__94_n_3 ;
  wire \q0[0]_i_7__94_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__94_n_3 ;
  wire \q0_reg[0]_i_2__94_n_3 ;
  wire \q0_reg[0]_i_3__94_0 ;
  wire \q0_reg[0]_i_3__94_1 ;
  wire \q0_reg[0]_i_3__94_2 ;
  wire \q0_reg[0]_i_3__94_3 ;
  wire \q0_reg[0]_i_3__94_4 ;
  wire \q0_reg[0]_i_3__94_n_3 ;

  LUT6 #(
    .INIT(64'h0008400402000800)) 
    \q0[0]_i_4__106 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__94_1 ),
        .I2(\q0_reg[0]_i_3__94_2 ),
        .I3(\q0_reg[0]_i_3__94_0 ),
        .I4(\q0_reg[0]_i_3__94_3 ),
        .I5(\q0_reg[0]_i_3__94_4 ),
        .O(\q0[0]_i_4__106_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000045111)) 
    \q0[0]_i_5__94 
       (.I0(\q0_reg[0]_i_3__94_0 ),
        .I1(\q0_reg[0]_i_3__94_1 ),
        .I2(\q0_reg[0]_i_3__94_2 ),
        .I3(\q0_reg[0]_i_3__94_3 ),
        .I4(\q0_reg[0]_i_3__94_4 ),
        .I5(Q[1]),
        .O(\q0[0]_i_5__94_n_3 ));
  LUT6 #(
    .INIT(64'h02004080005D0000)) 
    \q0[0]_i_6__94 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__94_0 ),
        .I2(\q0_reg[0]_i_3__94_4 ),
        .I3(\q0_reg[0]_i_3__94_3 ),
        .I4(\q0_reg[0]_i_3__94_2 ),
        .I5(\q0_reg[0]_i_3__94_1 ),
        .O(\q0[0]_i_6__94_n_3 ));
  LUT6 #(
    .INIT(64'h0088000000051000)) 
    \q0[0]_i_7__94 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__94_2 ),
        .I2(\q0_reg[0]_i_3__94_4 ),
        .I3(\q0_reg[0]_i_3__94_3 ),
        .I4(\q0_reg[0]_i_3__94_0 ),
        .I5(\q0_reg[0]_i_3__94_1 ),
        .O(\q0[0]_i_7__94_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__94_n_3 ),
        .Q(p_ZL14storage_matrix_171_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__94 
       (.I0(\q0_reg[0]_i_2__94_n_3 ),
        .I1(\q0_reg[0]_i_3__94_n_3 ),
        .O(\q0_reg[0]_i_1__94_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_2__94 
       (.I0(\q0[0]_i_4__106_n_3 ),
        .I1(\q0[0]_i_5__94_n_3 ),
        .O(\q0_reg[0]_i_2__94_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__94 
       (.I0(\q0[0]_i_6__94_n_3 ),
        .I1(\q0[0]_i_7__94_n_3 ),
        .O(\q0_reg[0]_i_3__94_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R
   (p_ZL14storage_matrix_172_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__114_0 ,
    \q0_reg[0]_i_2__114_1 ,
    \q0_reg[0]_i_2__114_2 ,
    \q0_reg[0]_i_2__114_3 ,
    \q0_reg[0]_i_2__114_4 ,
    \q0_reg[0]_i_2__114_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_172_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__114_0 ;
  input \q0_reg[0]_i_2__114_1 ;
  input \q0_reg[0]_i_2__114_2 ;
  input \q0_reg[0]_i_2__114_3 ;
  input \q0_reg[0]_i_2__114_4 ;
  input \q0_reg[0]_i_2__114_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_172_q0;
  wire \q0[0]_i_4__130_n_3 ;
  wire \q0[0]_i_5__115_n_3 ;
  wire \q0[0]_i_6__115_n_3 ;
  wire \q0[0]_i_7__114_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__114_n_3 ;
  wire \q0_reg[0]_i_2__114_0 ;
  wire \q0_reg[0]_i_2__114_1 ;
  wire \q0_reg[0]_i_2__114_2 ;
  wire \q0_reg[0]_i_2__114_3 ;
  wire \q0_reg[0]_i_2__114_4 ;
  wire \q0_reg[0]_i_2__114_5 ;
  wire \q0_reg[0]_i_2__114_n_3 ;
  wire \q0_reg[0]_i_3__114_n_3 ;

  LUT6 #(
    .INIT(64'h8180044002000010)) 
    \q0[0]_i_4__130 
       (.I0(\q0_reg[0]_i_2__114_0 ),
        .I1(\q0_reg[0]_i_2__114_5 ),
        .I2(\q0_reg[0]_i_2__114_4 ),
        .I3(\q0_reg[0]_i_2__114_2 ),
        .I4(\q0_reg[0]_i_2__114_1 ),
        .I5(\q0_reg[0]_i_2__114_3 ),
        .O(\q0[0]_i_4__130_n_3 ));
  LUT6 #(
    .INIT(64'h0002000A01400000)) 
    \q0[0]_i_5__115 
       (.I0(\q0_reg[0]_i_2__114_0 ),
        .I1(\q0_reg[0]_i_2__114_5 ),
        .I2(\q0_reg[0]_i_2__114_3 ),
        .I3(\q0_reg[0]_i_2__114_1 ),
        .I4(\q0_reg[0]_i_2__114_2 ),
        .I5(\q0_reg[0]_i_2__114_4 ),
        .O(\q0[0]_i_5__115_n_3 ));
  LUT6 #(
    .INIT(64'h0102000008040004)) 
    \q0[0]_i_6__115 
       (.I0(\q0_reg[0]_i_2__114_0 ),
        .I1(\q0_reg[0]_i_2__114_5 ),
        .I2(\q0_reg[0]_i_2__114_3 ),
        .I3(\q0_reg[0]_i_2__114_1 ),
        .I4(\q0_reg[0]_i_2__114_2 ),
        .I5(\q0_reg[0]_i_2__114_4 ),
        .O(\q0[0]_i_6__115_n_3 ));
  LUT6 #(
    .INIT(64'hA22000080C031110)) 
    \q0[0]_i_7__114 
       (.I0(\q0_reg[0]_i_2__114_0 ),
        .I1(\q0_reg[0]_i_2__114_1 ),
        .I2(\q0_reg[0]_i_2__114_2 ),
        .I3(\q0_reg[0]_i_2__114_3 ),
        .I4(\q0_reg[0]_i_2__114_4 ),
        .I5(\q0_reg[0]_i_2__114_5 ),
        .O(\q0[0]_i_7__114_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__114_n_3 ),
        .Q(p_ZL14storage_matrix_172_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__114 
       (.I0(\q0_reg[0]_i_2__114_n_3 ),
        .I1(\q0_reg[0]_i_3__114_n_3 ),
        .O(\q0_reg[0]_i_1__114_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__114 
       (.I0(\q0[0]_i_4__130_n_3 ),
        .I1(\q0[0]_i_5__115_n_3 ),
        .O(\q0_reg[0]_i_2__114_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__114 
       (.I0(\q0[0]_i_6__115_n_3 ),
        .I1(\q0[0]_i_7__114_n_3 ),
        .O(\q0_reg[0]_i_3__114_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R
   (p_ZL14storage_matrix_173_q0,
    address0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_173_q0;
  input [1:0]address0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_173_q0;
  wire \q0[0]_i_1__40_n_3 ;
  wire \q0[0]_i_2__39_n_3 ;
  wire \q0[0]_i_3__34_n_3 ;
  wire \q0[0]_i_4__161_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \q0[0]_i_1__40 
       (.I0(\q0[0]_i_2__39_n_3 ),
        .I1(\q0[0]_i_3__34_n_3 ),
        .I2(address0[1]),
        .I3(\q0[0]_i_4__161_n_3 ),
        .I4(Q),
        .O(\q0[0]_i_1__40_n_3 ));
  LUT6 #(
    .INIT(64'h8100040008000080)) 
    \q0[0]_i_2__39 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_4 ),
        .I4(\q0_reg[0]_3 ),
        .I5(address0[0]),
        .O(\q0[0]_i_2__39_n_3 ));
  LUT6 #(
    .INIT(64'h0100010800000000)) 
    \q0[0]_i_3__34 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[0]),
        .I4(\q0_reg[0]_1 ),
        .I5(\q0_reg[0]_0 ),
        .O(\q0[0]_i_3__34_n_3 ));
  LUT6 #(
    .INIT(64'h0C00500000000000)) 
    \q0[0]_i_4__161 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_3 ),
        .I4(\q0_reg[0]_4 ),
        .I5(address0[0]),
        .O(\q0[0]_i_4__161_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__40_n_3 ),
        .Q(p_ZL14storage_matrix_173_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R
   (p_ZL14storage_matrix_174_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__163_0 ,
    \q0_reg[0]_i_2__163_1 ,
    \q0_reg[0]_i_2__163_2 ,
    \q0_reg[0]_i_2__163_3 ,
    \q0_reg[0]_i_2__163_4 ,
    \q0_reg[0]_i_2__163_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_174_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__163_0 ;
  input \q0_reg[0]_i_2__163_1 ;
  input \q0_reg[0]_i_2__163_2 ;
  input \q0_reg[0]_i_2__163_3 ;
  input \q0_reg[0]_i_2__163_4 ;
  input \q0_reg[0]_i_2__163_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_174_q0;
  wire \q0[0]_i_4__193_n_3 ;
  wire \q0[0]_i_5__164_n_3 ;
  wire \q0[0]_i_6__164_n_3 ;
  wire \q0[0]_i_7__163_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__163_n_3 ;
  wire \q0_reg[0]_i_2__163_0 ;
  wire \q0_reg[0]_i_2__163_1 ;
  wire \q0_reg[0]_i_2__163_2 ;
  wire \q0_reg[0]_i_2__163_3 ;
  wire \q0_reg[0]_i_2__163_4 ;
  wire \q0_reg[0]_i_2__163_5 ;
  wire \q0_reg[0]_i_2__163_n_3 ;
  wire \q0_reg[0]_i_3__163_n_3 ;

  LUT6 #(
    .INIT(64'h0020100008002280)) 
    \q0[0]_i_4__193 
       (.I0(\q0_reg[0]_i_2__163_0 ),
        .I1(\q0_reg[0]_i_2__163_5 ),
        .I2(\q0_reg[0]_i_2__163_3 ),
        .I3(\q0_reg[0]_i_2__163_4 ),
        .I4(\q0_reg[0]_i_2__163_2 ),
        .I5(\q0_reg[0]_i_2__163_1 ),
        .O(\q0[0]_i_4__193_n_3 ));
  LUT6 #(
    .INIT(64'h0080800000000300)) 
    \q0[0]_i_5__164 
       (.I0(\q0_reg[0]_i_2__163_2 ),
        .I1(\q0_reg[0]_i_2__163_0 ),
        .I2(\q0_reg[0]_i_2__163_5 ),
        .I3(\q0_reg[0]_i_2__163_3 ),
        .I4(\q0_reg[0]_i_2__163_4 ),
        .I5(\q0_reg[0]_i_2__163_1 ),
        .O(\q0[0]_i_5__164_n_3 ));
  LUT6 #(
    .INIT(64'h0001002000002000)) 
    \q0[0]_i_6__164 
       (.I0(\q0_reg[0]_i_2__163_0 ),
        .I1(\q0_reg[0]_i_2__163_5 ),
        .I2(\q0_reg[0]_i_2__163_3 ),
        .I3(\q0_reg[0]_i_2__163_4 ),
        .I4(\q0_reg[0]_i_2__163_2 ),
        .I5(\q0_reg[0]_i_2__163_1 ),
        .O(\q0[0]_i_6__164_n_3 ));
  LUT6 #(
    .INIT(64'h0800010800044004)) 
    \q0[0]_i_7__163 
       (.I0(\q0_reg[0]_i_2__163_0 ),
        .I1(\q0_reg[0]_i_2__163_1 ),
        .I2(\q0_reg[0]_i_2__163_2 ),
        .I3(\q0_reg[0]_i_2__163_3 ),
        .I4(\q0_reg[0]_i_2__163_4 ),
        .I5(\q0_reg[0]_i_2__163_5 ),
        .O(\q0[0]_i_7__163_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__163_n_3 ),
        .Q(p_ZL14storage_matrix_174_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__163 
       (.I0(\q0_reg[0]_i_2__163_n_3 ),
        .I1(\q0_reg[0]_i_3__163_n_3 ),
        .O(\q0_reg[0]_i_1__163_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__163 
       (.I0(\q0[0]_i_4__193_n_3 ),
        .I1(\q0[0]_i_5__164_n_3 ),
        .O(\q0_reg[0]_i_2__163_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__163 
       (.I0(\q0[0]_i_6__164_n_3 ),
        .I1(\q0[0]_i_7__163_n_3 ),
        .O(\q0_reg[0]_i_3__163_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R
   (p_ZL14storage_matrix_175_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__189_0 ,
    Q,
    \q0_reg[0]_i_3__189_1 ,
    \q0_reg[0]_i_3__189_2 ,
    \q0_reg[0]_i_3__189_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_175_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__189_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_3__189_1 ;
  input \q0_reg[0]_i_3__189_2 ;
  input \q0_reg[0]_i_3__189_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_175_q0;
  wire \q0[0]_i_4__222_n_3 ;
  wire \q0[0]_i_5__191_n_3 ;
  wire \q0[0]_i_6__190_n_3 ;
  wire \q0[0]_i_7__189_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__189_n_3 ;
  wire \q0_reg[0]_i_2__189_n_3 ;
  wire \q0_reg[0]_i_3__189_0 ;
  wire \q0_reg[0]_i_3__189_1 ;
  wire \q0_reg[0]_i_3__189_2 ;
  wire \q0_reg[0]_i_3__189_3 ;
  wire \q0_reg[0]_i_3__189_n_3 ;

  LUT6 #(
    .INIT(64'h0002000000001000)) 
    \q0[0]_i_4__222 
       (.I0(\q0_reg[0]_i_3__189_0 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__189_1 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__189_2 ),
        .I5(\q0_reg[0]_i_3__189_3 ),
        .O(\q0[0]_i_4__222_n_3 ));
  LUT6 #(
    .INIT(64'h0000020000030008)) 
    \q0[0]_i_5__191 
       (.I0(\q0_reg[0]_i_3__189_0 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__189_1 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__189_2 ),
        .I5(\q0_reg[0]_i_3__189_3 ),
        .O(\q0[0]_i_5__191_n_3 ));
  LUT6 #(
    .INIT(64'h0000000122000002)) 
    \q0[0]_i_6__190 
       (.I0(\q0_reg[0]_i_3__189_0 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__189_1 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__189_2 ),
        .I5(\q0_reg[0]_i_3__189_3 ),
        .O(\q0[0]_i_6__190_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000080001)) 
    \q0[0]_i_7__189 
       (.I0(\q0_reg[0]_i_3__189_0 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__189_1 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__189_2 ),
        .I5(\q0_reg[0]_i_3__189_3 ),
        .O(\q0[0]_i_7__189_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__189_n_3 ),
        .Q(p_ZL14storage_matrix_175_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__189 
       (.I0(\q0_reg[0]_i_2__189_n_3 ),
        .I1(\q0_reg[0]_i_3__189_n_3 ),
        .O(\q0_reg[0]_i_1__189_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__189 
       (.I0(\q0[0]_i_4__222_n_3 ),
        .I1(\q0[0]_i_5__191_n_3 ),
        .O(\q0_reg[0]_i_2__189_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__189 
       (.I0(\q0[0]_i_6__190_n_3 ),
        .I1(\q0[0]_i_7__189_n_3 ),
        .O(\q0_reg[0]_i_3__189_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R
   (p_ZL14storage_matrix_176_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__18_0 ,
    \q0_reg[0]_i_2__18_1 ,
    \q0_reg[0]_i_2__18_2 ,
    \q0_reg[0]_i_2__18_3 ,
    \q0_reg[0]_i_2__18_4 ,
    \q0_reg[0]_i_2__18_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_176_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__18_0 ;
  input \q0_reg[0]_i_2__18_1 ;
  input \q0_reg[0]_i_2__18_2 ;
  input \q0_reg[0]_i_2__18_3 ;
  input \q0_reg[0]_i_2__18_4 ;
  input \q0_reg[0]_i_2__18_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_176_q0;
  wire \q0[0]_i_4__20_n_3 ;
  wire \q0[0]_i_5__18_n_3 ;
  wire \q0[0]_i_6__18_n_3 ;
  wire \q0[0]_i_7__18_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__18_n_3 ;
  wire \q0_reg[0]_i_2__18_0 ;
  wire \q0_reg[0]_i_2__18_1 ;
  wire \q0_reg[0]_i_2__18_2 ;
  wire \q0_reg[0]_i_2__18_3 ;
  wire \q0_reg[0]_i_2__18_4 ;
  wire \q0_reg[0]_i_2__18_5 ;
  wire \q0_reg[0]_i_2__18_n_3 ;
  wire \q0_reg[0]_i_3__18_n_3 ;

  LUT6 #(
    .INIT(64'h0004100000000080)) 
    \q0[0]_i_4__20 
       (.I0(\q0_reg[0]_i_2__18_5 ),
        .I1(\q0_reg[0]_i_2__18_4 ),
        .I2(\q0_reg[0]_i_2__18_0 ),
        .I3(\q0_reg[0]_i_2__18_1 ),
        .I4(\q0_reg[0]_i_2__18_2 ),
        .I5(\q0_reg[0]_i_2__18_3 ),
        .O(\q0[0]_i_4__20_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000028000)) 
    \q0[0]_i_5__18 
       (.I0(\q0_reg[0]_i_2__18_4 ),
        .I1(\q0_reg[0]_i_2__18_3 ),
        .I2(\q0_reg[0]_i_2__18_2 ),
        .I3(\q0_reg[0]_i_2__18_1 ),
        .I4(\q0_reg[0]_i_2__18_0 ),
        .I5(\q0_reg[0]_i_2__18_5 ),
        .O(\q0[0]_i_5__18_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000089101)) 
    \q0[0]_i_6__18 
       (.I0(\q0_reg[0]_i_2__18_0 ),
        .I1(\q0_reg[0]_i_2__18_1 ),
        .I2(\q0_reg[0]_i_2__18_2 ),
        .I3(\q0_reg[0]_i_2__18_3 ),
        .I4(\q0_reg[0]_i_2__18_4 ),
        .I5(\q0_reg[0]_i_2__18_5 ),
        .O(\q0[0]_i_6__18_n_3 ));
  LUT6 #(
    .INIT(64'h0000000010000002)) 
    \q0[0]_i_7__18 
       (.I0(\q0_reg[0]_i_2__18_5 ),
        .I1(\q0_reg[0]_i_2__18_3 ),
        .I2(\q0_reg[0]_i_2__18_2 ),
        .I3(\q0_reg[0]_i_2__18_1 ),
        .I4(\q0_reg[0]_i_2__18_0 ),
        .I5(\q0_reg[0]_i_2__18_4 ),
        .O(\q0[0]_i_7__18_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__18_n_3 ),
        .Q(p_ZL14storage_matrix_176_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__18 
       (.I0(\q0_reg[0]_i_2__18_n_3 ),
        .I1(\q0_reg[0]_i_3__18_n_3 ),
        .O(\q0_reg[0]_i_1__18_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__18 
       (.I0(\q0[0]_i_4__20_n_3 ),
        .I1(\q0[0]_i_5__18_n_3 ),
        .O(\q0_reg[0]_i_2__18_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__18 
       (.I0(\q0[0]_i_6__18_n_3 ),
        .I1(\q0[0]_i_7__18_n_3 ),
        .O(\q0_reg[0]_i_3__18_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [3:0]\q0_reg[0]_1 ;
  input [1:0]address0;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__7_n_3 ;
  wire \q0[0]_i_2__7_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;

  LUT5 #(
    .INIT(32'h00000881)) 
    \q0[0]_i_1__7 
       (.I0(\q0_reg[0]_1 [3]),
        .I1(address0[1]),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_3 ),
        .I4(\q0[0]_i_2__7_n_3 ),
        .O(\q0[0]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'hEFFEEFFFBFFBEFFF)) 
    \q0[0]_i_2__7 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_1 [2]),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_1 [0]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_2__7_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__7_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R
   (p_ZL14storage_matrix_178_q0,
    \q0_reg[0]_0 ,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_178_q0;
  input \q0_reg[0]_0 ;
  input [1:0]address0;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_178_q0;
  wire \q0[0]_i_1__15_n_3 ;
  wire \q0[0]_i_2__56_n_3 ;
  wire \q0[0]_i_3__13_n_3 ;
  wire \q0[0]_i_4__77_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hA0C0AFC0)) 
    \q0[0]_i_1__15 
       (.I0(\q0[0]_i_2__56_n_3 ),
        .I1(\q0[0]_i_3__13_n_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_5 ),
        .I4(\q0[0]_i_4__77_n_3 ),
        .O(\q0[0]_i_1__15_n_3 ));
  LUT6 #(
    .INIT(64'h0000001480000000)) 
    \q0[0]_i_2__56 
       (.I0(\q0_reg[0]_0 ),
        .I1(address0[0]),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[0]_2 ),
        .I4(address0[1]),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_2__56_n_3 ));
  LUT6 #(
    .INIT(64'h0104800020000010)) 
    \q0[0]_i_3__13 
       (.I0(\q0_reg[0]_1 ),
        .I1(address0[1]),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_0 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_3__13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF69BFFFEFDFFF)) 
    \q0[0]_i_4__77 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_0 ),
        .I2(address0[1]),
        .I3(address0[0]),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_4__77_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__15_n_3 ),
        .Q(p_ZL14storage_matrix_178_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    address0,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [1:0]\q0_reg[0]_3 ;
  input [1:0]address0;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__21_n_3 ;
  wire \q0[0]_i_2__20_n_3 ;
  wire \q0[0]_i_3__18_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [1:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'hF088008F00880088)) 
    \q0[0]_i_1__21 
       (.I0(\q0[0]_i_2__20_n_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_3 [1]),
        .I4(address0[0]),
        .I5(\q0[0]_i_3__18_n_3 ),
        .O(\q0[0]_i_1__21_n_3 ));
  LUT6 #(
    .INIT(64'h0000010000800000)) 
    \q0[0]_i_2__20 
       (.I0(address0[0]),
        .I1(address0[1]),
        .I2(\q0_reg[0]_3 [0]),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_5 ),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_2__20_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \q0[0]_i_3__18 
       (.I0(\q0_reg[0]_3 [0]),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_5 ),
        .I3(\q0_reg[0]_1 ),
        .I4(address0[1]),
        .O(\q0[0]_i_3__18_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__21_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R
   (p_ZL14storage_matrix_17_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__29_0 ,
    \q0_reg[0]_i_3__29_1 ,
    \q0_reg[0]_i_3__29_2 ,
    \q0_reg[0]_i_3__29_3 ,
    \q0_reg[0]_i_3__29_4 ,
    \q0_reg[0]_i_3__29_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_17_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__29_0 ;
  input \q0_reg[0]_i_3__29_1 ;
  input \q0_reg[0]_i_3__29_2 ;
  input \q0_reg[0]_i_3__29_3 ;
  input \q0_reg[0]_i_3__29_4 ;
  input \q0_reg[0]_i_3__29_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_17_q0;
  wire \q0[0]_i_4__32_n_3 ;
  wire \q0[0]_i_5__29_n_3 ;
  wire \q0[0]_i_6__29_n_3 ;
  wire \q0[0]_i_7__29_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__29_n_3 ;
  wire \q0_reg[0]_i_2__29_n_3 ;
  wire \q0_reg[0]_i_3__29_0 ;
  wire \q0_reg[0]_i_3__29_1 ;
  wire \q0_reg[0]_i_3__29_2 ;
  wire \q0_reg[0]_i_3__29_3 ;
  wire \q0_reg[0]_i_3__29_4 ;
  wire \q0_reg[0]_i_3__29_5 ;
  wire \q0_reg[0]_i_3__29_n_3 ;

  LUT6 #(
    .INIT(64'h8600000000C02090)) 
    \q0[0]_i_4__32 
       (.I0(\q0_reg[0]_i_3__29_0 ),
        .I1(\q0_reg[0]_i_3__29_1 ),
        .I2(\q0_reg[0]_i_3__29_3 ),
        .I3(\q0_reg[0]_i_3__29_4 ),
        .I4(\q0_reg[0]_i_3__29_2 ),
        .I5(\q0_reg[0]_i_3__29_5 ),
        .O(\q0[0]_i_4__32_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020800002)) 
    \q0[0]_i_5__29 
       (.I0(\q0_reg[0]_i_3__29_1 ),
        .I1(\q0_reg[0]_i_3__29_5 ),
        .I2(\q0_reg[0]_i_3__29_3 ),
        .I3(\q0_reg[0]_i_3__29_4 ),
        .I4(\q0_reg[0]_i_3__29_2 ),
        .I5(\q0_reg[0]_i_3__29_0 ),
        .O(\q0[0]_i_5__29_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001412401)) 
    \q0[0]_i_6__29 
       (.I0(\q0_reg[0]_i_3__29_0 ),
        .I1(\q0_reg[0]_i_3__29_1 ),
        .I2(\q0_reg[0]_i_3__29_2 ),
        .I3(\q0_reg[0]_i_3__29_3 ),
        .I4(\q0_reg[0]_i_3__29_4 ),
        .I5(\q0_reg[0]_i_3__29_5 ),
        .O(\q0[0]_i_6__29_n_3 ));
  LUT6 #(
    .INIT(64'h0800104200008000)) 
    \q0[0]_i_7__29 
       (.I0(\q0_reg[0]_i_3__29_0 ),
        .I1(\q0_reg[0]_i_3__29_1 ),
        .I2(\q0_reg[0]_i_3__29_3 ),
        .I3(\q0_reg[0]_i_3__29_4 ),
        .I4(\q0_reg[0]_i_3__29_2 ),
        .I5(\q0_reg[0]_i_3__29_5 ),
        .O(\q0[0]_i_7__29_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__29_n_3 ),
        .Q(p_ZL14storage_matrix_17_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__29 
       (.I0(\q0_reg[0]_i_2__29_n_3 ),
        .I1(\q0_reg[0]_i_3__29_n_3 ),
        .O(\q0_reg[0]_i_1__29_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__29 
       (.I0(\q0[0]_i_4__32_n_3 ),
        .I1(\q0[0]_i_5__29_n_3 ),
        .O(\q0_reg[0]_i_2__29_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__29 
       (.I0(\q0[0]_i_6__29_n_3 ),
        .I1(\q0[0]_i_7__29_n_3 ),
        .O(\q0_reg[0]_i_3__29_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R
   (p_ZL14storage_matrix_180_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__115_0 ,
    \q0_reg[0]_i_2__115_1 ,
    \q0_reg[0]_i_2__115_2 ,
    \q0_reg[0]_i_2__115_3 ,
    \q0_reg[0]_i_2__115_4 ,
    \q0_reg[0]_i_2__115_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_180_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__115_0 ;
  input \q0_reg[0]_i_2__115_1 ;
  input \q0_reg[0]_i_2__115_2 ;
  input \q0_reg[0]_i_2__115_3 ;
  input \q0_reg[0]_i_2__115_4 ;
  input \q0_reg[0]_i_2__115_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_180_q0;
  wire \q0[0]_i_4__131_n_3 ;
  wire \q0[0]_i_5__116_n_3 ;
  wire \q0[0]_i_6__116_n_3 ;
  wire \q0[0]_i_7__115_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__115_n_3 ;
  wire \q0_reg[0]_i_2__115_0 ;
  wire \q0_reg[0]_i_2__115_1 ;
  wire \q0_reg[0]_i_2__115_2 ;
  wire \q0_reg[0]_i_2__115_3 ;
  wire \q0_reg[0]_i_2__115_4 ;
  wire \q0_reg[0]_i_2__115_5 ;
  wire \q0_reg[0]_i_2__115_n_3 ;
  wire \q0_reg[0]_i_3__115_n_3 ;

  LUT6 #(
    .INIT(64'h8002050C28020000)) 
    \q0[0]_i_4__131 
       (.I0(\q0_reg[0]_i_2__115_0 ),
        .I1(\q0_reg[0]_i_2__115_1 ),
        .I2(\q0_reg[0]_i_2__115_5 ),
        .I3(\q0_reg[0]_i_2__115_3 ),
        .I4(\q0_reg[0]_i_2__115_4 ),
        .I5(\q0_reg[0]_i_2__115_2 ),
        .O(\q0[0]_i_4__131_n_3 ));
  LUT6 #(
    .INIT(64'h3000000608000020)) 
    \q0[0]_i_5__116 
       (.I0(\q0_reg[0]_i_2__115_0 ),
        .I1(\q0_reg[0]_i_2__115_1 ),
        .I2(\q0_reg[0]_i_2__115_5 ),
        .I3(\q0_reg[0]_i_2__115_3 ),
        .I4(\q0_reg[0]_i_2__115_4 ),
        .I5(\q0_reg[0]_i_2__115_2 ),
        .O(\q0[0]_i_5__116_n_3 ));
  LUT6 #(
    .INIT(64'h2820800211800065)) 
    \q0[0]_i_6__116 
       (.I0(\q0_reg[0]_i_2__115_0 ),
        .I1(\q0_reg[0]_i_2__115_1 ),
        .I2(\q0_reg[0]_i_2__115_2 ),
        .I3(\q0_reg[0]_i_2__115_3 ),
        .I4(\q0_reg[0]_i_2__115_4 ),
        .I5(\q0_reg[0]_i_2__115_5 ),
        .O(\q0[0]_i_6__116_n_3 ));
  LUT6 #(
    .INIT(64'h4000001000000200)) 
    \q0[0]_i_7__115 
       (.I0(\q0_reg[0]_i_2__115_0 ),
        .I1(\q0_reg[0]_i_2__115_5 ),
        .I2(\q0_reg[0]_i_2__115_3 ),
        .I3(\q0_reg[0]_i_2__115_4 ),
        .I4(\q0_reg[0]_i_2__115_2 ),
        .I5(\q0_reg[0]_i_2__115_1 ),
        .O(\q0[0]_i_7__115_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__115_n_3 ),
        .Q(p_ZL14storage_matrix_180_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__115 
       (.I0(\q0_reg[0]_i_2__115_n_3 ),
        .I1(\q0_reg[0]_i_3__115_n_3 ),
        .O(\q0_reg[0]_i_1__115_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__115 
       (.I0(\q0[0]_i_4__131_n_3 ),
        .I1(\q0[0]_i_5__116_n_3 ),
        .O(\q0_reg[0]_i_2__115_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__115 
       (.I0(\q0[0]_i_6__116_n_3 ),
        .I1(\q0[0]_i_7__115_n_3 ),
        .O(\q0_reg[0]_i_3__115_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R
   (p_ZL14storage_matrix_181_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_2__139_0 ,
    \q0_reg[0]_i_2__139_1 ,
    \q0_reg[0]_i_2__139_2 ,
    \q0_reg[0]_i_2__139_3 ,
    \q0_reg[0]_i_2__139_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_181_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__139_0 ;
  input \q0_reg[0]_i_2__139_1 ;
  input \q0_reg[0]_i_2__139_2 ;
  input \q0_reg[0]_i_2__139_3 ;
  input \q0_reg[0]_i_2__139_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_181_q0;
  wire \q0[0]_i_4__162_n_3 ;
  wire \q0[0]_i_5__140_n_3 ;
  wire \q0[0]_i_6__140_n_3 ;
  wire \q0[0]_i_7__139_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__139_n_3 ;
  wire \q0_reg[0]_i_2__139_0 ;
  wire \q0_reg[0]_i_2__139_1 ;
  wire \q0_reg[0]_i_2__139_2 ;
  wire \q0_reg[0]_i_2__139_3 ;
  wire \q0_reg[0]_i_2__139_4 ;
  wire \q0_reg[0]_i_2__139_n_3 ;
  wire \q0_reg[0]_i_3__139_n_3 ;

  LUT6 #(
    .INIT(64'h0880002004800062)) 
    \q0[0]_i_4__162 
       (.I0(Q),
        .I1(\q0_reg[0]_i_2__139_0 ),
        .I2(\q0_reg[0]_i_2__139_1 ),
        .I3(\q0_reg[0]_i_2__139_2 ),
        .I4(\q0_reg[0]_i_2__139_3 ),
        .I5(\q0_reg[0]_i_2__139_4 ),
        .O(\q0[0]_i_4__162_n_3 ));
  LUT6 #(
    .INIT(64'h0000000003000004)) 
    \q0[0]_i_5__140 
       (.I0(\q0_reg[0]_i_2__139_3 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__139_0 ),
        .I3(\q0_reg[0]_i_2__139_1 ),
        .I4(\q0_reg[0]_i_2__139_2 ),
        .I5(\q0_reg[0]_i_2__139_4 ),
        .O(\q0[0]_i_5__140_n_3 ));
  LUT6 #(
    .INIT(64'h00080020A042E000)) 
    \q0[0]_i_6__140 
       (.I0(Q),
        .I1(\q0_reg[0]_i_2__139_0 ),
        .I2(\q0_reg[0]_i_2__139_1 ),
        .I3(\q0_reg[0]_i_2__139_2 ),
        .I4(\q0_reg[0]_i_2__139_3 ),
        .I5(\q0_reg[0]_i_2__139_4 ),
        .O(\q0[0]_i_6__140_n_3 ));
  LUT6 #(
    .INIT(64'h0005080000620040)) 
    \q0[0]_i_7__139 
       (.I0(Q),
        .I1(\q0_reg[0]_i_2__139_3 ),
        .I2(\q0_reg[0]_i_2__139_4 ),
        .I3(\q0_reg[0]_i_2__139_1 ),
        .I4(\q0_reg[0]_i_2__139_2 ),
        .I5(\q0_reg[0]_i_2__139_0 ),
        .O(\q0[0]_i_7__139_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__139_n_3 ),
        .Q(p_ZL14storage_matrix_181_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__139 
       (.I0(\q0_reg[0]_i_2__139_n_3 ),
        .I1(\q0_reg[0]_i_3__139_n_3 ),
        .O(\q0_reg[0]_i_1__139_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__139 
       (.I0(\q0[0]_i_4__162_n_3 ),
        .I1(\q0[0]_i_5__140_n_3 ),
        .O(\q0_reg[0]_i_2__139_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__139 
       (.I0(\q0[0]_i_6__140_n_3 ),
        .I1(\q0[0]_i_7__139_n_3 ),
        .O(\q0_reg[0]_i_3__139_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R
   (p_ZL14storage_matrix_182_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__164_0 ,
    \q0_reg[0]_i_2__164_1 ,
    \q0_reg[0]_i_2__164_2 ,
    \q0_reg[0]_i_2__164_3 ,
    \q0_reg[0]_i_2__164_4 ,
    \q0_reg[0]_i_2__164_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_182_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__164_0 ;
  input \q0_reg[0]_i_2__164_1 ;
  input \q0_reg[0]_i_2__164_2 ;
  input \q0_reg[0]_i_2__164_3 ;
  input \q0_reg[0]_i_2__164_4 ;
  input \q0_reg[0]_i_2__164_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_182_q0;
  wire \q0[0]_i_4__194_n_3 ;
  wire \q0[0]_i_5__165_n_3 ;
  wire \q0[0]_i_6__165_n_3 ;
  wire \q0[0]_i_7__164_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__164_n_3 ;
  wire \q0_reg[0]_i_2__164_0 ;
  wire \q0_reg[0]_i_2__164_1 ;
  wire \q0_reg[0]_i_2__164_2 ;
  wire \q0_reg[0]_i_2__164_3 ;
  wire \q0_reg[0]_i_2__164_4 ;
  wire \q0_reg[0]_i_2__164_5 ;
  wire \q0_reg[0]_i_2__164_n_3 ;
  wire \q0_reg[0]_i_3__164_n_3 ;

  LUT6 #(
    .INIT(64'hC000800000001000)) 
    \q0[0]_i_4__194 
       (.I0(\q0_reg[0]_i_2__164_0 ),
        .I1(\q0_reg[0]_i_2__164_5 ),
        .I2(\q0_reg[0]_i_2__164_4 ),
        .I3(\q0_reg[0]_i_2__164_3 ),
        .I4(\q0_reg[0]_i_2__164_2 ),
        .I5(\q0_reg[0]_i_2__164_1 ),
        .O(\q0[0]_i_4__194_n_3 ));
  LUT6 #(
    .INIT(64'h0A0008408A000500)) 
    \q0[0]_i_5__165 
       (.I0(\q0_reg[0]_i_2__164_0 ),
        .I1(\q0_reg[0]_i_2__164_5 ),
        .I2(\q0_reg[0]_i_2__164_4 ),
        .I3(\q0_reg[0]_i_2__164_2 ),
        .I4(\q0_reg[0]_i_2__164_3 ),
        .I5(\q0_reg[0]_i_2__164_1 ),
        .O(\q0[0]_i_5__165_n_3 ));
  LUT6 #(
    .INIT(64'h0800080000000108)) 
    \q0[0]_i_6__165 
       (.I0(\q0_reg[0]_i_2__164_0 ),
        .I1(\q0_reg[0]_i_2__164_1 ),
        .I2(\q0_reg[0]_i_2__164_3 ),
        .I3(\q0_reg[0]_i_2__164_2 ),
        .I4(\q0_reg[0]_i_2__164_4 ),
        .I5(\q0_reg[0]_i_2__164_5 ),
        .O(\q0[0]_i_6__165_n_3 ));
  LUT6 #(
    .INIT(64'h1001002000028002)) 
    \q0[0]_i_7__164 
       (.I0(\q0_reg[0]_i_2__164_0 ),
        .I1(\q0_reg[0]_i_2__164_1 ),
        .I2(\q0_reg[0]_i_2__164_2 ),
        .I3(\q0_reg[0]_i_2__164_3 ),
        .I4(\q0_reg[0]_i_2__164_4 ),
        .I5(\q0_reg[0]_i_2__164_5 ),
        .O(\q0[0]_i_7__164_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__164_n_3 ),
        .Q(p_ZL14storage_matrix_182_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__164 
       (.I0(\q0_reg[0]_i_2__164_n_3 ),
        .I1(\q0_reg[0]_i_3__164_n_3 ),
        .O(\q0_reg[0]_i_1__164_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__164 
       (.I0(\q0[0]_i_4__194_n_3 ),
        .I1(\q0[0]_i_5__165_n_3 ),
        .O(\q0_reg[0]_i_2__164_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__164 
       (.I0(\q0[0]_i_6__165_n_3 ),
        .I1(\q0[0]_i_7__164_n_3 ),
        .O(\q0_reg[0]_i_3__164_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    address0,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [1:0]address0;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__54_n_3 ;
  wire \q0[0]_i_2__53_n_3 ;
  wire \q0[0]_i_3__47_n_3 ;
  wire \q0[0]_i_4__223_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT5 #(
    .INIT(32'h20202F20)) 
    \q0[0]_i_1__54 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0[0]_i_2__53_n_3 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0[0]_i_3__47_n_3 ),
        .I4(\q0[0]_i_4__223_n_3 ),
        .O(\q0[0]_i_1__54_n_3 ));
  LUT6 #(
    .INIT(64'hFFF77FFFFF7CFFFF)) 
    \q0[0]_i_2__53 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_5 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_6 ),
        .O(\q0[0]_i_2__53_n_3 ));
  LUT3 #(
    .INIT(8'h34)) 
    \q0[0]_i_3__47 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_6 ),
        .O(\q0[0]_i_3__47_n_3 ));
  LUT6 #(
    .INIT(64'hFBFFFFEFFFFBFFEF)) 
    \q0[0]_i_4__223 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_4 ),
        .I4(\q0_reg[0]_5 ),
        .I5(address0[1]),
        .O(\q0[0]_i_4__223_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__54_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R
   (p_ZL14storage_matrix_184_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__19_0 ,
    \q0_reg[0]_i_3__19_1 ,
    \q0_reg[0]_i_3__19_2 ,
    \q0_reg[0]_i_3__19_3 ,
    \q0_reg[0]_i_3__19_4 ,
    \q0_reg[0]_i_3__19_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_184_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__19_0 ;
  input \q0_reg[0]_i_3__19_1 ;
  input \q0_reg[0]_i_3__19_2 ;
  input \q0_reg[0]_i_3__19_3 ;
  input \q0_reg[0]_i_3__19_4 ;
  input \q0_reg[0]_i_3__19_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_184_q0;
  wire \q0[0]_i_4__21_n_3 ;
  wire \q0[0]_i_5__19_n_3 ;
  wire \q0[0]_i_6__19_n_3 ;
  wire \q0[0]_i_7__19_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__19_n_3 ;
  wire \q0_reg[0]_i_2__19_n_3 ;
  wire \q0_reg[0]_i_3__19_0 ;
  wire \q0_reg[0]_i_3__19_1 ;
  wire \q0_reg[0]_i_3__19_2 ;
  wire \q0_reg[0]_i_3__19_3 ;
  wire \q0_reg[0]_i_3__19_4 ;
  wire \q0_reg[0]_i_3__19_5 ;
  wire \q0_reg[0]_i_3__19_n_3 ;

  LUT6 #(
    .INIT(64'h8000000000401000)) 
    \q0[0]_i_4__21 
       (.I0(\q0_reg[0]_i_3__19_0 ),
        .I1(\q0_reg[0]_i_3__19_1 ),
        .I2(\q0_reg[0]_i_3__19_2 ),
        .I3(\q0_reg[0]_i_3__19_3 ),
        .I4(\q0_reg[0]_i_3__19_4 ),
        .I5(\q0_reg[0]_i_3__19_5 ),
        .O(\q0[0]_i_4__21_n_3 ));
  LUT5 #(
    .INIT(32'h00004080)) 
    \q0[0]_i_5__19 
       (.I0(\q0_reg[0]_i_3__19_2 ),
        .I1(\q0_reg[0]_i_3__19_4 ),
        .I2(\q0_reg[0]_i_3__19_3 ),
        .I3(\q0_reg[0]_i_3__19_5 ),
        .I4(\q0_reg[0]_i_3__19_0 ),
        .O(\q0[0]_i_5__19_n_3 ));
  LUT6 #(
    .INIT(64'h0000000014010000)) 
    \q0[0]_i_6__19 
       (.I0(\q0_reg[0]_i_3__19_1 ),
        .I1(\q0_reg[0]_i_3__19_3 ),
        .I2(\q0_reg[0]_i_3__19_4 ),
        .I3(\q0_reg[0]_i_3__19_2 ),
        .I4(\q0_reg[0]_i_3__19_5 ),
        .I5(\q0_reg[0]_i_3__19_0 ),
        .O(\q0[0]_i_6__19_n_3 ));
  LUT6 #(
    .INIT(64'h0000000008008000)) 
    \q0[0]_i_7__19 
       (.I0(\q0_reg[0]_i_3__19_5 ),
        .I1(\q0_reg[0]_i_3__19_3 ),
        .I2(\q0_reg[0]_i_3__19_4 ),
        .I3(\q0_reg[0]_i_3__19_2 ),
        .I4(\q0_reg[0]_i_3__19_1 ),
        .I5(\q0_reg[0]_i_3__19_0 ),
        .O(\q0[0]_i_7__19_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__19_n_3 ),
        .Q(p_ZL14storage_matrix_184_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__19 
       (.I0(\q0_reg[0]_i_2__19_n_3 ),
        .I1(\q0_reg[0]_i_3__19_n_3 ),
        .O(\q0_reg[0]_i_1__19_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__19 
       (.I0(\q0[0]_i_4__21_n_3 ),
        .I1(\q0[0]_i_5__19_n_3 ),
        .O(\q0_reg[0]_i_2__19_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__19 
       (.I0(\q0[0]_i_6__19_n_3 ),
        .I1(\q0[0]_i_7__19_n_3 ),
        .O(\q0_reg[0]_i_3__19_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R
   (p_ZL14storage_matrix_185_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__45_0 ,
    \q0_reg[0]_i_2__45_1 ,
    \q0_reg[0]_i_2__45_2 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_185_q0;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__45_0 ;
  input \q0_reg[0]_i_2__45_1 ;
  input \q0_reg[0]_i_2__45_2 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_185_q0;
  wire \q0[0]_i_4__49_n_3 ;
  wire \q0[0]_i_5__45_n_3 ;
  wire \q0[0]_i_6__45_n_3 ;
  wire \q0[0]_i_7__45_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__45_n_3 ;
  wire \q0_reg[0]_i_2__45_0 ;
  wire \q0_reg[0]_i_2__45_1 ;
  wire \q0_reg[0]_i_2__45_2 ;
  wire \q0_reg[0]_i_2__45_n_3 ;
  wire \q0_reg[0]_i_3__45_n_3 ;

  LUT6 #(
    .INIT(64'h0080820010000023)) 
    \q0[0]_i_4__49 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__45_0 ),
        .I2(Q[3]),
        .I3(\q0_reg[0]_i_2__45_1 ),
        .I4(\q0_reg[0]_i_2__45_2 ),
        .I5(Q[2]),
        .O(\q0[0]_i_4__49_n_3 ));
  LUT6 #(
    .INIT(64'h000000002000A100)) 
    \q0[0]_i_5__45 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__45_2 ),
        .I2(\q0_reg[0]_i_2__45_1 ),
        .I3(Q[3]),
        .I4(\q0_reg[0]_i_2__45_0 ),
        .I5(Q[2]),
        .O(\q0[0]_i_5__45_n_3 ));
  LUT6 #(
    .INIT(64'h00200010C1000000)) 
    \q0[0]_i_6__45 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_i_2__45_2 ),
        .I3(\q0_reg[0]_i_2__45_1 ),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_2__45_0 ),
        .O(\q0[0]_i_6__45_n_3 ));
  LUT6 #(
    .INIT(64'h0000014004080000)) 
    \q0[0]_i_7__45 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_i_2__45_0 ),
        .I3(Q[3]),
        .I4(\q0_reg[0]_i_2__45_1 ),
        .I5(\q0_reg[0]_i_2__45_2 ),
        .O(\q0[0]_i_7__45_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__45_n_3 ),
        .Q(p_ZL14storage_matrix_185_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__45 
       (.I0(\q0_reg[0]_i_2__45_n_3 ),
        .I1(\q0_reg[0]_i_3__45_n_3 ),
        .O(\q0_reg[0]_i_1__45_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_2__45 
       (.I0(\q0[0]_i_4__49_n_3 ),
        .I1(\q0[0]_i_5__45_n_3 ),
        .O(\q0_reg[0]_i_2__45_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__45 
       (.I0(\q0[0]_i_6__45_n_3 ),
        .I1(\q0[0]_i_7__45_n_3 ),
        .O(\q0_reg[0]_i_3__45_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R
   (p_ZL14storage_matrix_186_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__69_0 ,
    \q0_reg[0]_i_2__69_1 ,
    \q0_reg[0]_i_2__69_2 ,
    \q0_reg[0]_i_2__69_3 ,
    \q0_reg[0]_i_2__69_4 ,
    \q0_reg[0]_i_2__69_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_186_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__69_0 ;
  input \q0_reg[0]_i_2__69_1 ;
  input \q0_reg[0]_i_2__69_2 ;
  input \q0_reg[0]_i_2__69_3 ;
  input \q0_reg[0]_i_2__69_4 ;
  input \q0_reg[0]_i_2__69_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_186_q0;
  wire \q0[0]_i_4__78_n_3 ;
  wire \q0[0]_i_5__69_n_3 ;
  wire \q0[0]_i_6__69_n_3 ;
  wire \q0[0]_i_7__69_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__69_n_3 ;
  wire \q0_reg[0]_i_2__69_0 ;
  wire \q0_reg[0]_i_2__69_1 ;
  wire \q0_reg[0]_i_2__69_2 ;
  wire \q0_reg[0]_i_2__69_3 ;
  wire \q0_reg[0]_i_2__69_4 ;
  wire \q0_reg[0]_i_2__69_5 ;
  wire \q0_reg[0]_i_2__69_n_3 ;
  wire \q0_reg[0]_i_3__69_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \q0[0]_i_4__78 
       (.I0(\q0_reg[0]_i_2__69_0 ),
        .I1(\q0_reg[0]_i_2__69_2 ),
        .I2(\q0_reg[0]_i_2__69_4 ),
        .I3(\q0_reg[0]_i_2__69_3 ),
        .I4(\q0_reg[0]_i_2__69_5 ),
        .I5(\q0_reg[0]_i_2__69_1 ),
        .O(\q0[0]_i_4__78_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000004100)) 
    \q0[0]_i_5__69 
       (.I0(\q0_reg[0]_i_2__69_0 ),
        .I1(\q0_reg[0]_i_2__69_5 ),
        .I2(\q0_reg[0]_i_2__69_3 ),
        .I3(\q0_reg[0]_i_2__69_4 ),
        .I4(\q0_reg[0]_i_2__69_2 ),
        .I5(\q0_reg[0]_i_2__69_1 ),
        .O(\q0[0]_i_5__69_n_3 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \q0[0]_i_6__69 
       (.I0(\q0_reg[0]_i_2__69_0 ),
        .I1(\q0_reg[0]_i_2__69_2 ),
        .I2(\q0_reg[0]_i_2__69_3 ),
        .I3(\q0_reg[0]_i_2__69_4 ),
        .I4(\q0_reg[0]_i_2__69_5 ),
        .I5(\q0_reg[0]_i_2__69_1 ),
        .O(\q0[0]_i_6__69_n_3 ));
  LUT6 #(
    .INIT(64'h0000308000080000)) 
    \q0[0]_i_7__69 
       (.I0(\q0_reg[0]_i_2__69_0 ),
        .I1(\q0_reg[0]_i_2__69_1 ),
        .I2(\q0_reg[0]_i_2__69_2 ),
        .I3(\q0_reg[0]_i_2__69_3 ),
        .I4(\q0_reg[0]_i_2__69_4 ),
        .I5(\q0_reg[0]_i_2__69_5 ),
        .O(\q0[0]_i_7__69_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__69_n_3 ),
        .Q(p_ZL14storage_matrix_186_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__69 
       (.I0(\q0_reg[0]_i_2__69_n_3 ),
        .I1(\q0_reg[0]_i_3__69_n_3 ),
        .O(\q0_reg[0]_i_1__69_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__69 
       (.I0(\q0[0]_i_4__78_n_3 ),
        .I1(\q0[0]_i_5__69_n_3 ),
        .O(\q0_reg[0]_i_2__69_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__69 
       (.I0(\q0[0]_i_6__69_n_3 ),
        .I1(\q0[0]_i_7__69_n_3 ),
        .O(\q0_reg[0]_i_3__69_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R
   (p_ZL14storage_matrix_187_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__95_0 ,
    \q0_reg[0]_i_2__95_1 ,
    \q0_reg[0]_i_2__95_2 ,
    \q0_reg[0]_i_2__95_3 ,
    \q0_reg[0]_i_2__95_4 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_187_q0;
  input \q0_reg[0]_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__95_0 ;
  input \q0_reg[0]_i_2__95_1 ;
  input \q0_reg[0]_i_2__95_2 ;
  input \q0_reg[0]_i_2__95_3 ;
  input \q0_reg[0]_i_2__95_4 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_187_q0;
  wire \q0[0]_i_4__107_n_3 ;
  wire \q0[0]_i_5__95_n_3 ;
  wire \q0[0]_i_6__95_n_3 ;
  wire \q0[0]_i_7__95_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__95_n_3 ;
  wire \q0_reg[0]_i_2__95_0 ;
  wire \q0_reg[0]_i_2__95_1 ;
  wire \q0_reg[0]_i_2__95_2 ;
  wire \q0_reg[0]_i_2__95_3 ;
  wire \q0_reg[0]_i_2__95_4 ;
  wire \q0_reg[0]_i_2__95_n_3 ;
  wire \q0_reg[0]_i_3__95_n_3 ;

  LUT6 #(
    .INIT(64'h0808000021048000)) 
    \q0[0]_i_4__107 
       (.I0(\q0_reg[0]_i_2__95_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__95_2 ),
        .I3(\q0_reg[0]_i_2__95_3 ),
        .I4(\q0_reg[0]_i_2__95_4 ),
        .I5(\q0_reg[0]_i_2__95_1 ),
        .O(\q0[0]_i_4__107_n_3 ));
  LUT6 #(
    .INIT(64'h0000120480020020)) 
    \q0[0]_i_5__95 
       (.I0(\q0_reg[0]_i_2__95_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__95_2 ),
        .I3(\q0_reg[0]_i_2__95_4 ),
        .I4(\q0_reg[0]_i_2__95_3 ),
        .I5(\q0_reg[0]_i_2__95_1 ),
        .O(\q0[0]_i_5__95_n_3 ));
  LUT6 #(
    .INIT(64'h5000800000010100)) 
    \q0[0]_i_6__95 
       (.I0(\q0_reg[0]_i_2__95_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__95_1 ),
        .I3(\q0_reg[0]_i_2__95_2 ),
        .I4(\q0_reg[0]_i_2__95_3 ),
        .I5(\q0_reg[0]_i_2__95_4 ),
        .O(\q0[0]_i_6__95_n_3 ));
  LUT6 #(
    .INIT(64'h0019441881000100)) 
    \q0[0]_i_7__95 
       (.I0(\q0_reg[0]_i_2__95_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__95_1 ),
        .I3(\q0_reg[0]_i_2__95_2 ),
        .I4(\q0_reg[0]_i_2__95_3 ),
        .I5(\q0_reg[0]_i_2__95_4 ),
        .O(\q0[0]_i_7__95_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__95_n_3 ),
        .Q(p_ZL14storage_matrix_187_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__95 
       (.I0(\q0_reg[0]_i_2__95_n_3 ),
        .I1(\q0_reg[0]_i_3__95_n_3 ),
        .O(\q0_reg[0]_i_1__95_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__95 
       (.I0(\q0[0]_i_4__107_n_3 ),
        .I1(\q0[0]_i_5__95_n_3 ),
        .O(\q0_reg[0]_i_2__95_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__95 
       (.I0(\q0[0]_i_6__95_n_3 ),
        .I1(\q0[0]_i_7__95_n_3 ),
        .O(\q0_reg[0]_i_3__95_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R
   (p_ZL14storage_matrix_188_q0,
    Q,
    \q0_reg[0]_0 ,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_188_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input [1:0]address0;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_188_q0;
  wire \q0[0]_i_1__33_n_3 ;
  wire \q0[0]_i_2__32_n_3 ;
  wire \q0[0]_i_3__28_n_3 ;
  wire \q0[0]_i_4__132_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \q0[0]_i_1__33 
       (.I0(\q0[0]_i_2__32_n_3 ),
        .I1(Q),
        .I2(\q0[0]_i_3__28_n_3 ),
        .I3(\q0_reg[0]_0 ),
        .I4(address0[0]),
        .I5(\q0[0]_i_4__132_n_3 ),
        .O(\q0[0]_i_1__33_n_3 ));
  LUT6 #(
    .INIT(64'h000000000011C000)) 
    \q0[0]_i_2__32 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[0]),
        .I4(address0[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_2__32_n_3 ));
  LUT6 #(
    .INIT(64'h0010000000000010)) 
    \q0[0]_i_3__28 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_1 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_3__28_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF7FBDBFFF7FFF)) 
    \q0[0]_i_4__132 
       (.I0(Q),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_3 ),
        .I4(address0[1]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_4__132_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__33_n_3 ),
        .Q(p_ZL14storage_matrix_188_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R
   (p_ZL14storage_matrix_189_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__140_0 ,
    \q0_reg[0]_i_3__140_1 ,
    \q0_reg[0]_i_3__140_2 ,
    \q0_reg[0]_i_3__140_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_189_q0;
  input [2:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__140_0 ;
  input \q0_reg[0]_i_3__140_1 ;
  input \q0_reg[0]_i_3__140_2 ;
  input \q0_reg[0]_i_3__140_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_189_q0;
  wire \q0[0]_i_4__163_n_3 ;
  wire \q0[0]_i_5__141_n_3 ;
  wire \q0[0]_i_6__141_n_3 ;
  wire \q0[0]_i_7__140_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__140_n_3 ;
  wire \q0_reg[0]_i_2__140_n_3 ;
  wire \q0_reg[0]_i_3__140_0 ;
  wire \q0_reg[0]_i_3__140_1 ;
  wire \q0_reg[0]_i_3__140_2 ;
  wire \q0_reg[0]_i_3__140_3 ;
  wire \q0_reg[0]_i_3__140_n_3 ;

  LUT6 #(
    .INIT(64'h0008600000002000)) 
    \q0[0]_i_4__163 
       (.I0(\q0_reg[0]_i_3__140_0 ),
        .I1(\q0_reg[0]_i_3__140_1 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__140_2 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__140_3 ),
        .O(\q0[0]_i_4__163_n_3 ));
  LUT6 #(
    .INIT(64'h0200040000000000)) 
    \q0[0]_i_5__141 
       (.I0(\q0_reg[0]_i_3__140_0 ),
        .I1(\q0_reg[0]_i_3__140_1 ),
        .I2(\q0_reg[0]_i_3__140_2 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__140_3 ),
        .O(\q0[0]_i_5__141_n_3 ));
  LUT6 #(
    .INIT(64'h0006000000000002)) 
    \q0[0]_i_6__141 
       (.I0(\q0_reg[0]_i_3__140_0 ),
        .I1(\q0_reg[0]_i_3__140_1 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__140_2 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__140_3 ),
        .O(\q0[0]_i_6__141_n_3 ));
  LUT6 #(
    .INIT(64'h002A000800880100)) 
    \q0[0]_i_7__140 
       (.I0(\q0_reg[0]_i_3__140_0 ),
        .I1(\q0_reg[0]_i_3__140_1 ),
        .I2(\q0_reg[0]_i_3__140_2 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__140_3 ),
        .O(\q0[0]_i_7__140_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__140_n_3 ),
        .Q(p_ZL14storage_matrix_189_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__140 
       (.I0(\q0_reg[0]_i_2__140_n_3 ),
        .I1(\q0_reg[0]_i_3__140_n_3 ),
        .O(\q0_reg[0]_i_1__140_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__140 
       (.I0(\q0[0]_i_4__163_n_3 ),
        .I1(\q0[0]_i_5__141_n_3 ),
        .O(\q0_reg[0]_i_2__140_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__140 
       (.I0(\q0[0]_i_6__141_n_3 ),
        .I1(\q0[0]_i_7__140_n_3 ),
        .O(\q0_reg[0]_i_3__140_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R
   (p_ZL14storage_matrix_18_q0,
    \q0_reg[0]_0 ,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_18_q0;
  input \q0_reg[0]_0 ;
  input [1:0]address0;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_18_q0;
  wire \q0[0]_i_1__10_n_3 ;
  wire \q0[0]_i_2__10_n_3 ;
  wire \q0[0]_i_3__8_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'h00C03CAA000000AA)) 
    \q0[0]_i_1__10 
       (.I0(\q0[0]_i_2__10_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0[0]_i_3__8_n_3 ),
        .O(\q0[0]_i_1__10_n_3 ));
  LUT6 #(
    .INIT(64'h0083000000008020)) 
    \q0[0]_i_2__10 
       (.I0(\q0_reg[0]_0 ),
        .I1(address0[1]),
        .I2(\q0_reg[0]_5 ),
        .I3(address0[0]),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_2__10_n_3 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \q0[0]_i_3__8 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_4 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_5 ),
        .O(\q0[0]_i_3__8_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__10_n_3 ),
        .Q(p_ZL14storage_matrix_18_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R
   (p_ZL14storage_matrix_190_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__165_0 ,
    Q,
    \q0_reg[0]_i_2__165_1 ,
    \q0_reg[0]_i_2__165_2 ,
    \q0_reg[0]_i_2__165_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_190_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__165_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__165_1 ;
  input \q0_reg[0]_i_2__165_2 ;
  input \q0_reg[0]_i_2__165_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_190_q0;
  wire \q0[0]_i_4__195_n_3 ;
  wire \q0[0]_i_5__166_n_3 ;
  wire \q0[0]_i_6__166_n_3 ;
  wire \q0[0]_i_7__165_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__165_n_3 ;
  wire \q0_reg[0]_i_2__165_0 ;
  wire \q0_reg[0]_i_2__165_1 ;
  wire \q0_reg[0]_i_2__165_2 ;
  wire \q0_reg[0]_i_2__165_3 ;
  wire \q0_reg[0]_i_2__165_n_3 ;
  wire \q0_reg[0]_i_3__165_n_3 ;

  LUT6 #(
    .INIT(64'h0003000000883800)) 
    \q0[0]_i_4__195 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__165_0 ),
        .I2(\q0_reg[0]_i_2__165_3 ),
        .I3(\q0_reg[0]_i_2__165_1 ),
        .I4(\q0_reg[0]_i_2__165_2 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__195_n_3 ));
  LUT6 #(
    .INIT(64'hA540004820000000)) 
    \q0[0]_i_5__166 
       (.I0(\q0_reg[0]_i_2__165_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__165_2 ),
        .I3(\q0_reg[0]_i_2__165_1 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__165_3 ),
        .O(\q0[0]_i_5__166_n_3 ));
  LUT6 #(
    .INIT(64'h1000000100002000)) 
    \q0[0]_i_6__166 
       (.I0(\q0_reg[0]_i_2__165_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__165_1 ),
        .I3(\q0_reg[0]_i_2__165_2 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__165_3 ),
        .O(\q0[0]_i_6__166_n_3 ));
  LUT6 #(
    .INIT(64'h1006001000002000)) 
    \q0[0]_i_7__165 
       (.I0(\q0_reg[0]_i_2__165_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__165_2 ),
        .I3(\q0_reg[0]_i_2__165_1 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__165_3 ),
        .O(\q0[0]_i_7__165_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__165_n_3 ),
        .Q(p_ZL14storage_matrix_190_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__165 
       (.I0(\q0_reg[0]_i_2__165_n_3 ),
        .I1(\q0_reg[0]_i_3__165_n_3 ),
        .O(\q0_reg[0]_i_1__165_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__165 
       (.I0(\q0[0]_i_4__195_n_3 ),
        .I1(\q0[0]_i_5__166_n_3 ),
        .O(\q0_reg[0]_i_2__165_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__165 
       (.I0(\q0[0]_i_6__166_n_3 ),
        .I1(\q0[0]_i_7__165_n_3 ),
        .O(\q0_reg[0]_i_3__165_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R
   (p_ZL14storage_matrix_191_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__190_0 ,
    \q0_reg[0]_i_3__190_1 ,
    \q0_reg[0]_i_3__190_2 ,
    \q0_reg[0]_i_3__190_3 ,
    \q0_reg[0]_i_3__190_4 ,
    \q0_reg[0]_i_3__190_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_191_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__190_0 ;
  input \q0_reg[0]_i_3__190_1 ;
  input \q0_reg[0]_i_3__190_2 ;
  input \q0_reg[0]_i_3__190_3 ;
  input \q0_reg[0]_i_3__190_4 ;
  input \q0_reg[0]_i_3__190_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_191_q0;
  wire \q0[0]_i_4__224_n_3 ;
  wire \q0[0]_i_5__192_n_3 ;
  wire \q0[0]_i_6__191_n_3 ;
  wire \q0[0]_i_7__190_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__190_n_3 ;
  wire \q0_reg[0]_i_2__190_n_3 ;
  wire \q0_reg[0]_i_3__190_0 ;
  wire \q0_reg[0]_i_3__190_1 ;
  wire \q0_reg[0]_i_3__190_2 ;
  wire \q0_reg[0]_i_3__190_3 ;
  wire \q0_reg[0]_i_3__190_4 ;
  wire \q0_reg[0]_i_3__190_5 ;
  wire \q0_reg[0]_i_3__190_n_3 ;

  LUT6 #(
    .INIT(64'h4080020080000008)) 
    \q0[0]_i_4__224 
       (.I0(\q0_reg[0]_i_3__190_0 ),
        .I1(\q0_reg[0]_i_3__190_5 ),
        .I2(\q0_reg[0]_i_3__190_3 ),
        .I3(\q0_reg[0]_i_3__190_4 ),
        .I4(\q0_reg[0]_i_3__190_2 ),
        .I5(\q0_reg[0]_i_3__190_1 ),
        .O(\q0[0]_i_4__224_n_3 ));
  LUT6 #(
    .INIT(64'h4000111200C16440)) 
    \q0[0]_i_5__192 
       (.I0(\q0_reg[0]_i_3__190_0 ),
        .I1(\q0_reg[0]_i_3__190_1 ),
        .I2(\q0_reg[0]_i_3__190_5 ),
        .I3(\q0_reg[0]_i_3__190_2 ),
        .I4(\q0_reg[0]_i_3__190_3 ),
        .I5(\q0_reg[0]_i_3__190_4 ),
        .O(\q0[0]_i_5__192_n_3 ));
  LUT6 #(
    .INIT(64'h0515214000000000)) 
    \q0[0]_i_6__191 
       (.I0(\q0_reg[0]_i_3__190_0 ),
        .I1(\q0_reg[0]_i_3__190_1 ),
        .I2(\q0_reg[0]_i_3__190_3 ),
        .I3(\q0_reg[0]_i_3__190_5 ),
        .I4(\q0_reg[0]_i_3__190_4 ),
        .I5(\q0_reg[0]_i_3__190_2 ),
        .O(\q0[0]_i_6__191_n_3 ));
  LUT6 #(
    .INIT(64'h0002120220080C20)) 
    \q0[0]_i_7__190 
       (.I0(\q0_reg[0]_i_3__190_0 ),
        .I1(\q0_reg[0]_i_3__190_1 ),
        .I2(\q0_reg[0]_i_3__190_2 ),
        .I3(\q0_reg[0]_i_3__190_3 ),
        .I4(\q0_reg[0]_i_3__190_4 ),
        .I5(\q0_reg[0]_i_3__190_5 ),
        .O(\q0[0]_i_7__190_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__190_n_3 ),
        .Q(p_ZL14storage_matrix_191_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__190 
       (.I0(\q0_reg[0]_i_2__190_n_3 ),
        .I1(\q0_reg[0]_i_3__190_n_3 ),
        .O(\q0_reg[0]_i_1__190_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__190 
       (.I0(\q0[0]_i_4__224_n_3 ),
        .I1(\q0[0]_i_5__192_n_3 ),
        .O(\q0_reg[0]_i_2__190_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__190 
       (.I0(\q0[0]_i_6__191_n_3 ),
        .I1(\q0[0]_i_7__190_n_3 ),
        .O(\q0_reg[0]_i_3__190_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R
   (p_ZL14storage_matrix_192_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__20_0 ,
    \q0_reg[0]_i_3__20_1 ,
    \q0_reg[0]_i_3__20_2 ,
    \q0_reg[0]_i_3__20_3 ,
    \q0_reg[0]_i_3__20_4 ,
    \q0_reg[0]_i_3__20_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_192_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__20_0 ;
  input \q0_reg[0]_i_3__20_1 ;
  input \q0_reg[0]_i_3__20_2 ;
  input \q0_reg[0]_i_3__20_3 ;
  input \q0_reg[0]_i_3__20_4 ;
  input \q0_reg[0]_i_3__20_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_192_q0;
  wire \q0[0]_i_4__22_n_3 ;
  wire \q0[0]_i_5__20_n_3 ;
  wire \q0[0]_i_6__20_n_3 ;
  wire \q0[0]_i_7__20_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__20_n_3 ;
  wire \q0_reg[0]_i_2__20_n_3 ;
  wire \q0_reg[0]_i_3__20_0 ;
  wire \q0_reg[0]_i_3__20_1 ;
  wire \q0_reg[0]_i_3__20_2 ;
  wire \q0_reg[0]_i_3__20_3 ;
  wire \q0_reg[0]_i_3__20_4 ;
  wire \q0_reg[0]_i_3__20_5 ;
  wire \q0_reg[0]_i_3__20_n_3 ;

  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \q0[0]_i_4__22 
       (.I0(\q0_reg[0]_i_3__20_5 ),
        .I1(\q0_reg[0]_i_3__20_4 ),
        .I2(\q0_reg[0]_i_3__20_3 ),
        .I3(\q0_reg[0]_i_3__20_2 ),
        .I4(\q0_reg[0]_i_3__20_1 ),
        .I5(\q0_reg[0]_i_3__20_0 ),
        .O(\q0[0]_i_4__22_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000100804)) 
    \q0[0]_i_5__20 
       (.I0(\q0_reg[0]_i_3__20_4 ),
        .I1(\q0_reg[0]_i_3__20_3 ),
        .I2(\q0_reg[0]_i_3__20_2 ),
        .I3(\q0_reg[0]_i_3__20_1 ),
        .I4(\q0_reg[0]_i_3__20_5 ),
        .I5(\q0_reg[0]_i_3__20_0 ),
        .O(\q0[0]_i_5__20_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001040010)) 
    \q0[0]_i_6__20 
       (.I0(\q0_reg[0]_i_3__20_1 ),
        .I1(\q0_reg[0]_i_3__20_2 ),
        .I2(\q0_reg[0]_i_3__20_3 ),
        .I3(\q0_reg[0]_i_3__20_4 ),
        .I4(\q0_reg[0]_i_3__20_5 ),
        .I5(\q0_reg[0]_i_3__20_0 ),
        .O(\q0[0]_i_6__20_n_3 ));
  LUT6 #(
    .INIT(64'h0000A00008020004)) 
    \q0[0]_i_7__20 
       (.I0(\q0_reg[0]_i_3__20_0 ),
        .I1(\q0_reg[0]_i_3__20_1 ),
        .I2(\q0_reg[0]_i_3__20_2 ),
        .I3(\q0_reg[0]_i_3__20_3 ),
        .I4(\q0_reg[0]_i_3__20_4 ),
        .I5(\q0_reg[0]_i_3__20_5 ),
        .O(\q0[0]_i_7__20_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__20_n_3 ),
        .Q(p_ZL14storage_matrix_192_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__20 
       (.I0(\q0_reg[0]_i_2__20_n_3 ),
        .I1(\q0_reg[0]_i_3__20_n_3 ),
        .O(\q0_reg[0]_i_1__20_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__20 
       (.I0(\q0[0]_i_4__22_n_3 ),
        .I1(\q0[0]_i_5__20_n_3 ),
        .O(\q0_reg[0]_i_2__20_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__20 
       (.I0(\q0[0]_i_6__20_n_3 ),
        .I1(\q0[0]_i_7__20_n_3 ),
        .O(\q0_reg[0]_i_3__20_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R
   (p_ZL14storage_matrix_193_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    address0,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_193_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [1:0]address0;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_193_q0;
  wire \q0[0]_i_1__8_n_3 ;
  wire \q0[0]_i_2__8_n_3 ;
  wire \q0[0]_i_3__6_n_3 ;
  wire \q0[0]_i_4__50_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \q0[0]_i_1__8 
       (.I0(\q0[0]_i_2__8_n_3 ),
        .I1(\q0[0]_i_3__6_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_4__50_n_3 ),
        .I4(\q0_reg[0]_1 ),
        .O(\q0[0]_i_1__8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000002800)) 
    \q0[0]_i_2__8 
       (.I0(\q0_reg[0]_5 ),
        .I1(address0[0]),
        .I2(\q0_reg[0]_2 ),
        .I3(address0[1]),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_2__8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040000012)) 
    \q0[0]_i_3__6 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_5 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_3 ),
        .I4(address0[1]),
        .I5(address0[0]),
        .O(\q0[0]_i_3__6_n_3 ));
  LUT6 #(
    .INIT(64'h080000A020004009)) 
    \q0[0]_i_4__50 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_5 ),
        .I4(address0[0]),
        .I5(address0[1]),
        .O(\q0[0]_i_4__50_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__8_n_3 ),
        .Q(p_ZL14storage_matrix_193_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R
   (p_ZL14storage_matrix_194_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__70_0 ,
    \q0_reg[0]_i_3__70_1 ,
    \q0_reg[0]_i_3__70_2 ,
    \q0_reg[0]_i_3__70_3 ,
    \q0_reg[0]_i_3__70_4 ,
    \q0_reg[0]_i_3__70_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_194_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__70_0 ;
  input \q0_reg[0]_i_3__70_1 ;
  input \q0_reg[0]_i_3__70_2 ;
  input \q0_reg[0]_i_3__70_3 ;
  input \q0_reg[0]_i_3__70_4 ;
  input \q0_reg[0]_i_3__70_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_194_q0;
  wire \q0[0]_i_4__79_n_3 ;
  wire \q0[0]_i_5__70_n_3 ;
  wire \q0[0]_i_6__70_n_3 ;
  wire \q0[0]_i_7__70_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__70_n_3 ;
  wire \q0_reg[0]_i_2__70_n_3 ;
  wire \q0_reg[0]_i_3__70_0 ;
  wire \q0_reg[0]_i_3__70_1 ;
  wire \q0_reg[0]_i_3__70_2 ;
  wire \q0_reg[0]_i_3__70_3 ;
  wire \q0_reg[0]_i_3__70_4 ;
  wire \q0_reg[0]_i_3__70_5 ;
  wire \q0_reg[0]_i_3__70_n_3 ;

  LUT6 #(
    .INIT(64'h4020000108800248)) 
    \q0[0]_i_4__79 
       (.I0(\q0_reg[0]_i_3__70_0 ),
        .I1(\q0_reg[0]_i_3__70_1 ),
        .I2(\q0_reg[0]_i_3__70_2 ),
        .I3(\q0_reg[0]_i_3__70_3 ),
        .I4(\q0_reg[0]_i_3__70_4 ),
        .I5(\q0_reg[0]_i_3__70_5 ),
        .O(\q0[0]_i_4__79_n_3 ));
  LUT6 #(
    .INIT(64'h00C0800000000081)) 
    \q0[0]_i_5__70 
       (.I0(\q0_reg[0]_i_3__70_0 ),
        .I1(\q0_reg[0]_i_3__70_1 ),
        .I2(\q0_reg[0]_i_3__70_2 ),
        .I3(\q0_reg[0]_i_3__70_3 ),
        .I4(\q0_reg[0]_i_3__70_4 ),
        .I5(\q0_reg[0]_i_3__70_5 ),
        .O(\q0[0]_i_5__70_n_3 ));
  LUT6 #(
    .INIT(64'h0001041800000000)) 
    \q0[0]_i_6__70 
       (.I0(\q0_reg[0]_i_3__70_0 ),
        .I1(\q0_reg[0]_i_3__70_1 ),
        .I2(\q0_reg[0]_i_3__70_5 ),
        .I3(\q0_reg[0]_i_3__70_4 ),
        .I4(\q0_reg[0]_i_3__70_3 ),
        .I5(\q0_reg[0]_i_3__70_2 ),
        .O(\q0[0]_i_6__70_n_3 ));
  LUT6 #(
    .INIT(64'h0000184200110000)) 
    \q0[0]_i_7__70 
       (.I0(\q0_reg[0]_i_3__70_0 ),
        .I1(\q0_reg[0]_i_3__70_1 ),
        .I2(\q0_reg[0]_i_3__70_4 ),
        .I3(\q0_reg[0]_i_3__70_5 ),
        .I4(\q0_reg[0]_i_3__70_3 ),
        .I5(\q0_reg[0]_i_3__70_2 ),
        .O(\q0[0]_i_7__70_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__70_n_3 ),
        .Q(p_ZL14storage_matrix_194_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__70 
       (.I0(\q0_reg[0]_i_2__70_n_3 ),
        .I1(\q0_reg[0]_i_3__70_n_3 ),
        .O(\q0_reg[0]_i_1__70_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__70 
       (.I0(\q0[0]_i_4__79_n_3 ),
        .I1(\q0[0]_i_5__70_n_3 ),
        .O(\q0_reg[0]_i_2__70_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__70 
       (.I0(\q0[0]_i_6__70_n_3 ),
        .I1(\q0[0]_i_7__70_n_3 ),
        .O(\q0_reg[0]_i_3__70_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    address0,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [1:0]\q0_reg[0]_2 ;
  input [1:0]address0;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__22_n_3 ;
  wire \q0[0]_i_2__21_n_3 ;
  wire \q0[0]_i_3__19_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [1:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'h000FF08000000080)) 
    \q0[0]_i_1__22 
       (.I0(\q0[0]_i_2__21_n_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_2 [1]),
        .I3(address0[0]),
        .I4(address0[1]),
        .I5(\q0[0]_i_3__19_n_3 ),
        .O(\q0[0]_i_1__22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4002)) 
    \q0[0]_i_2__21 
       (.I0(\q0_reg[0]_2 [0]),
        .I1(\q0_reg[0]_5 ),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_4 ),
        .O(\q0[0]_i_2__21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \q0[0]_i_3__19 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_2 [0]),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0_reg[0]_5 ),
        .O(\q0[0]_i_3__19_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__22_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R
   (p_ZL14storage_matrix_196_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__116_0 ,
    \q0_reg[0]_i_3__116_1 ,
    \q0_reg[0]_i_3__116_2 ,
    \q0_reg[0]_i_3__116_3 ,
    \q0_reg[0]_i_3__116_4 ,
    \q0_reg[0]_i_3__116_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_196_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__116_0 ;
  input \q0_reg[0]_i_3__116_1 ;
  input \q0_reg[0]_i_3__116_2 ;
  input \q0_reg[0]_i_3__116_3 ;
  input \q0_reg[0]_i_3__116_4 ;
  input \q0_reg[0]_i_3__116_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_196_q0;
  wire \q0[0]_i_4__133_n_3 ;
  wire \q0[0]_i_5__117_n_3 ;
  wire \q0[0]_i_6__117_n_3 ;
  wire \q0[0]_i_7__116_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__116_n_3 ;
  wire \q0_reg[0]_i_2__116_n_3 ;
  wire \q0_reg[0]_i_3__116_0 ;
  wire \q0_reg[0]_i_3__116_1 ;
  wire \q0_reg[0]_i_3__116_2 ;
  wire \q0_reg[0]_i_3__116_3 ;
  wire \q0_reg[0]_i_3__116_4 ;
  wire \q0_reg[0]_i_3__116_5 ;
  wire \q0_reg[0]_i_3__116_n_3 ;

  LUT6 #(
    .INIT(64'h42800004A0000801)) 
    \q0[0]_i_4__133 
       (.I0(\q0_reg[0]_i_3__116_0 ),
        .I1(\q0_reg[0]_i_3__116_1 ),
        .I2(\q0_reg[0]_i_3__116_2 ),
        .I3(\q0_reg[0]_i_3__116_3 ),
        .I4(\q0_reg[0]_i_3__116_4 ),
        .I5(\q0_reg[0]_i_3__116_5 ),
        .O(\q0[0]_i_4__133_n_3 ));
  LUT6 #(
    .INIT(64'h1000082800000000)) 
    \q0[0]_i_5__117 
       (.I0(\q0_reg[0]_i_3__116_4 ),
        .I1(\q0_reg[0]_i_3__116_3 ),
        .I2(\q0_reg[0]_i_3__116_5 ),
        .I3(\q0_reg[0]_i_3__116_2 ),
        .I4(\q0_reg[0]_i_3__116_1 ),
        .I5(\q0_reg[0]_i_3__116_0 ),
        .O(\q0[0]_i_5__117_n_3 ));
  LUT6 #(
    .INIT(64'h002D800042000000)) 
    \q0[0]_i_6__117 
       (.I0(\q0_reg[0]_i_3__116_0 ),
        .I1(\q0_reg[0]_i_3__116_4 ),
        .I2(\q0_reg[0]_i_3__116_1 ),
        .I3(\q0_reg[0]_i_3__116_3 ),
        .I4(\q0_reg[0]_i_3__116_2 ),
        .I5(\q0_reg[0]_i_3__116_5 ),
        .O(\q0[0]_i_6__117_n_3 ));
  LUT6 #(
    .INIT(64'h0000000010100102)) 
    \q0[0]_i_7__116 
       (.I0(\q0_reg[0]_i_3__116_0 ),
        .I1(\q0_reg[0]_i_3__116_5 ),
        .I2(\q0_reg[0]_i_3__116_2 ),
        .I3(\q0_reg[0]_i_3__116_4 ),
        .I4(\q0_reg[0]_i_3__116_3 ),
        .I5(\q0_reg[0]_i_3__116_1 ),
        .O(\q0[0]_i_7__116_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__116_n_3 ),
        .Q(p_ZL14storage_matrix_196_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__116 
       (.I0(\q0_reg[0]_i_2__116_n_3 ),
        .I1(\q0_reg[0]_i_3__116_n_3 ),
        .O(\q0_reg[0]_i_1__116_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__116 
       (.I0(\q0[0]_i_4__133_n_3 ),
        .I1(\q0[0]_i_5__117_n_3 ),
        .O(\q0_reg[0]_i_2__116_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__116 
       (.I0(\q0[0]_i_6__117_n_3 ),
        .I1(\q0[0]_i_7__116_n_3 ),
        .O(\q0_reg[0]_i_3__116_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R
   (p_ZL14storage_matrix_197_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__141_0 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_197_q0;
  input [5:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__141_0 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_197_q0;
  wire \q0[0]_i_4__164_n_3 ;
  wire \q0[0]_i_5__142_n_3 ;
  wire \q0[0]_i_6__142_n_3 ;
  wire \q0[0]_i_7__141_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__141_n_3 ;
  wire \q0_reg[0]_i_2__141_0 ;
  wire \q0_reg[0]_i_2__141_n_3 ;
  wire \q0_reg[0]_i_3__141_n_3 ;

  LUT6 #(
    .INIT(64'h0000800000400010)) 
    \q0[0]_i_4__164 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(\q0_reg[0]_i_2__141_0 ),
        .O(\q0[0]_i_4__164_n_3 ));
  LUT6 #(
    .INIT(64'h0800110100000000)) 
    \q0[0]_i_5__142 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\q0_reg[0]_i_2__141_0 ),
        .I5(Q[1]),
        .O(\q0[0]_i_5__142_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002890010)) 
    \q0[0]_i_6__142 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\q0_reg[0]_i_2__141_0 ),
        .I5(Q[1]),
        .O(\q0[0]_i_6__142_n_3 ));
  LUT6 #(
    .INIT(64'h0040040000008200)) 
    \q0[0]_i_7__141 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\q0_reg[0]_i_2__141_0 ),
        .O(\q0[0]_i_7__141_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__141_n_3 ),
        .Q(p_ZL14storage_matrix_197_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__141 
       (.I0(\q0_reg[0]_i_2__141_n_3 ),
        .I1(\q0_reg[0]_i_3__141_n_3 ),
        .O(\q0_reg[0]_i_1__141_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__141 
       (.I0(\q0[0]_i_4__164_n_3 ),
        .I1(\q0[0]_i_5__142_n_3 ),
        .O(\q0_reg[0]_i_2__141_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__141 
       (.I0(\q0[0]_i_6__142_n_3 ),
        .I1(\q0[0]_i_7__141_n_3 ),
        .O(\q0_reg[0]_i_3__141_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R
   (p_ZL14storage_matrix_198_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__166_0 ,
    \q0_reg[0]_i_2__166_1 ,
    \q0_reg[0]_i_2__166_2 ,
    \q0_reg[0]_i_2__166_3 ,
    \q0_reg[0]_i_2__166_4 ,
    \q0_reg[0]_i_2__166_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_198_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__166_0 ;
  input \q0_reg[0]_i_2__166_1 ;
  input \q0_reg[0]_i_2__166_2 ;
  input \q0_reg[0]_i_2__166_3 ;
  input \q0_reg[0]_i_2__166_4 ;
  input \q0_reg[0]_i_2__166_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_198_q0;
  wire \q0[0]_i_4__196_n_3 ;
  wire \q0[0]_i_5__167_n_3 ;
  wire \q0[0]_i_6__167_n_3 ;
  wire \q0[0]_i_7__166_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__166_n_3 ;
  wire \q0_reg[0]_i_2__166_0 ;
  wire \q0_reg[0]_i_2__166_1 ;
  wire \q0_reg[0]_i_2__166_2 ;
  wire \q0_reg[0]_i_2__166_3 ;
  wire \q0_reg[0]_i_2__166_4 ;
  wire \q0_reg[0]_i_2__166_5 ;
  wire \q0_reg[0]_i_2__166_n_3 ;
  wire \q0_reg[0]_i_3__166_n_3 ;

  LUT6 #(
    .INIT(64'h0011211508408000)) 
    \q0[0]_i_4__196 
       (.I0(\q0_reg[0]_i_2__166_0 ),
        .I1(\q0_reg[0]_i_2__166_1 ),
        .I2(\q0_reg[0]_i_2__166_5 ),
        .I3(\q0_reg[0]_i_2__166_2 ),
        .I4(\q0_reg[0]_i_2__166_4 ),
        .I5(\q0_reg[0]_i_2__166_3 ),
        .O(\q0[0]_i_4__196_n_3 ));
  LUT6 #(
    .INIT(64'h0009509004000000)) 
    \q0[0]_i_5__167 
       (.I0(\q0_reg[0]_i_2__166_0 ),
        .I1(\q0_reg[0]_i_2__166_1 ),
        .I2(\q0_reg[0]_i_2__166_5 ),
        .I3(\q0_reg[0]_i_2__166_3 ),
        .I4(\q0_reg[0]_i_2__166_2 ),
        .I5(\q0_reg[0]_i_2__166_4 ),
        .O(\q0[0]_i_5__167_n_3 ));
  LUT6 #(
    .INIT(64'h20000618A4040000)) 
    \q0[0]_i_6__167 
       (.I0(\q0_reg[0]_i_2__166_0 ),
        .I1(\q0_reg[0]_i_2__166_1 ),
        .I2(\q0_reg[0]_i_2__166_4 ),
        .I3(\q0_reg[0]_i_2__166_3 ),
        .I4(\q0_reg[0]_i_2__166_2 ),
        .I5(\q0_reg[0]_i_2__166_5 ),
        .O(\q0[0]_i_6__167_n_3 ));
  LUT6 #(
    .INIT(64'hC9A8182208004040)) 
    \q0[0]_i_7__166 
       (.I0(\q0_reg[0]_i_2__166_0 ),
        .I1(\q0_reg[0]_i_2__166_1 ),
        .I2(\q0_reg[0]_i_2__166_2 ),
        .I3(\q0_reg[0]_i_2__166_3 ),
        .I4(\q0_reg[0]_i_2__166_4 ),
        .I5(\q0_reg[0]_i_2__166_5 ),
        .O(\q0[0]_i_7__166_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__166_n_3 ),
        .Q(p_ZL14storage_matrix_198_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__166 
       (.I0(\q0_reg[0]_i_2__166_n_3 ),
        .I1(\q0_reg[0]_i_3__166_n_3 ),
        .O(\q0_reg[0]_i_1__166_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__166 
       (.I0(\q0[0]_i_4__196_n_3 ),
        .I1(\q0[0]_i_5__167_n_3 ),
        .O(\q0_reg[0]_i_2__166_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__166 
       (.I0(\q0[0]_i_6__167_n_3 ),
        .I1(\q0[0]_i_7__166_n_3 ),
        .O(\q0_reg[0]_i_3__166_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R
   (p_ZL14storage_matrix_199_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__191_0 ,
    \q0_reg[0]_i_3__191_1 ,
    \q0_reg[0]_i_3__191_2 ,
    \q0_reg[0]_i_3__191_3 ,
    \q0_reg[0]_i_3__191_4 ,
    \q0_reg[0]_i_3__191_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_199_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__191_0 ;
  input \q0_reg[0]_i_3__191_1 ;
  input \q0_reg[0]_i_3__191_2 ;
  input \q0_reg[0]_i_3__191_3 ;
  input \q0_reg[0]_i_3__191_4 ;
  input \q0_reg[0]_i_3__191_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_199_q0;
  wire \q0[0]_i_4__225_n_3 ;
  wire \q0[0]_i_5__193_n_3 ;
  wire \q0[0]_i_6__192_n_3 ;
  wire \q0[0]_i_7__191_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__191_n_3 ;
  wire \q0_reg[0]_i_2__191_n_3 ;
  wire \q0_reg[0]_i_3__191_0 ;
  wire \q0_reg[0]_i_3__191_1 ;
  wire \q0_reg[0]_i_3__191_2 ;
  wire \q0_reg[0]_i_3__191_3 ;
  wire \q0_reg[0]_i_3__191_4 ;
  wire \q0_reg[0]_i_3__191_5 ;
  wire \q0_reg[0]_i_3__191_n_3 ;

  LUT6 #(
    .INIT(64'h00A54080A0200000)) 
    \q0[0]_i_4__225 
       (.I0(\q0_reg[0]_i_3__191_0 ),
        .I1(\q0_reg[0]_i_3__191_1 ),
        .I2(\q0_reg[0]_i_3__191_2 ),
        .I3(\q0_reg[0]_i_3__191_3 ),
        .I4(\q0_reg[0]_i_3__191_4 ),
        .I5(\q0_reg[0]_i_3__191_5 ),
        .O(\q0[0]_i_4__225_n_3 ));
  LUT6 #(
    .INIT(64'h0200800001010001)) 
    \q0[0]_i_5__193 
       (.I0(\q0_reg[0]_i_3__191_0 ),
        .I1(\q0_reg[0]_i_3__191_3 ),
        .I2(\q0_reg[0]_i_3__191_1 ),
        .I3(\q0_reg[0]_i_3__191_5 ),
        .I4(\q0_reg[0]_i_3__191_4 ),
        .I5(\q0_reg[0]_i_3__191_2 ),
        .O(\q0[0]_i_5__193_n_3 ));
  LUT6 #(
    .INIT(64'h2242808208001002)) 
    \q0[0]_i_6__192 
       (.I0(\q0_reg[0]_i_3__191_0 ),
        .I1(\q0_reg[0]_i_3__191_2 ),
        .I2(\q0_reg[0]_i_3__191_4 ),
        .I3(\q0_reg[0]_i_3__191_3 ),
        .I4(\q0_reg[0]_i_3__191_1 ),
        .I5(\q0_reg[0]_i_3__191_5 ),
        .O(\q0[0]_i_6__192_n_3 ));
  LUT6 #(
    .INIT(64'h0000000400080220)) 
    \q0[0]_i_7__191 
       (.I0(\q0_reg[0]_i_3__191_0 ),
        .I1(\q0_reg[0]_i_3__191_5 ),
        .I2(\q0_reg[0]_i_3__191_3 ),
        .I3(\q0_reg[0]_i_3__191_1 ),
        .I4(\q0_reg[0]_i_3__191_4 ),
        .I5(\q0_reg[0]_i_3__191_2 ),
        .O(\q0[0]_i_7__191_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__191_n_3 ),
        .Q(p_ZL14storage_matrix_199_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__191 
       (.I0(\q0_reg[0]_i_2__191_n_3 ),
        .I1(\q0_reg[0]_i_3__191_n_3 ),
        .O(\q0_reg[0]_i_1__191_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__191 
       (.I0(\q0[0]_i_4__225_n_3 ),
        .I1(\q0[0]_i_5__193_n_3 ),
        .O(\q0_reg[0]_i_2__191_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__191 
       (.I0(\q0[0]_i_6__192_n_3 ),
        .I1(\q0[0]_i_7__191_n_3 ),
        .O(\q0_reg[0]_i_3__191_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R
   (p_ZL14storage_matrix_19_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_3__79_0 ,
    \q0_reg[0]_i_3__79_1 ,
    \q0_reg[0]_i_3__79_2 ,
    \q0_reg[0]_i_3__79_3 ,
    \q0_reg[0]_i_3__79_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_19_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__79_0 ;
  input \q0_reg[0]_i_3__79_1 ;
  input \q0_reg[0]_i_3__79_2 ;
  input \q0_reg[0]_i_3__79_3 ;
  input \q0_reg[0]_i_3__79_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_19_q0;
  wire \q0[0]_i_4__88_n_3 ;
  wire \q0[0]_i_5__79_n_3 ;
  wire \q0[0]_i_6__79_n_3 ;
  wire \q0[0]_i_7__79_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__79_n_3 ;
  wire \q0_reg[0]_i_2__79_n_3 ;
  wire \q0_reg[0]_i_3__79_0 ;
  wire \q0_reg[0]_i_3__79_1 ;
  wire \q0_reg[0]_i_3__79_2 ;
  wire \q0_reg[0]_i_3__79_3 ;
  wire \q0_reg[0]_i_3__79_4 ;
  wire \q0_reg[0]_i_3__79_n_3 ;

  LUT6 #(
    .INIT(64'h0010090050010080)) 
    \q0[0]_i_4__88 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__79_0 ),
        .I2(\q0_reg[0]_i_3__79_4 ),
        .I3(\q0_reg[0]_i_3__79_3 ),
        .I4(\q0_reg[0]_i_3__79_2 ),
        .I5(\q0_reg[0]_i_3__79_1 ),
        .O(\q0[0]_i_4__88_n_3 ));
  LUT6 #(
    .INIT(64'h5200000040002200)) 
    \q0[0]_i_5__79 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__79_0 ),
        .I2(\q0_reg[0]_i_3__79_3 ),
        .I3(\q0_reg[0]_i_3__79_2 ),
        .I4(\q0_reg[0]_i_3__79_1 ),
        .I5(\q0_reg[0]_i_3__79_4 ),
        .O(\q0[0]_i_5__79_n_3 ));
  LUT6 #(
    .INIT(64'h0020001000050212)) 
    \q0[0]_i_6__79 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__79_3 ),
        .I2(\q0_reg[0]_i_3__79_0 ),
        .I3(\q0_reg[0]_i_3__79_1 ),
        .I4(\q0_reg[0]_i_3__79_2 ),
        .I5(\q0_reg[0]_i_3__79_4 ),
        .O(\q0[0]_i_6__79_n_3 ));
  LUT6 #(
    .INIT(64'h8080400000101110)) 
    \q0[0]_i_7__79 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__79_0 ),
        .I2(\q0_reg[0]_i_3__79_1 ),
        .I3(\q0_reg[0]_i_3__79_2 ),
        .I4(\q0_reg[0]_i_3__79_3 ),
        .I5(\q0_reg[0]_i_3__79_4 ),
        .O(\q0[0]_i_7__79_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__79_n_3 ),
        .Q(p_ZL14storage_matrix_19_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__79 
       (.I0(\q0_reg[0]_i_2__79_n_3 ),
        .I1(\q0_reg[0]_i_3__79_n_3 ),
        .O(\q0_reg[0]_i_1__79_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__79 
       (.I0(\q0[0]_i_4__88_n_3 ),
        .I1(\q0[0]_i_5__79_n_3 ),
        .O(\q0_reg[0]_i_2__79_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__79 
       (.I0(\q0[0]_i_6__79_n_3 ),
        .I1(\q0[0]_i_7__79_n_3 ),
        .O(\q0_reg[0]_i_3__79_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R
   (p_ZL14storage_matrix_1_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__27_0 ,
    \q0_reg[0]_i_2__27_1 ,
    address0,
    \q0_reg[0]_i_2__27_2 ,
    \q0_reg[0]_i_2__27_3 ,
    \q0_reg[0]_i_2__27_4 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_1_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__27_0 ;
  input \q0_reg[0]_i_2__27_1 ;
  input [0:0]address0;
  input \q0_reg[0]_i_2__27_2 ;
  input \q0_reg[0]_i_2__27_3 ;
  input \q0_reg[0]_i_2__27_4 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_1_q0;
  wire \q0[0]_i_4__30_n_3 ;
  wire \q0[0]_i_5__27_n_3 ;
  wire \q0[0]_i_6__27_n_3 ;
  wire \q0[0]_i_7__27_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__27_n_3 ;
  wire \q0_reg[0]_i_2__27_0 ;
  wire \q0_reg[0]_i_2__27_1 ;
  wire \q0_reg[0]_i_2__27_2 ;
  wire \q0_reg[0]_i_2__27_3 ;
  wire \q0_reg[0]_i_2__27_4 ;
  wire \q0_reg[0]_i_2__27_n_3 ;
  wire \q0_reg[0]_i_3__27_n_3 ;

  LUT6 #(
    .INIT(64'h5100828100202000)) 
    \q0[0]_i_4__30 
       (.I0(\q0_reg[0]_i_2__27_0 ),
        .I1(\q0_reg[0]_i_2__27_1 ),
        .I2(address0),
        .I3(\q0_reg[0]_i_2__27_2 ),
        .I4(\q0_reg[0]_i_2__27_3 ),
        .I5(\q0_reg[0]_i_2__27_4 ),
        .O(\q0[0]_i_4__30_n_3 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \q0[0]_i_5__27 
       (.I0(\q0_reg[0]_i_2__27_1 ),
        .I1(\q0_reg[0]_i_2__27_2 ),
        .I2(\q0_reg[0]_i_2__27_3 ),
        .I3(\q0_reg[0]_i_2__27_4 ),
        .I4(\q0_reg[0]_i_2__27_0 ),
        .O(\q0[0]_i_5__27_n_3 ));
  LUT6 #(
    .INIT(64'h0008000014044C01)) 
    \q0[0]_i_6__27 
       (.I0(\q0_reg[0]_i_2__27_0 ),
        .I1(\q0_reg[0]_i_2__27_1 ),
        .I2(\q0_reg[0]_i_2__27_4 ),
        .I3(address0),
        .I4(\q0_reg[0]_i_2__27_2 ),
        .I5(\q0_reg[0]_i_2__27_3 ),
        .O(\q0[0]_i_6__27_n_3 ));
  LUT6 #(
    .INIT(64'hC000020000200100)) 
    \q0[0]_i_7__27 
       (.I0(\q0_reg[0]_i_2__27_0 ),
        .I1(\q0_reg[0]_i_2__27_1 ),
        .I2(\q0_reg[0]_i_2__27_3 ),
        .I3(\q0_reg[0]_i_2__27_2 ),
        .I4(address0),
        .I5(\q0_reg[0]_i_2__27_4 ),
        .O(\q0[0]_i_7__27_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__27_n_3 ),
        .Q(p_ZL14storage_matrix_1_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__27 
       (.I0(\q0_reg[0]_i_2__27_n_3 ),
        .I1(\q0_reg[0]_i_3__27_n_3 ),
        .O(\q0_reg[0]_i_1__27_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__27 
       (.I0(\q0[0]_i_4__30_n_3 ),
        .I1(\q0[0]_i_5__27_n_3 ),
        .O(\q0_reg[0]_i_2__27_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__27 
       (.I0(\q0[0]_i_6__27_n_3 ),
        .I1(\q0[0]_i_7__27_n_3 ),
        .O(\q0_reg[0]_i_3__27_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R
   (p_ZL14storage_matrix_200_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__21_0 ,
    \q0_reg[0]_i_2__21_1 ,
    \q0_reg[0]_i_2__21_2 ,
    \q0_reg[0]_i_2__21_3 ,
    \q0_reg[0]_i_2__21_4 ,
    \q0_reg[0]_i_2__21_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_200_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__21_0 ;
  input \q0_reg[0]_i_2__21_1 ;
  input \q0_reg[0]_i_2__21_2 ;
  input \q0_reg[0]_i_2__21_3 ;
  input \q0_reg[0]_i_2__21_4 ;
  input \q0_reg[0]_i_2__21_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_200_q0;
  wire \q0[0]_i_4__23_n_3 ;
  wire \q0[0]_i_5__21_n_3 ;
  wire \q0[0]_i_6__21_n_3 ;
  wire \q0[0]_i_7__21_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__21_n_3 ;
  wire \q0_reg[0]_i_2__21_0 ;
  wire \q0_reg[0]_i_2__21_1 ;
  wire \q0_reg[0]_i_2__21_2 ;
  wire \q0_reg[0]_i_2__21_3 ;
  wire \q0_reg[0]_i_2__21_4 ;
  wire \q0_reg[0]_i_2__21_5 ;
  wire \q0_reg[0]_i_2__21_n_3 ;
  wire \q0_reg[0]_i_3__21_n_3 ;

  LUT6 #(
    .INIT(64'h000110400020C000)) 
    \q0[0]_i_4__23 
       (.I0(\q0_reg[0]_i_2__21_0 ),
        .I1(\q0_reg[0]_i_2__21_1 ),
        .I2(\q0_reg[0]_i_2__21_2 ),
        .I3(\q0_reg[0]_i_2__21_3 ),
        .I4(\q0_reg[0]_i_2__21_4 ),
        .I5(\q0_reg[0]_i_2__21_5 ),
        .O(\q0[0]_i_4__23_n_3 ));
  LUT6 #(
    .INIT(64'h0000400000058800)) 
    \q0[0]_i_5__21 
       (.I0(\q0_reg[0]_i_2__21_0 ),
        .I1(\q0_reg[0]_i_2__21_4 ),
        .I2(\q0_reg[0]_i_2__21_1 ),
        .I3(\q0_reg[0]_i_2__21_3 ),
        .I4(\q0_reg[0]_i_2__21_2 ),
        .I5(\q0_reg[0]_i_2__21_5 ),
        .O(\q0[0]_i_5__21_n_3 ));
  LUT6 #(
    .INIT(64'h2002020090400000)) 
    \q0[0]_i_6__21 
       (.I0(\q0_reg[0]_i_2__21_0 ),
        .I1(\q0_reg[0]_i_2__21_1 ),
        .I2(\q0_reg[0]_i_2__21_4 ),
        .I3(\q0_reg[0]_i_2__21_3 ),
        .I4(\q0_reg[0]_i_2__21_2 ),
        .I5(\q0_reg[0]_i_2__21_5 ),
        .O(\q0[0]_i_6__21_n_3 ));
  LUT6 #(
    .INIT(64'h8000414000000080)) 
    \q0[0]_i_7__21 
       (.I0(\q0_reg[0]_i_2__21_0 ),
        .I1(\q0_reg[0]_i_2__21_1 ),
        .I2(\q0_reg[0]_i_2__21_4 ),
        .I3(\q0_reg[0]_i_2__21_2 ),
        .I4(\q0_reg[0]_i_2__21_3 ),
        .I5(\q0_reg[0]_i_2__21_5 ),
        .O(\q0[0]_i_7__21_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__21_n_3 ),
        .Q(p_ZL14storage_matrix_200_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__21 
       (.I0(\q0_reg[0]_i_2__21_n_3 ),
        .I1(\q0_reg[0]_i_3__21_n_3 ),
        .O(\q0_reg[0]_i_1__21_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__21 
       (.I0(\q0[0]_i_4__23_n_3 ),
        .I1(\q0[0]_i_5__21_n_3 ),
        .O(\q0_reg[0]_i_2__21_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__21 
       (.I0(\q0[0]_i_6__21_n_3 ),
        .I1(\q0[0]_i_7__21_n_3 ),
        .O(\q0_reg[0]_i_3__21_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R
   (p_ZL14storage_matrix_201_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__46_0 ,
    \q0_reg[0]_i_2__46_1 ,
    \q0_reg[0]_i_2__46_2 ,
    \q0_reg[0]_i_2__46_3 ,
    \q0_reg[0]_i_2__46_4 ,
    \q0_reg[0]_i_2__46_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_201_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__46_0 ;
  input \q0_reg[0]_i_2__46_1 ;
  input \q0_reg[0]_i_2__46_2 ;
  input \q0_reg[0]_i_2__46_3 ;
  input \q0_reg[0]_i_2__46_4 ;
  input \q0_reg[0]_i_2__46_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_201_q0;
  wire \q0[0]_i_4__51_n_3 ;
  wire \q0[0]_i_5__46_n_3 ;
  wire \q0[0]_i_6__46_n_3 ;
  wire \q0[0]_i_7__46_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__46_n_3 ;
  wire \q0_reg[0]_i_2__46_0 ;
  wire \q0_reg[0]_i_2__46_1 ;
  wire \q0_reg[0]_i_2__46_2 ;
  wire \q0_reg[0]_i_2__46_3 ;
  wire \q0_reg[0]_i_2__46_4 ;
  wire \q0_reg[0]_i_2__46_5 ;
  wire \q0_reg[0]_i_2__46_n_3 ;
  wire \q0_reg[0]_i_3__46_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000421001)) 
    \q0[0]_i_4__51 
       (.I0(\q0_reg[0]_i_2__46_0 ),
        .I1(\q0_reg[0]_i_2__46_1 ),
        .I2(\q0_reg[0]_i_2__46_2 ),
        .I3(\q0_reg[0]_i_2__46_3 ),
        .I4(\q0_reg[0]_i_2__46_4 ),
        .I5(\q0_reg[0]_i_2__46_5 ),
        .O(\q0[0]_i_4__51_n_3 ));
  LUT6 #(
    .INIT(64'h0000002600000000)) 
    \q0[0]_i_5__46 
       (.I0(\q0_reg[0]_i_2__46_0 ),
        .I1(\q0_reg[0]_i_2__46_4 ),
        .I2(\q0_reg[0]_i_2__46_2 ),
        .I3(\q0_reg[0]_i_2__46_3 ),
        .I4(\q0_reg[0]_i_2__46_1 ),
        .I5(\q0_reg[0]_i_2__46_5 ),
        .O(\q0[0]_i_5__46_n_3 ));
  LUT6 #(
    .INIT(64'h0020000500004000)) 
    \q0[0]_i_6__46 
       (.I0(\q0_reg[0]_i_2__46_0 ),
        .I1(\q0_reg[0]_i_2__46_3 ),
        .I2(\q0_reg[0]_i_2__46_5 ),
        .I3(\q0_reg[0]_i_2__46_1 ),
        .I4(\q0_reg[0]_i_2__46_2 ),
        .I5(\q0_reg[0]_i_2__46_4 ),
        .O(\q0[0]_i_6__46_n_3 ));
  LUT6 #(
    .INIT(64'h2010000002AD0020)) 
    \q0[0]_i_7__46 
       (.I0(\q0_reg[0]_i_2__46_0 ),
        .I1(\q0_reg[0]_i_2__46_1 ),
        .I2(\q0_reg[0]_i_2__46_5 ),
        .I3(\q0_reg[0]_i_2__46_3 ),
        .I4(\q0_reg[0]_i_2__46_2 ),
        .I5(\q0_reg[0]_i_2__46_4 ),
        .O(\q0[0]_i_7__46_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__46_n_3 ),
        .Q(p_ZL14storage_matrix_201_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__46 
       (.I0(\q0_reg[0]_i_2__46_n_3 ),
        .I1(\q0_reg[0]_i_3__46_n_3 ),
        .O(\q0_reg[0]_i_1__46_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__46 
       (.I0(\q0[0]_i_4__51_n_3 ),
        .I1(\q0[0]_i_5__46_n_3 ),
        .O(\q0_reg[0]_i_2__46_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__46 
       (.I0(\q0[0]_i_6__46_n_3 ),
        .I1(\q0[0]_i_7__46_n_3 ),
        .O(\q0_reg[0]_i_3__46_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R
   (p_ZL14storage_matrix_202_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__71_0 ,
    \q0_reg[0]_i_3__71_1 ,
    \q0_reg[0]_i_3__71_2 ,
    \q0_reg[0]_i_3__71_3 ,
    \q0_reg[0]_i_3__71_4 ,
    \q0_reg[0]_i_3__71_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_202_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__71_0 ;
  input \q0_reg[0]_i_3__71_1 ;
  input \q0_reg[0]_i_3__71_2 ;
  input \q0_reg[0]_i_3__71_3 ;
  input \q0_reg[0]_i_3__71_4 ;
  input \q0_reg[0]_i_3__71_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_202_q0;
  wire \q0[0]_i_4__80_n_3 ;
  wire \q0[0]_i_5__71_n_3 ;
  wire \q0[0]_i_6__71_n_3 ;
  wire \q0[0]_i_7__71_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__71_n_3 ;
  wire \q0_reg[0]_i_2__71_n_3 ;
  wire \q0_reg[0]_i_3__71_0 ;
  wire \q0_reg[0]_i_3__71_1 ;
  wire \q0_reg[0]_i_3__71_2 ;
  wire \q0_reg[0]_i_3__71_3 ;
  wire \q0_reg[0]_i_3__71_4 ;
  wire \q0_reg[0]_i_3__71_5 ;
  wire \q0_reg[0]_i_3__71_n_3 ;

  LUT6 #(
    .INIT(64'h2000000000200201)) 
    \q0[0]_i_4__80 
       (.I0(\q0_reg[0]_i_3__71_0 ),
        .I1(\q0_reg[0]_i_3__71_4 ),
        .I2(\q0_reg[0]_i_3__71_3 ),
        .I3(\q0_reg[0]_i_3__71_2 ),
        .I4(\q0_reg[0]_i_3__71_1 ),
        .I5(\q0_reg[0]_i_3__71_5 ),
        .O(\q0[0]_i_4__80_n_3 ));
  LUT6 #(
    .INIT(64'h0020000000A91000)) 
    \q0[0]_i_5__71 
       (.I0(\q0_reg[0]_i_3__71_0 ),
        .I1(\q0_reg[0]_i_3__71_1 ),
        .I2(\q0_reg[0]_i_3__71_2 ),
        .I3(\q0_reg[0]_i_3__71_3 ),
        .I4(\q0_reg[0]_i_3__71_4 ),
        .I5(\q0_reg[0]_i_3__71_5 ),
        .O(\q0[0]_i_5__71_n_3 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \q0[0]_i_6__71 
       (.I0(\q0_reg[0]_i_3__71_4 ),
        .I1(\q0_reg[0]_i_3__71_3 ),
        .I2(\q0_reg[0]_i_3__71_2 ),
        .I3(\q0_reg[0]_i_3__71_1 ),
        .I4(\q0_reg[0]_i_3__71_5 ),
        .O(\q0[0]_i_6__71_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001124002)) 
    \q0[0]_i_7__71 
       (.I0(\q0_reg[0]_i_3__71_0 ),
        .I1(\q0_reg[0]_i_3__71_1 ),
        .I2(\q0_reg[0]_i_3__71_2 ),
        .I3(\q0_reg[0]_i_3__71_3 ),
        .I4(\q0_reg[0]_i_3__71_4 ),
        .I5(\q0_reg[0]_i_3__71_5 ),
        .O(\q0[0]_i_7__71_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__71_n_3 ),
        .Q(p_ZL14storage_matrix_202_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__71 
       (.I0(\q0_reg[0]_i_2__71_n_3 ),
        .I1(\q0_reg[0]_i_3__71_n_3 ),
        .O(\q0_reg[0]_i_1__71_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__71 
       (.I0(\q0[0]_i_4__80_n_3 ),
        .I1(\q0[0]_i_5__71_n_3 ),
        .O(\q0_reg[0]_i_2__71_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__71 
       (.I0(\q0[0]_i_6__71_n_3 ),
        .I1(\q0[0]_i_7__71_n_3 ),
        .O(\q0_reg[0]_i_3__71_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R
   (p_ZL14storage_matrix_203_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__96_0 ,
    \q0_reg[0]_i_2__96_1 ,
    \q0_reg[0]_i_2__96_2 ,
    \q0_reg[0]_i_2__96_3 ,
    \q0_reg[0]_i_2__96_4 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_203_q0;
  input \q0_reg[0]_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__96_0 ;
  input \q0_reg[0]_i_2__96_1 ;
  input \q0_reg[0]_i_2__96_2 ;
  input \q0_reg[0]_i_2__96_3 ;
  input \q0_reg[0]_i_2__96_4 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_203_q0;
  wire \q0[0]_i_4__108_n_3 ;
  wire \q0[0]_i_5__96_n_3 ;
  wire \q0[0]_i_6__96_n_3 ;
  wire \q0[0]_i_7__96_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__96_n_3 ;
  wire \q0_reg[0]_i_2__96_0 ;
  wire \q0_reg[0]_i_2__96_1 ;
  wire \q0_reg[0]_i_2__96_2 ;
  wire \q0_reg[0]_i_2__96_3 ;
  wire \q0_reg[0]_i_2__96_4 ;
  wire \q0_reg[0]_i_2__96_n_3 ;
  wire \q0_reg[0]_i_3__96_n_3 ;

  LUT6 #(
    .INIT(64'h0040008240004807)) 
    \q0[0]_i_4__108 
       (.I0(\q0_reg[0]_i_2__96_4 ),
        .I1(\q0_reg[0]_i_2__96_2 ),
        .I2(\q0_reg[0]_i_2__96_3 ),
        .I3(\q0_reg[0]_i_2__96_1 ),
        .I4(\q0_reg[0]_i_2__96_0 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__108_n_3 ));
  LUT6 #(
    .INIT(64'h0040820000000000)) 
    \q0[0]_i_5__96 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__96_0 ),
        .I2(\q0_reg[0]_i_2__96_1 ),
        .I3(\q0_reg[0]_i_2__96_2 ),
        .I4(\q0_reg[0]_i_2__96_3 ),
        .I5(\q0_reg[0]_i_2__96_4 ),
        .O(\q0[0]_i_5__96_n_3 ));
  LUT6 #(
    .INIT(64'h0020810000802080)) 
    \q0[0]_i_6__96 
       (.I0(\q0_reg[0]_i_2__96_4 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__96_0 ),
        .I3(\q0_reg[0]_i_2__96_1 ),
        .I4(\q0_reg[0]_i_2__96_2 ),
        .I5(\q0_reg[0]_i_2__96_3 ),
        .O(\q0[0]_i_6__96_n_3 ));
  LUT6 #(
    .INIT(64'h0000000085000001)) 
    \q0[0]_i_7__96 
       (.I0(\q0_reg[0]_i_2__96_4 ),
        .I1(\q0_reg[0]_i_2__96_3 ),
        .I2(\q0_reg[0]_i_2__96_1 ),
        .I3(\q0_reg[0]_i_2__96_0 ),
        .I4(\q0_reg[0]_i_2__96_2 ),
        .I5(Q[1]),
        .O(\q0[0]_i_7__96_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__96_n_3 ),
        .Q(p_ZL14storage_matrix_203_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__96 
       (.I0(\q0_reg[0]_i_2__96_n_3 ),
        .I1(\q0_reg[0]_i_3__96_n_3 ),
        .O(\q0_reg[0]_i_1__96_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__96 
       (.I0(\q0[0]_i_4__108_n_3 ),
        .I1(\q0[0]_i_5__96_n_3 ),
        .O(\q0_reg[0]_i_2__96_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__96 
       (.I0(\q0[0]_i_6__96_n_3 ),
        .I1(\q0[0]_i_7__96_n_3 ),
        .O(\q0_reg[0]_i_3__96_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R
   (p_ZL14storage_matrix_204_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__117_0 ,
    \q0_reg[0]_i_2__117_1 ,
    \q0_reg[0]_i_2__117_2 ,
    \q0_reg[0]_i_2__117_3 ,
    \q0_reg[0]_i_2__117_4 ,
    \q0_reg[0]_i_2__117_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_204_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__117_0 ;
  input \q0_reg[0]_i_2__117_1 ;
  input \q0_reg[0]_i_2__117_2 ;
  input \q0_reg[0]_i_2__117_3 ;
  input \q0_reg[0]_i_2__117_4 ;
  input \q0_reg[0]_i_2__117_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_204_q0;
  wire \q0[0]_i_4__134_n_3 ;
  wire \q0[0]_i_5__118_n_3 ;
  wire \q0[0]_i_6__118_n_3 ;
  wire \q0[0]_i_7__117_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__117_n_3 ;
  wire \q0_reg[0]_i_2__117_0 ;
  wire \q0_reg[0]_i_2__117_1 ;
  wire \q0_reg[0]_i_2__117_2 ;
  wire \q0_reg[0]_i_2__117_3 ;
  wire \q0_reg[0]_i_2__117_4 ;
  wire \q0_reg[0]_i_2__117_5 ;
  wire \q0_reg[0]_i_2__117_n_3 ;
  wire \q0_reg[0]_i_3__117_n_3 ;

  LUT6 #(
    .INIT(64'h0080480003400000)) 
    \q0[0]_i_4__134 
       (.I0(\q0_reg[0]_i_2__117_5 ),
        .I1(\q0_reg[0]_i_2__117_0 ),
        .I2(\q0_reg[0]_i_2__117_1 ),
        .I3(\q0_reg[0]_i_2__117_3 ),
        .I4(\q0_reg[0]_i_2__117_2 ),
        .I5(\q0_reg[0]_i_2__117_4 ),
        .O(\q0[0]_i_4__134_n_3 ));
  LUT6 #(
    .INIT(64'h0291400002000010)) 
    \q0[0]_i_5__118 
       (.I0(\q0_reg[0]_i_2__117_0 ),
        .I1(\q0_reg[0]_i_2__117_5 ),
        .I2(\q0_reg[0]_i_2__117_4 ),
        .I3(\q0_reg[0]_i_2__117_3 ),
        .I4(\q0_reg[0]_i_2__117_2 ),
        .I5(\q0_reg[0]_i_2__117_1 ),
        .O(\q0[0]_i_5__118_n_3 ));
  LUT6 #(
    .INIT(64'h2800300028814408)) 
    \q0[0]_i_6__118 
       (.I0(\q0_reg[0]_i_2__117_0 ),
        .I1(\q0_reg[0]_i_2__117_5 ),
        .I2(\q0_reg[0]_i_2__117_4 ),
        .I3(\q0_reg[0]_i_2__117_2 ),
        .I4(\q0_reg[0]_i_2__117_3 ),
        .I5(\q0_reg[0]_i_2__117_1 ),
        .O(\q0[0]_i_6__118_n_3 ));
  LUT6 #(
    .INIT(64'h1800C00600880000)) 
    \q0[0]_i_7__117 
       (.I0(\q0_reg[0]_i_2__117_0 ),
        .I1(\q0_reg[0]_i_2__117_1 ),
        .I2(\q0_reg[0]_i_2__117_2 ),
        .I3(\q0_reg[0]_i_2__117_3 ),
        .I4(\q0_reg[0]_i_2__117_4 ),
        .I5(\q0_reg[0]_i_2__117_5 ),
        .O(\q0[0]_i_7__117_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__117_n_3 ),
        .Q(p_ZL14storage_matrix_204_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__117 
       (.I0(\q0_reg[0]_i_2__117_n_3 ),
        .I1(\q0_reg[0]_i_3__117_n_3 ),
        .O(\q0_reg[0]_i_1__117_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__117 
       (.I0(\q0[0]_i_4__134_n_3 ),
        .I1(\q0[0]_i_5__118_n_3 ),
        .O(\q0_reg[0]_i_2__117_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__117 
       (.I0(\q0[0]_i_6__118_n_3 ),
        .I1(\q0[0]_i_7__117_n_3 ),
        .O(\q0_reg[0]_i_3__117_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R
   (p_ZL14storage_matrix_205_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__142_0 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_205_q0;
  input [5:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__142_0 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_205_q0;
  wire \q0[0]_i_4__165_n_3 ;
  wire \q0[0]_i_5__143_n_3 ;
  wire \q0[0]_i_6__143_n_3 ;
  wire \q0[0]_i_7__142_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__142_n_3 ;
  wire \q0_reg[0]_i_2__142_n_3 ;
  wire \q0_reg[0]_i_3__142_0 ;
  wire \q0_reg[0]_i_3__142_n_3 ;

  LUT6 #(
    .INIT(64'h0008000000000480)) 
    \q0[0]_i_4__165 
       (.I0(\q0_reg[0]_i_3__142_0 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\q0[0]_i_4__165_n_3 ));
  LUT6 #(
    .INIT(64'h0200000006010110)) 
    \q0[0]_i_5__143 
       (.I0(\q0_reg[0]_i_3__142_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\q0[0]_i_5__143_n_3 ));
  LUT6 #(
    .INIT(64'h0100001400000000)) 
    \q0[0]_i_6__143 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\q0_reg[0]_i_3__142_0 ),
        .O(\q0[0]_i_6__143_n_3 ));
  LUT6 #(
    .INIT(64'h4000200108202040)) 
    \q0[0]_i_7__142 
       (.I0(\q0_reg[0]_i_3__142_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\q0[0]_i_7__142_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__142_n_3 ),
        .Q(p_ZL14storage_matrix_205_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__142 
       (.I0(\q0_reg[0]_i_2__142_n_3 ),
        .I1(\q0_reg[0]_i_3__142_n_3 ),
        .O(\q0_reg[0]_i_1__142_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__142 
       (.I0(\q0[0]_i_4__165_n_3 ),
        .I1(\q0[0]_i_5__143_n_3 ),
        .O(\q0_reg[0]_i_2__142_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__142 
       (.I0(\q0[0]_i_6__143_n_3 ),
        .I1(\q0[0]_i_7__142_n_3 ),
        .O(\q0_reg[0]_i_3__142_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R
   (p_ZL14storage_matrix_206_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_206_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]address0;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_206_q0;
  wire \q0[0]_i_1__48_n_3 ;
  wire \q0[0]_i_2__47_n_3 ;
  wire \q0[0]_i_3__42_n_3 ;
  wire \q0[0]_i_4__197_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \q0[0]_i_1__48 
       (.I0(\q0[0]_i_2__47_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0[0]_i_3__42_n_3 ),
        .I3(\q0_reg[0]_1 ),
        .I4(address0[0]),
        .I5(\q0[0]_i_4__197_n_3 ),
        .O(\q0[0]_i_1__48_n_3 ));
  LUT6 #(
    .INIT(64'h0000000042100000)) 
    \q0[0]_i_2__47 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_5 ),
        .I3(\q0_reg[0]_3 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_2__47_n_3 ));
  LUT6 #(
    .INIT(64'h1800000000000000)) 
    \q0[0]_i_3__42 
       (.I0(address0[0]),
        .I1(address0[1]),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_5 ),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_3__42_n_3 ));
  LUT6 #(
    .INIT(64'h0000008820080142)) 
    \q0[0]_i_4__197 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[0]_2 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_3 ),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_4__197_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__48_n_3 ),
        .Q(p_ZL14storage_matrix_206_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R
   (p_ZL14storage_matrix_207_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__192_0 ,
    \q0_reg[0]_i_3__192_1 ,
    \q0_reg[0]_i_3__192_2 ,
    \q0_reg[0]_i_3__192_3 ,
    \q0_reg[0]_i_3__192_4 ,
    \q0_reg[0]_i_3__192_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_207_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__192_0 ;
  input \q0_reg[0]_i_3__192_1 ;
  input \q0_reg[0]_i_3__192_2 ;
  input \q0_reg[0]_i_3__192_3 ;
  input \q0_reg[0]_i_3__192_4 ;
  input \q0_reg[0]_i_3__192_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_207_q0;
  wire \q0[0]_i_4__226_n_3 ;
  wire \q0[0]_i_5__194_n_3 ;
  wire \q0[0]_i_6__193_n_3 ;
  wire \q0[0]_i_7__192_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__192_n_3 ;
  wire \q0_reg[0]_i_2__192_n_3 ;
  wire \q0_reg[0]_i_3__192_0 ;
  wire \q0_reg[0]_i_3__192_1 ;
  wire \q0_reg[0]_i_3__192_2 ;
  wire \q0_reg[0]_i_3__192_3 ;
  wire \q0_reg[0]_i_3__192_4 ;
  wire \q0_reg[0]_i_3__192_5 ;
  wire \q0_reg[0]_i_3__192_n_3 ;

  LUT6 #(
    .INIT(64'h8010029500280000)) 
    \q0[0]_i_4__226 
       (.I0(\q0_reg[0]_i_3__192_0 ),
        .I1(\q0_reg[0]_i_3__192_4 ),
        .I2(\q0_reg[0]_i_3__192_5 ),
        .I3(\q0_reg[0]_i_3__192_2 ),
        .I4(\q0_reg[0]_i_3__192_1 ),
        .I5(\q0_reg[0]_i_3__192_3 ),
        .O(\q0[0]_i_4__226_n_3 ));
  LUT6 #(
    .INIT(64'h010400405004402D)) 
    \q0[0]_i_5__194 
       (.I0(\q0_reg[0]_i_3__192_0 ),
        .I1(\q0_reg[0]_i_3__192_5 ),
        .I2(\q0_reg[0]_i_3__192_4 ),
        .I3(\q0_reg[0]_i_3__192_3 ),
        .I4(\q0_reg[0]_i_3__192_1 ),
        .I5(\q0_reg[0]_i_3__192_2 ),
        .O(\q0[0]_i_5__194_n_3 ));
  LUT6 #(
    .INIT(64'h018001C120000000)) 
    \q0[0]_i_6__193 
       (.I0(\q0_reg[0]_i_3__192_0 ),
        .I1(\q0_reg[0]_i_3__192_1 ),
        .I2(\q0_reg[0]_i_3__192_2 ),
        .I3(\q0_reg[0]_i_3__192_3 ),
        .I4(\q0_reg[0]_i_3__192_4 ),
        .I5(\q0_reg[0]_i_3__192_5 ),
        .O(\q0[0]_i_6__193_n_3 ));
  LUT6 #(
    .INIT(64'h4009340000400A00)) 
    \q0[0]_i_7__192 
       (.I0(\q0_reg[0]_i_3__192_0 ),
        .I1(\q0_reg[0]_i_3__192_5 ),
        .I2(\q0_reg[0]_i_3__192_2 ),
        .I3(\q0_reg[0]_i_3__192_1 ),
        .I4(\q0_reg[0]_i_3__192_3 ),
        .I5(\q0_reg[0]_i_3__192_4 ),
        .O(\q0[0]_i_7__192_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__192_n_3 ),
        .Q(p_ZL14storage_matrix_207_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__192 
       (.I0(\q0_reg[0]_i_2__192_n_3 ),
        .I1(\q0_reg[0]_i_3__192_n_3 ),
        .O(\q0_reg[0]_i_1__192_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__192 
       (.I0(\q0[0]_i_4__226_n_3 ),
        .I1(\q0[0]_i_5__194_n_3 ),
        .O(\q0_reg[0]_i_2__192_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__192 
       (.I0(\q0[0]_i_6__193_n_3 ),
        .I1(\q0[0]_i_7__192_n_3 ),
        .O(\q0_reg[0]_i_3__192_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R
   (p_ZL14storage_matrix_208_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__22_0 ,
    \q0_reg[0]_i_3__22_1 ,
    \q0_reg[0]_i_3__22_2 ,
    \q0_reg[0]_i_3__22_3 ,
    \q0_reg[0]_i_3__22_4 ,
    \q0_reg[0]_i_3__22_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_208_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__22_0 ;
  input \q0_reg[0]_i_3__22_1 ;
  input \q0_reg[0]_i_3__22_2 ;
  input \q0_reg[0]_i_3__22_3 ;
  input \q0_reg[0]_i_3__22_4 ;
  input \q0_reg[0]_i_3__22_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_208_q0;
  wire \q0[0]_i_4__24_n_3 ;
  wire \q0[0]_i_5__22_n_3 ;
  wire \q0[0]_i_6__22_n_3 ;
  wire \q0[0]_i_7__22_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__22_n_3 ;
  wire \q0_reg[0]_i_2__22_n_3 ;
  wire \q0_reg[0]_i_3__22_0 ;
  wire \q0_reg[0]_i_3__22_1 ;
  wire \q0_reg[0]_i_3__22_2 ;
  wire \q0_reg[0]_i_3__22_3 ;
  wire \q0_reg[0]_i_3__22_4 ;
  wire \q0_reg[0]_i_3__22_5 ;
  wire \q0_reg[0]_i_3__22_n_3 ;

  LUT6 #(
    .INIT(64'h0080404020202100)) 
    \q0[0]_i_4__24 
       (.I0(\q0_reg[0]_i_3__22_5 ),
        .I1(\q0_reg[0]_i_3__22_4 ),
        .I2(\q0_reg[0]_i_3__22_3 ),
        .I3(\q0_reg[0]_i_3__22_2 ),
        .I4(\q0_reg[0]_i_3__22_1 ),
        .I5(\q0_reg[0]_i_3__22_0 ),
        .O(\q0[0]_i_4__24_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040000010)) 
    \q0[0]_i_5__22 
       (.I0(\q0_reg[0]_i_3__22_0 ),
        .I1(\q0_reg[0]_i_3__22_1 ),
        .I2(\q0_reg[0]_i_3__22_2 ),
        .I3(\q0_reg[0]_i_3__22_3 ),
        .I4(\q0_reg[0]_i_3__22_4 ),
        .I5(\q0_reg[0]_i_3__22_5 ),
        .O(\q0[0]_i_5__22_n_3 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \q0[0]_i_6__22 
       (.I0(\q0_reg[0]_i_3__22_4 ),
        .I1(\q0_reg[0]_i_3__22_3 ),
        .I2(\q0_reg[0]_i_3__22_2 ),
        .I3(\q0_reg[0]_i_3__22_1 ),
        .I4(\q0_reg[0]_i_3__22_0 ),
        .I5(\q0_reg[0]_i_3__22_5 ),
        .O(\q0[0]_i_6__22_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004008000)) 
    \q0[0]_i_7__22 
       (.I0(\q0_reg[0]_i_3__22_5 ),
        .I1(\q0_reg[0]_i_3__22_0 ),
        .I2(\q0_reg[0]_i_3__22_2 ),
        .I3(\q0_reg[0]_i_3__22_1 ),
        .I4(\q0_reg[0]_i_3__22_3 ),
        .I5(\q0_reg[0]_i_3__22_4 ),
        .O(\q0[0]_i_7__22_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__22_n_3 ),
        .Q(p_ZL14storage_matrix_208_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__22 
       (.I0(\q0_reg[0]_i_2__22_n_3 ),
        .I1(\q0_reg[0]_i_3__22_n_3 ),
        .O(\q0_reg[0]_i_1__22_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__22 
       (.I0(\q0[0]_i_4__24_n_3 ),
        .I1(\q0[0]_i_5__22_n_3 ),
        .O(\q0_reg[0]_i_2__22_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__22 
       (.I0(\q0[0]_i_6__22_n_3 ),
        .I1(\q0[0]_i_7__22_n_3 ),
        .O(\q0_reg[0]_i_3__22_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R
   (p_ZL14storage_matrix_209_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__47_0 ,
    \q0_reg[0]_i_3__47_1 ,
    \q0_reg[0]_i_3__47_2 ,
    \q0_reg[0]_i_3__47_3 ,
    \q0_reg[0]_i_3__47_4 ,
    \q0_reg[0]_i_3__47_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_209_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__47_0 ;
  input \q0_reg[0]_i_3__47_1 ;
  input \q0_reg[0]_i_3__47_2 ;
  input \q0_reg[0]_i_3__47_3 ;
  input \q0_reg[0]_i_3__47_4 ;
  input \q0_reg[0]_i_3__47_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_209_q0;
  wire \q0[0]_i_4__52_n_3 ;
  wire \q0[0]_i_5__47_n_3 ;
  wire \q0[0]_i_6__47_n_3 ;
  wire \q0[0]_i_7__47_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__47_n_3 ;
  wire \q0_reg[0]_i_2__47_n_3 ;
  wire \q0_reg[0]_i_3__47_0 ;
  wire \q0_reg[0]_i_3__47_1 ;
  wire \q0_reg[0]_i_3__47_2 ;
  wire \q0_reg[0]_i_3__47_3 ;
  wire \q0_reg[0]_i_3__47_4 ;
  wire \q0_reg[0]_i_3__47_5 ;
  wire \q0_reg[0]_i_3__47_n_3 ;

  LUT6 #(
    .INIT(64'h0005200000000000)) 
    \q0[0]_i_4__52 
       (.I0(\q0_reg[0]_i_3__47_0 ),
        .I1(\q0_reg[0]_i_3__47_1 ),
        .I2(\q0_reg[0]_i_3__47_2 ),
        .I3(\q0_reg[0]_i_3__47_3 ),
        .I4(\q0_reg[0]_i_3__47_4 ),
        .I5(\q0_reg[0]_i_3__47_5 ),
        .O(\q0[0]_i_4__52_n_3 ));
  LUT6 #(
    .INIT(64'h0040030000240000)) 
    \q0[0]_i_5__47 
       (.I0(\q0_reg[0]_i_3__47_5 ),
        .I1(\q0_reg[0]_i_3__47_4 ),
        .I2(\q0_reg[0]_i_3__47_3 ),
        .I3(\q0_reg[0]_i_3__47_1 ),
        .I4(\q0_reg[0]_i_3__47_2 ),
        .I5(\q0_reg[0]_i_3__47_0 ),
        .O(\q0[0]_i_5__47_n_3 ));
  LUT6 #(
    .INIT(64'h8000100000000000)) 
    \q0[0]_i_6__47 
       (.I0(\q0_reg[0]_i_3__47_5 ),
        .I1(\q0_reg[0]_i_3__47_0 ),
        .I2(\q0_reg[0]_i_3__47_1 ),
        .I3(\q0_reg[0]_i_3__47_2 ),
        .I4(\q0_reg[0]_i_3__47_3 ),
        .I5(\q0_reg[0]_i_3__47_4 ),
        .O(\q0[0]_i_6__47_n_3 ));
  LUT6 #(
    .INIT(64'h0020008000900840)) 
    \q0[0]_i_7__47 
       (.I0(\q0_reg[0]_i_3__47_5 ),
        .I1(\q0_reg[0]_i_3__47_3 ),
        .I2(\q0_reg[0]_i_3__47_2 ),
        .I3(\q0_reg[0]_i_3__47_1 ),
        .I4(\q0_reg[0]_i_3__47_0 ),
        .I5(\q0_reg[0]_i_3__47_4 ),
        .O(\q0[0]_i_7__47_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__47_n_3 ),
        .Q(p_ZL14storage_matrix_209_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__47 
       (.I0(\q0_reg[0]_i_2__47_n_3 ),
        .I1(\q0_reg[0]_i_3__47_n_3 ),
        .O(\q0_reg[0]_i_1__47_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__47 
       (.I0(\q0[0]_i_4__52_n_3 ),
        .I1(\q0[0]_i_5__47_n_3 ),
        .O(\q0_reg[0]_i_2__47_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__47 
       (.I0(\q0[0]_i_6__47_n_3 ),
        .I1(\q0[0]_i_7__47_n_3 ),
        .O(\q0_reg[0]_i_3__47_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    address0,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [1:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [1:0]address0;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__25_n_3 ;
  wire \q0[0]_i_2__24_n_3 ;
  wire \q0[0]_i_3__21_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT4 #(
    .INIT(16'h3088)) 
    \q0[0]_i_1__25 
       (.I0(\q0[0]_i_2__24_n_3 ),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0[0]_i_3__21_n_3 ),
        .I3(\q0_reg[0]_2 ),
        .O(\q0[0]_i_1__25_n_3 ));
  LUT6 #(
    .INIT(64'h0800400200000100)) 
    \q0[0]_i_2__24 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_4 ),
        .I4(address0[1]),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_2__24_n_3 ));
  LUT6 #(
    .INIT(64'h0440001000000020)) 
    \q0[0]_i_3__21 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(address0[0]),
        .I2(address0[1]),
        .I3(\q0_reg[0]_4 ),
        .I4(\q0_reg[0]_5 ),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_3__21_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__25_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R
   (p_ZL14storage_matrix_210_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_3__72_0 ,
    \q0_reg[0]_i_3__72_1 ,
    \q0_reg[0]_i_3__72_2 ,
    \q0_reg[0]_i_3__72_3 ,
    \q0_reg[0]_i_3__72_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_210_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__72_0 ;
  input \q0_reg[0]_i_3__72_1 ;
  input \q0_reg[0]_i_3__72_2 ;
  input \q0_reg[0]_i_3__72_3 ;
  input \q0_reg[0]_i_3__72_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_210_q0;
  wire \q0[0]_i_4__81_n_3 ;
  wire \q0[0]_i_5__72_n_3 ;
  wire \q0[0]_i_6__72_n_3 ;
  wire \q0[0]_i_7__72_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__72_n_3 ;
  wire \q0_reg[0]_i_2__72_n_3 ;
  wire \q0_reg[0]_i_3__72_0 ;
  wire \q0_reg[0]_i_3__72_1 ;
  wire \q0_reg[0]_i_3__72_2 ;
  wire \q0_reg[0]_i_3__72_3 ;
  wire \q0_reg[0]_i_3__72_4 ;
  wire \q0_reg[0]_i_3__72_n_3 ;

  LUT6 #(
    .INIT(64'h0004000030080040)) 
    \q0[0]_i_4__81 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__72_0 ),
        .I2(\q0_reg[0]_i_3__72_1 ),
        .I3(\q0_reg[0]_i_3__72_2 ),
        .I4(\q0_reg[0]_i_3__72_3 ),
        .I5(\q0_reg[0]_i_3__72_4 ),
        .O(\q0[0]_i_4__81_n_3 ));
  LUT6 #(
    .INIT(64'h6020000810008000)) 
    \q0[0]_i_5__72 
       (.I0(\q0_reg[0]_i_3__72_0 ),
        .I1(\q0_reg[0]_i_3__72_4 ),
        .I2(\q0_reg[0]_i_3__72_3 ),
        .I3(Q),
        .I4(\q0_reg[0]_i_3__72_2 ),
        .I5(\q0_reg[0]_i_3__72_1 ),
        .O(\q0[0]_i_5__72_n_3 ));
  LUT6 #(
    .INIT(64'h38880000C0080008)) 
    \q0[0]_i_6__72 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__72_0 ),
        .I2(\q0_reg[0]_i_3__72_1 ),
        .I3(\q0_reg[0]_i_3__72_2 ),
        .I4(\q0_reg[0]_i_3__72_3 ),
        .I5(\q0_reg[0]_i_3__72_4 ),
        .O(\q0[0]_i_6__72_n_3 ));
  LUT6 #(
    .INIT(64'h1000020000004000)) 
    \q0[0]_i_7__72 
       (.I0(\q0_reg[0]_i_3__72_0 ),
        .I1(\q0_reg[0]_i_3__72_4 ),
        .I2(\q0_reg[0]_i_3__72_3 ),
        .I3(Q),
        .I4(\q0_reg[0]_i_3__72_2 ),
        .I5(\q0_reg[0]_i_3__72_1 ),
        .O(\q0[0]_i_7__72_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__72_n_3 ),
        .Q(p_ZL14storage_matrix_210_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__72 
       (.I0(\q0_reg[0]_i_2__72_n_3 ),
        .I1(\q0_reg[0]_i_3__72_n_3 ),
        .O(\q0_reg[0]_i_1__72_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__72 
       (.I0(\q0[0]_i_4__81_n_3 ),
        .I1(\q0[0]_i_5__72_n_3 ),
        .O(\q0_reg[0]_i_2__72_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__72 
       (.I0(\q0[0]_i_6__72_n_3 ),
        .I1(\q0[0]_i_7__72_n_3 ),
        .O(\q0_reg[0]_i_3__72_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R
   (p_ZL14storage_matrix_211_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_2__97_0 ,
    \q0_reg[0]_i_2__97_1 ,
    \q0_reg[0]_i_2__97_2 ,
    \q0_reg[0]_i_2__97_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_211_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__97_0 ;
  input \q0_reg[0]_i_2__97_1 ;
  input \q0_reg[0]_i_2__97_2 ;
  input \q0_reg[0]_i_2__97_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_211_q0;
  wire \q0[0]_i_4__109_n_3 ;
  wire \q0[0]_i_5__97_n_3 ;
  wire \q0[0]_i_6__97_n_3 ;
  wire \q0[0]_i_7__97_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__97_n_3 ;
  wire \q0_reg[0]_i_2__97_0 ;
  wire \q0_reg[0]_i_2__97_1 ;
  wire \q0_reg[0]_i_2__97_2 ;
  wire \q0_reg[0]_i_2__97_3 ;
  wire \q0_reg[0]_i_2__97_n_3 ;
  wire \q0_reg[0]_i_3__97_n_3 ;

  LUT6 #(
    .INIT(64'h0008000000408C00)) 
    \q0[0]_i_4__109 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__97_2 ),
        .I2(\q0_reg[0]_i_2__97_0 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__97_1 ),
        .I5(\q0_reg[0]_i_2__97_3 ),
        .O(\q0[0]_i_4__109_n_3 ));
  LUT6 #(
    .INIT(64'h0008A0080040020B)) 
    \q0[0]_i_5__97 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__97_0 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__97_1 ),
        .I4(\q0_reg[0]_i_2__97_2 ),
        .I5(\q0_reg[0]_i_2__97_3 ),
        .O(\q0[0]_i_5__97_n_3 ));
  LUT6 #(
    .INIT(64'h1201010000040100)) 
    \q0[0]_i_6__97 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__97_3 ),
        .I2(\q0_reg[0]_i_2__97_2 ),
        .I3(\q0_reg[0]_i_2__97_0 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__97_1 ),
        .O(\q0[0]_i_6__97_n_3 ));
  LUT6 #(
    .INIT(64'h0000040800022000)) 
    \q0[0]_i_7__97 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__97_2 ),
        .I2(\q0_reg[0]_i_2__97_1 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__97_0 ),
        .I5(\q0_reg[0]_i_2__97_3 ),
        .O(\q0[0]_i_7__97_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__97_n_3 ),
        .Q(p_ZL14storage_matrix_211_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__97 
       (.I0(\q0_reg[0]_i_2__97_n_3 ),
        .I1(\q0_reg[0]_i_3__97_n_3 ),
        .O(\q0_reg[0]_i_1__97_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__97 
       (.I0(\q0[0]_i_4__109_n_3 ),
        .I1(\q0[0]_i_5__97_n_3 ),
        .O(\q0_reg[0]_i_2__97_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__97 
       (.I0(\q0[0]_i_6__97_n_3 ),
        .I1(\q0[0]_i_7__97_n_3 ),
        .O(\q0_reg[0]_i_3__97_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R
   (p_ZL14storage_matrix_212_q0,
    \q0_reg[0]_0 ,
    address0,
    \q0_reg[0]_i_2__118_0 ,
    \q0_reg[0]_i_2__118_1 ,
    \q0_reg[0]_i_2__118_2 ,
    \q0_reg[0]_i_2__118_3 ,
    \q0_reg[0]_i_2__118_4 ,
    \q0_reg[0]_i_2__118_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_212_q0;
  input \q0_reg[0]_0 ;
  input [0:0]address0;
  input \q0_reg[0]_i_2__118_0 ;
  input \q0_reg[0]_i_2__118_1 ;
  input \q0_reg[0]_i_2__118_2 ;
  input \q0_reg[0]_i_2__118_3 ;
  input \q0_reg[0]_i_2__118_4 ;
  input \q0_reg[0]_i_2__118_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_212_q0;
  wire \q0[0]_i_4__135_n_3 ;
  wire \q0[0]_i_5__119_n_3 ;
  wire \q0[0]_i_6__119_n_3 ;
  wire \q0[0]_i_7__118_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__118_n_3 ;
  wire \q0_reg[0]_i_2__118_0 ;
  wire \q0_reg[0]_i_2__118_1 ;
  wire \q0_reg[0]_i_2__118_2 ;
  wire \q0_reg[0]_i_2__118_3 ;
  wire \q0_reg[0]_i_2__118_4 ;
  wire \q0_reg[0]_i_2__118_5 ;
  wire \q0_reg[0]_i_2__118_n_3 ;
  wire \q0_reg[0]_i_3__118_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000020802)) 
    \q0[0]_i_4__135 
       (.I0(\q0_reg[0]_i_2__118_5 ),
        .I1(\q0_reg[0]_i_2__118_4 ),
        .I2(\q0_reg[0]_i_2__118_2 ),
        .I3(\q0_reg[0]_i_2__118_0 ),
        .I4(\q0_reg[0]_i_2__118_3 ),
        .I5(\q0_reg[0]_i_2__118_1 ),
        .O(\q0[0]_i_4__135_n_3 ));
  LUT6 #(
    .INIT(64'h0000000044004007)) 
    \q0[0]_i_5__119 
       (.I0(\q0_reg[0]_i_2__118_0 ),
        .I1(\q0_reg[0]_i_2__118_1 ),
        .I2(\q0_reg[0]_i_2__118_2 ),
        .I3(\q0_reg[0]_i_2__118_3 ),
        .I4(\q0_reg[0]_i_2__118_4 ),
        .I5(\q0_reg[0]_i_2__118_5 ),
        .O(\q0[0]_i_5__119_n_3 ));
  LUT6 #(
    .INIT(64'h0000400020082800)) 
    \q0[0]_i_6__119 
       (.I0(\q0_reg[0]_i_2__118_1 ),
        .I1(\q0_reg[0]_i_2__118_5 ),
        .I2(\q0_reg[0]_i_2__118_4 ),
        .I3(\q0_reg[0]_i_2__118_3 ),
        .I4(\q0_reg[0]_i_2__118_2 ),
        .I5(\q0_reg[0]_i_2__118_0 ),
        .O(\q0[0]_i_6__119_n_3 ));
  LUT6 #(
    .INIT(64'h8000AA0001000000)) 
    \q0[0]_i_7__118 
       (.I0(\q0_reg[0]_i_2__118_1 ),
        .I1(\q0_reg[0]_i_2__118_5 ),
        .I2(\q0_reg[0]_i_2__118_4 ),
        .I3(\q0_reg[0]_i_2__118_3 ),
        .I4(\q0_reg[0]_i_2__118_2 ),
        .I5(\q0_reg[0]_i_2__118_0 ),
        .O(\q0[0]_i_7__118_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__118_n_3 ),
        .Q(p_ZL14storage_matrix_212_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__118 
       (.I0(\q0_reg[0]_i_2__118_n_3 ),
        .I1(\q0_reg[0]_i_3__118_n_3 ),
        .O(\q0_reg[0]_i_1__118_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__118 
       (.I0(\q0[0]_i_4__135_n_3 ),
        .I1(\q0[0]_i_5__119_n_3 ),
        .O(\q0_reg[0]_i_2__118_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_3__118 
       (.I0(\q0[0]_i_6__119_n_3 ),
        .I1(\q0[0]_i_7__118_n_3 ),
        .O(\q0_reg[0]_i_3__118_n_3 ),
        .S(address0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R
   (p_ZL14storage_matrix_213_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__143_0 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_213_q0;
  input [5:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__143_0 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_213_q0;
  wire \q0[0]_i_4__166_n_3 ;
  wire \q0[0]_i_5__144_n_3 ;
  wire \q0[0]_i_6__144_n_3 ;
  wire \q0[0]_i_7__143_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__143_n_3 ;
  wire \q0_reg[0]_i_2__143_0 ;
  wire \q0_reg[0]_i_2__143_n_3 ;
  wire \q0_reg[0]_i_3__143_n_3 ;

  LUT6 #(
    .INIT(64'h0008040100000000)) 
    \q0[0]_i_4__166 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_i_2__143_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\q0[0]_i_4__166_n_3 ));
  LUT6 #(
    .INIT(64'h0004200000000000)) 
    \q0[0]_i_5__144 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\q0_reg[0]_i_2__143_0 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\q0[0]_i_5__144_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200001000)) 
    \q0[0]_i_6__144 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\q0_reg[0]_i_2__143_0 ),
        .I5(Q[2]),
        .O(\q0[0]_i_6__144_n_3 ));
  LUT6 #(
    .INIT(64'h8880000003000000)) 
    \q0[0]_i_7__143 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__143_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\q0[0]_i_7__143_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__143_n_3 ),
        .Q(p_ZL14storage_matrix_213_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__143 
       (.I0(\q0_reg[0]_i_2__143_n_3 ),
        .I1(\q0_reg[0]_i_3__143_n_3 ),
        .O(\q0_reg[0]_i_1__143_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__143 
       (.I0(\q0[0]_i_4__166_n_3 ),
        .I1(\q0[0]_i_5__144_n_3 ),
        .O(\q0_reg[0]_i_2__143_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__143 
       (.I0(\q0[0]_i_6__144_n_3 ),
        .I1(\q0[0]_i_7__143_n_3 ),
        .O(\q0_reg[0]_i_3__143_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R
   (p_ZL14storage_matrix_214_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__167_0 ,
    \q0_reg[0]_i_3__167_1 ,
    \q0_reg[0]_i_3__167_2 ,
    \q0_reg[0]_i_3__167_3 ,
    \q0_reg[0]_i_3__167_4 ,
    \q0_reg[0]_i_3__167_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_214_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__167_0 ;
  input \q0_reg[0]_i_3__167_1 ;
  input \q0_reg[0]_i_3__167_2 ;
  input \q0_reg[0]_i_3__167_3 ;
  input \q0_reg[0]_i_3__167_4 ;
  input \q0_reg[0]_i_3__167_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_214_q0;
  wire \q0[0]_i_4__198_n_3 ;
  wire \q0[0]_i_5__168_n_3 ;
  wire \q0[0]_i_6__168_n_3 ;
  wire \q0[0]_i_7__167_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__167_n_3 ;
  wire \q0_reg[0]_i_2__167_n_3 ;
  wire \q0_reg[0]_i_3__167_0 ;
  wire \q0_reg[0]_i_3__167_1 ;
  wire \q0_reg[0]_i_3__167_2 ;
  wire \q0_reg[0]_i_3__167_3 ;
  wire \q0_reg[0]_i_3__167_4 ;
  wire \q0_reg[0]_i_3__167_5 ;
  wire \q0_reg[0]_i_3__167_n_3 ;

  LUT6 #(
    .INIT(64'h000C004010400069)) 
    \q0[0]_i_4__198 
       (.I0(\q0_reg[0]_i_3__167_0 ),
        .I1(\q0_reg[0]_i_3__167_5 ),
        .I2(\q0_reg[0]_i_3__167_2 ),
        .I3(\q0_reg[0]_i_3__167_4 ),
        .I4(\q0_reg[0]_i_3__167_1 ),
        .I5(\q0_reg[0]_i_3__167_3 ),
        .O(\q0[0]_i_4__198_n_3 ));
  LUT6 #(
    .INIT(64'h1009030100000000)) 
    \q0[0]_i_5__168 
       (.I0(\q0_reg[0]_i_3__167_0 ),
        .I1(\q0_reg[0]_i_3__167_1 ),
        .I2(\q0_reg[0]_i_3__167_2 ),
        .I3(\q0_reg[0]_i_3__167_3 ),
        .I4(\q0_reg[0]_i_3__167_4 ),
        .I5(\q0_reg[0]_i_3__167_5 ),
        .O(\q0[0]_i_5__168_n_3 ));
  LUT6 #(
    .INIT(64'h4020400000001400)) 
    \q0[0]_i_6__168 
       (.I0(\q0_reg[0]_i_3__167_0 ),
        .I1(\q0_reg[0]_i_3__167_5 ),
        .I2(\q0_reg[0]_i_3__167_1 ),
        .I3(\q0_reg[0]_i_3__167_2 ),
        .I4(\q0_reg[0]_i_3__167_4 ),
        .I5(\q0_reg[0]_i_3__167_3 ),
        .O(\q0[0]_i_6__168_n_3 ));
  LUT6 #(
    .INIT(64'h0200800008044202)) 
    \q0[0]_i_7__167 
       (.I0(\q0_reg[0]_i_3__167_0 ),
        .I1(\q0_reg[0]_i_3__167_1 ),
        .I2(\q0_reg[0]_i_3__167_4 ),
        .I3(\q0_reg[0]_i_3__167_2 ),
        .I4(\q0_reg[0]_i_3__167_3 ),
        .I5(\q0_reg[0]_i_3__167_5 ),
        .O(\q0[0]_i_7__167_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__167_n_3 ),
        .Q(p_ZL14storage_matrix_214_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__167 
       (.I0(\q0_reg[0]_i_2__167_n_3 ),
        .I1(\q0_reg[0]_i_3__167_n_3 ),
        .O(\q0_reg[0]_i_1__167_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__167 
       (.I0(\q0[0]_i_4__198_n_3 ),
        .I1(\q0[0]_i_5__168_n_3 ),
        .O(\q0_reg[0]_i_2__167_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__167 
       (.I0(\q0[0]_i_6__168_n_3 ),
        .I1(\q0[0]_i_7__167_n_3 ),
        .O(\q0_reg[0]_i_3__167_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R
   (p_ZL14storage_matrix_215_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__193_0 ,
    \q0_reg[0]_i_3__193_1 ,
    \q0_reg[0]_i_3__193_2 ,
    \q0_reg[0]_i_3__193_3 ,
    \q0_reg[0]_i_3__193_4 ,
    \q0_reg[0]_i_3__193_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_215_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__193_0 ;
  input \q0_reg[0]_i_3__193_1 ;
  input \q0_reg[0]_i_3__193_2 ;
  input \q0_reg[0]_i_3__193_3 ;
  input \q0_reg[0]_i_3__193_4 ;
  input \q0_reg[0]_i_3__193_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_215_q0;
  wire \q0[0]_i_4__227_n_3 ;
  wire \q0[0]_i_5__195_n_3 ;
  wire \q0[0]_i_6__194_n_3 ;
  wire \q0[0]_i_7__193_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__193_n_3 ;
  wire \q0_reg[0]_i_2__193_n_3 ;
  wire \q0_reg[0]_i_3__193_0 ;
  wire \q0_reg[0]_i_3__193_1 ;
  wire \q0_reg[0]_i_3__193_2 ;
  wire \q0_reg[0]_i_3__193_3 ;
  wire \q0_reg[0]_i_3__193_4 ;
  wire \q0_reg[0]_i_3__193_5 ;
  wire \q0_reg[0]_i_3__193_n_3 ;

  LUT6 #(
    .INIT(64'h018C4A4100900040)) 
    \q0[0]_i_4__227 
       (.I0(\q0_reg[0]_i_3__193_0 ),
        .I1(\q0_reg[0]_i_3__193_1 ),
        .I2(\q0_reg[0]_i_3__193_2 ),
        .I3(\q0_reg[0]_i_3__193_3 ),
        .I4(\q0_reg[0]_i_3__193_4 ),
        .I5(\q0_reg[0]_i_3__193_5 ),
        .O(\q0[0]_i_4__227_n_3 ));
  LUT6 #(
    .INIT(64'h0002000040200000)) 
    \q0[0]_i_5__195 
       (.I0(\q0_reg[0]_i_3__193_0 ),
        .I1(\q0_reg[0]_i_3__193_2 ),
        .I2(\q0_reg[0]_i_3__193_4 ),
        .I3(\q0_reg[0]_i_3__193_3 ),
        .I4(\q0_reg[0]_i_3__193_5 ),
        .I5(\q0_reg[0]_i_3__193_1 ),
        .O(\q0[0]_i_5__195_n_3 ));
  LUT6 #(
    .INIT(64'h8200000010080060)) 
    \q0[0]_i_6__194 
       (.I0(\q0_reg[0]_i_3__193_0 ),
        .I1(\q0_reg[0]_i_3__193_5 ),
        .I2(\q0_reg[0]_i_3__193_4 ),
        .I3(\q0_reg[0]_i_3__193_3 ),
        .I4(\q0_reg[0]_i_3__193_2 ),
        .I5(\q0_reg[0]_i_3__193_1 ),
        .O(\q0[0]_i_6__194_n_3 ));
  LUT6 #(
    .INIT(64'h020080000080A004)) 
    \q0[0]_i_7__193 
       (.I0(\q0_reg[0]_i_3__193_0 ),
        .I1(\q0_reg[0]_i_3__193_2 ),
        .I2(\q0_reg[0]_i_3__193_4 ),
        .I3(\q0_reg[0]_i_3__193_3 ),
        .I4(\q0_reg[0]_i_3__193_5 ),
        .I5(\q0_reg[0]_i_3__193_1 ),
        .O(\q0[0]_i_7__193_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__193_n_3 ),
        .Q(p_ZL14storage_matrix_215_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__193 
       (.I0(\q0_reg[0]_i_2__193_n_3 ),
        .I1(\q0_reg[0]_i_3__193_n_3 ),
        .O(\q0_reg[0]_i_1__193_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__193 
       (.I0(\q0[0]_i_4__227_n_3 ),
        .I1(\q0[0]_i_5__195_n_3 ),
        .O(\q0_reg[0]_i_2__193_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__193 
       (.I0(\q0[0]_i_6__194_n_3 ),
        .I1(\q0[0]_i_7__193_n_3 ),
        .O(\q0_reg[0]_i_3__193_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R
   (p_ZL14storage_matrix_216_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__23_0 ,
    \q0_reg[0]_i_2__23_1 ,
    \q0_reg[0]_i_2__23_2 ,
    \q0_reg[0]_i_2__23_3 ,
    \q0_reg[0]_i_2__23_4 ,
    \q0_reg[0]_i_2__23_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_216_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__23_0 ;
  input \q0_reg[0]_i_2__23_1 ;
  input \q0_reg[0]_i_2__23_2 ;
  input \q0_reg[0]_i_2__23_3 ;
  input \q0_reg[0]_i_2__23_4 ;
  input \q0_reg[0]_i_2__23_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_216_q0;
  wire \q0[0]_i_4__25_n_3 ;
  wire \q0[0]_i_5__23_n_3 ;
  wire \q0[0]_i_6__23_n_3 ;
  wire \q0[0]_i_7__23_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__23_n_3 ;
  wire \q0_reg[0]_i_2__23_0 ;
  wire \q0_reg[0]_i_2__23_1 ;
  wire \q0_reg[0]_i_2__23_2 ;
  wire \q0_reg[0]_i_2__23_3 ;
  wire \q0_reg[0]_i_2__23_4 ;
  wire \q0_reg[0]_i_2__23_5 ;
  wire \q0_reg[0]_i_2__23_n_3 ;
  wire \q0_reg[0]_i_3__23_n_3 ;

  LUT6 #(
    .INIT(64'h0000000080020001)) 
    \q0[0]_i_4__25 
       (.I0(\q0_reg[0]_i_2__23_5 ),
        .I1(\q0_reg[0]_i_2__23_4 ),
        .I2(\q0_reg[0]_i_2__23_3 ),
        .I3(\q0_reg[0]_i_2__23_2 ),
        .I4(\q0_reg[0]_i_2__23_1 ),
        .I5(\q0_reg[0]_i_2__23_0 ),
        .O(\q0[0]_i_4__25_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000420)) 
    \q0[0]_i_5__23 
       (.I0(\q0_reg[0]_i_2__23_0 ),
        .I1(\q0_reg[0]_i_2__23_5 ),
        .I2(\q0_reg[0]_i_2__23_4 ),
        .I3(\q0_reg[0]_i_2__23_3 ),
        .I4(\q0_reg[0]_i_2__23_2 ),
        .I5(\q0_reg[0]_i_2__23_1 ),
        .O(\q0[0]_i_5__23_n_3 ));
  LUT6 #(
    .INIT(64'h0400800004040108)) 
    \q0[0]_i_6__23 
       (.I0(\q0_reg[0]_i_2__23_0 ),
        .I1(\q0_reg[0]_i_2__23_1 ),
        .I2(\q0_reg[0]_i_2__23_2 ),
        .I3(\q0_reg[0]_i_2__23_3 ),
        .I4(\q0_reg[0]_i_2__23_4 ),
        .I5(\q0_reg[0]_i_2__23_5 ),
        .O(\q0[0]_i_6__23_n_3 ));
  LUT6 #(
    .INIT(64'h0000000005400002)) 
    \q0[0]_i_7__23 
       (.I0(\q0_reg[0]_i_2__23_0 ),
        .I1(\q0_reg[0]_i_2__23_3 ),
        .I2(\q0_reg[0]_i_2__23_1 ),
        .I3(\q0_reg[0]_i_2__23_2 ),
        .I4(\q0_reg[0]_i_2__23_4 ),
        .I5(\q0_reg[0]_i_2__23_5 ),
        .O(\q0[0]_i_7__23_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__23_n_3 ),
        .Q(p_ZL14storage_matrix_216_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__23 
       (.I0(\q0_reg[0]_i_2__23_n_3 ),
        .I1(\q0_reg[0]_i_3__23_n_3 ),
        .O(\q0_reg[0]_i_1__23_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__23 
       (.I0(\q0[0]_i_4__25_n_3 ),
        .I1(\q0[0]_i_5__23_n_3 ),
        .O(\q0_reg[0]_i_2__23_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__23 
       (.I0(\q0[0]_i_6__23_n_3 ),
        .I1(\q0[0]_i_7__23_n_3 ),
        .O(\q0_reg[0]_i_3__23_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R
   (p_ZL14storage_matrix_217_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__48_0 ,
    \q0_reg[0]_i_2__48_1 ,
    \q0_reg[0]_i_2__48_2 ,
    \q0_reg[0]_i_2__48_3 ,
    \q0_reg[0]_i_2__48_4 ,
    \q0_reg[0]_i_2__48_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_217_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__48_0 ;
  input \q0_reg[0]_i_2__48_1 ;
  input \q0_reg[0]_i_2__48_2 ;
  input \q0_reg[0]_i_2__48_3 ;
  input \q0_reg[0]_i_2__48_4 ;
  input \q0_reg[0]_i_2__48_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_217_q0;
  wire \q0[0]_i_4__53_n_3 ;
  wire \q0[0]_i_5__48_n_3 ;
  wire \q0[0]_i_6__48_n_3 ;
  wire \q0[0]_i_7__48_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__48_n_3 ;
  wire \q0_reg[0]_i_2__48_0 ;
  wire \q0_reg[0]_i_2__48_1 ;
  wire \q0_reg[0]_i_2__48_2 ;
  wire \q0_reg[0]_i_2__48_3 ;
  wire \q0_reg[0]_i_2__48_4 ;
  wire \q0_reg[0]_i_2__48_5 ;
  wire \q0_reg[0]_i_2__48_n_3 ;
  wire \q0_reg[0]_i_3__48_n_3 ;

  LUT6 #(
    .INIT(64'h0002002800203280)) 
    \q0[0]_i_4__53 
       (.I0(\q0_reg[0]_i_2__48_0 ),
        .I1(\q0_reg[0]_i_2__48_1 ),
        .I2(\q0_reg[0]_i_2__48_4 ),
        .I3(\q0_reg[0]_i_2__48_3 ),
        .I4(\q0_reg[0]_i_2__48_5 ),
        .I5(\q0_reg[0]_i_2__48_2 ),
        .O(\q0[0]_i_4__53_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020150020)) 
    \q0[0]_i_5__48 
       (.I0(\q0_reg[0]_i_2__48_0 ),
        .I1(\q0_reg[0]_i_2__48_1 ),
        .I2(\q0_reg[0]_i_2__48_2 ),
        .I3(\q0_reg[0]_i_2__48_3 ),
        .I4(\q0_reg[0]_i_2__48_4 ),
        .I5(\q0_reg[0]_i_2__48_5 ),
        .O(\q0[0]_i_5__48_n_3 ));
  LUT6 #(
    .INIT(64'h0000801000040000)) 
    \q0[0]_i_6__48 
       (.I0(\q0_reg[0]_i_2__48_0 ),
        .I1(\q0_reg[0]_i_2__48_2 ),
        .I2(\q0_reg[0]_i_2__48_5 ),
        .I3(\q0_reg[0]_i_2__48_3 ),
        .I4(\q0_reg[0]_i_2__48_4 ),
        .I5(\q0_reg[0]_i_2__48_1 ),
        .O(\q0[0]_i_6__48_n_3 ));
  LUT6 #(
    .INIT(64'h0000048800000800)) 
    \q0[0]_i_7__48 
       (.I0(\q0_reg[0]_i_2__48_0 ),
        .I1(\q0_reg[0]_i_2__48_1 ),
        .I2(\q0_reg[0]_i_2__48_4 ),
        .I3(\q0_reg[0]_i_2__48_3 ),
        .I4(\q0_reg[0]_i_2__48_5 ),
        .I5(\q0_reg[0]_i_2__48_2 ),
        .O(\q0[0]_i_7__48_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__48_n_3 ),
        .Q(p_ZL14storage_matrix_217_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__48 
       (.I0(\q0_reg[0]_i_2__48_n_3 ),
        .I1(\q0_reg[0]_i_3__48_n_3 ),
        .O(\q0_reg[0]_i_1__48_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__48 
       (.I0(\q0[0]_i_4__53_n_3 ),
        .I1(\q0[0]_i_5__48_n_3 ),
        .O(\q0_reg[0]_i_2__48_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__48 
       (.I0(\q0[0]_i_6__48_n_3 ),
        .I1(\q0[0]_i_7__48_n_3 ),
        .O(\q0_reg[0]_i_3__48_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R
   (p_ZL14storage_matrix_218_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_3__73_0 ,
    \q0_reg[0]_i_3__73_1 ,
    \q0_reg[0]_i_3__73_2 ,
    \q0_reg[0]_i_3__73_3 ,
    \q0_reg[0]_i_3__73_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_218_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__73_0 ;
  input \q0_reg[0]_i_3__73_1 ;
  input \q0_reg[0]_i_3__73_2 ;
  input \q0_reg[0]_i_3__73_3 ;
  input \q0_reg[0]_i_3__73_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_218_q0;
  wire \q0[0]_i_4__82_n_3 ;
  wire \q0[0]_i_5__73_n_3 ;
  wire \q0[0]_i_6__73_n_3 ;
  wire \q0[0]_i_7__73_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__73_n_3 ;
  wire \q0_reg[0]_i_2__73_n_3 ;
  wire \q0_reg[0]_i_3__73_0 ;
  wire \q0_reg[0]_i_3__73_1 ;
  wire \q0_reg[0]_i_3__73_2 ;
  wire \q0_reg[0]_i_3__73_3 ;
  wire \q0_reg[0]_i_3__73_4 ;
  wire \q0_reg[0]_i_3__73_n_3 ;

  LUT6 #(
    .INIT(64'h0400004020200000)) 
    \q0[0]_i_4__82 
       (.I0(\q0_reg[0]_i_3__73_0 ),
        .I1(\q0_reg[0]_i_3__73_1 ),
        .I2(\q0_reg[0]_i_3__73_3 ),
        .I3(\q0_reg[0]_i_3__73_2 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_3__73_4 ),
        .O(\q0[0]_i_4__82_n_3 ));
  LUT6 #(
    .INIT(64'h4400030000008008)) 
    \q0[0]_i_5__73 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__73_0 ),
        .I2(\q0_reg[0]_i_3__73_1 ),
        .I3(\q0_reg[0]_i_3__73_2 ),
        .I4(\q0_reg[0]_i_3__73_3 ),
        .I5(\q0_reg[0]_i_3__73_4 ),
        .O(\q0[0]_i_5__73_n_3 ));
  LUT6 #(
    .INIT(64'h0008000010104000)) 
    \q0[0]_i_6__73 
       (.I0(\q0_reg[0]_i_3__73_0 ),
        .I1(\q0_reg[0]_i_3__73_1 ),
        .I2(\q0_reg[0]_i_3__73_2 ),
        .I3(\q0_reg[0]_i_3__73_3 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_3__73_4 ),
        .O(\q0[0]_i_6__73_n_3 ));
  LUT6 #(
    .INIT(64'h2000004000000000)) 
    \q0[0]_i_7__73 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__73_3 ),
        .I2(\q0_reg[0]_i_3__73_2 ),
        .I3(\q0_reg[0]_i_3__73_1 ),
        .I4(\q0_reg[0]_i_3__73_4 ),
        .I5(\q0_reg[0]_i_3__73_0 ),
        .O(\q0[0]_i_7__73_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__73_n_3 ),
        .Q(p_ZL14storage_matrix_218_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__73 
       (.I0(\q0_reg[0]_i_2__73_n_3 ),
        .I1(\q0_reg[0]_i_3__73_n_3 ),
        .O(\q0_reg[0]_i_1__73_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__73 
       (.I0(\q0[0]_i_4__82_n_3 ),
        .I1(\q0[0]_i_5__73_n_3 ),
        .O(\q0_reg[0]_i_2__73_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__73 
       (.I0(\q0[0]_i_6__73_n_3 ),
        .I1(\q0[0]_i_7__73_n_3 ),
        .O(\q0_reg[0]_i_3__73_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R
   (p_ZL14storage_matrix_219_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__98_0 ,
    \q0_reg[0]_i_2__98_1 ,
    \q0_reg[0]_i_2__98_2 ,
    \q0_reg[0]_i_2__98_3 ,
    \q0_reg[0]_i_2__98_4 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_219_q0;
  input \q0_reg[0]_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__98_0 ;
  input \q0_reg[0]_i_2__98_1 ;
  input \q0_reg[0]_i_2__98_2 ;
  input \q0_reg[0]_i_2__98_3 ;
  input \q0_reg[0]_i_2__98_4 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_219_q0;
  wire \q0[0]_i_4__110_n_3 ;
  wire \q0[0]_i_5__98_n_3 ;
  wire \q0[0]_i_6__98_n_3 ;
  wire \q0[0]_i_7__98_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__98_n_3 ;
  wire \q0_reg[0]_i_2__98_0 ;
  wire \q0_reg[0]_i_2__98_1 ;
  wire \q0_reg[0]_i_2__98_2 ;
  wire \q0_reg[0]_i_2__98_3 ;
  wire \q0_reg[0]_i_2__98_4 ;
  wire \q0_reg[0]_i_2__98_n_3 ;
  wire \q0_reg[0]_i_3__98_n_3 ;

  LUT6 #(
    .INIT(64'h0010500200002440)) 
    \q0[0]_i_4__110 
       (.I0(\q0_reg[0]_i_2__98_0 ),
        .I1(\q0_reg[0]_i_2__98_1 ),
        .I2(\q0_reg[0]_i_2__98_2 ),
        .I3(\q0_reg[0]_i_2__98_3 ),
        .I4(\q0_reg[0]_i_2__98_4 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__110_n_3 ));
  LUT6 #(
    .INIT(64'h6601000210001010)) 
    \q0[0]_i_5__98 
       (.I0(\q0_reg[0]_i_2__98_0 ),
        .I1(\q0_reg[0]_i_2__98_1 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__98_2 ),
        .I4(\q0_reg[0]_i_2__98_3 ),
        .I5(\q0_reg[0]_i_2__98_4 ),
        .O(\q0[0]_i_5__98_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \q0[0]_i_6__98 
       (.I0(\q0_reg[0]_i_2__98_1 ),
        .I1(\q0_reg[0]_i_2__98_4 ),
        .I2(\q0_reg[0]_i_2__98_2 ),
        .I3(\q0_reg[0]_i_2__98_3 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__98_0 ),
        .O(\q0[0]_i_6__98_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020000240)) 
    \q0[0]_i_7__98 
       (.I0(\q0_reg[0]_i_2__98_4 ),
        .I1(\q0_reg[0]_i_2__98_3 ),
        .I2(\q0_reg[0]_i_2__98_2 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__98_1 ),
        .I5(\q0_reg[0]_i_2__98_0 ),
        .O(\q0[0]_i_7__98_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__98_n_3 ),
        .Q(p_ZL14storage_matrix_219_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__98 
       (.I0(\q0_reg[0]_i_2__98_n_3 ),
        .I1(\q0_reg[0]_i_3__98_n_3 ),
        .O(\q0_reg[0]_i_1__98_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__98 
       (.I0(\q0[0]_i_4__110_n_3 ),
        .I1(\q0[0]_i_5__98_n_3 ),
        .O(\q0_reg[0]_i_2__98_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__98 
       (.I0(\q0[0]_i_6__98_n_3 ),
        .I1(\q0[0]_i_7__98_n_3 ),
        .O(\q0_reg[0]_i_3__98_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R
   (p_ZL14storage_matrix_21_q0,
    Q,
    \q0_reg[0]_i_2__125_0 ,
    \q0_reg[0]_i_2__125_1 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_21_q0;
  input [5:0]Q;
  input \q0_reg[0]_i_2__125_0 ;
  input \q0_reg[0]_i_2__125_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_21_q0;
  wire \q0[0]_i_4__143_n_3 ;
  wire \q0[0]_i_5__126_n_3 ;
  wire \q0[0]_i_6__126_n_3 ;
  wire \q0[0]_i_7__125_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__125_n_3 ;
  wire \q0_reg[0]_i_2__125_0 ;
  wire \q0_reg[0]_i_2__125_1 ;
  wire \q0_reg[0]_i_2__125_n_3 ;
  wire \q0_reg[0]_i_3__125_n_3 ;

  LUT6 #(
    .INIT(64'h0020008000000000)) 
    \q0[0]_i_4__143 
       (.I0(Q[4]),
        .I1(\q0_reg[0]_i_2__125_0 ),
        .I2(\q0_reg[0]_i_2__125_1 ),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q0[0]_i_4__143_n_3 ));
  LUT6 #(
    .INIT(64'h0480C00120000010)) 
    \q0[0]_i_5__126 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\q0_reg[0]_i_2__125_0 ),
        .I4(\q0_reg[0]_i_2__125_1 ),
        .I5(Q[5]),
        .O(\q0[0]_i_5__126_n_3 ));
  LUT6 #(
    .INIT(64'h0880900000024000)) 
    \q0[0]_i_6__126 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\q0_reg[0]_i_2__125_0 ),
        .I4(\q0_reg[0]_i_2__125_1 ),
        .I5(Q[4]),
        .O(\q0[0]_i_6__126_n_3 ));
  LUT6 #(
    .INIT(64'h0000000009000020)) 
    \q0[0]_i_7__125 
       (.I0(Q[4]),
        .I1(\q0_reg[0]_i_2__125_1 ),
        .I2(\q0_reg[0]_i_2__125_0 ),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q0[0]_i_7__125_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__125_n_3 ),
        .Q(p_ZL14storage_matrix_21_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__125 
       (.I0(\q0_reg[0]_i_2__125_n_3 ),
        .I1(\q0_reg[0]_i_3__125_n_3 ),
        .O(\q0_reg[0]_i_1__125_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_2__125 
       (.I0(\q0[0]_i_4__143_n_3 ),
        .I1(\q0[0]_i_5__126_n_3 ),
        .O(\q0_reg[0]_i_2__125_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__125 
       (.I0(\q0[0]_i_6__126_n_3 ),
        .I1(\q0[0]_i_7__125_n_3 ),
        .O(\q0_reg[0]_i_3__125_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R
   (p_ZL14storage_matrix_220_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__119_0 ,
    \q0_reg[0]_i_2__119_1 ,
    \q0_reg[0]_i_2__119_2 ,
    \q0_reg[0]_i_2__119_3 ,
    \q0_reg[0]_i_2__119_4 ,
    \q0_reg[0]_i_2__119_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_220_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__119_0 ;
  input \q0_reg[0]_i_2__119_1 ;
  input \q0_reg[0]_i_2__119_2 ;
  input \q0_reg[0]_i_2__119_3 ;
  input \q0_reg[0]_i_2__119_4 ;
  input \q0_reg[0]_i_2__119_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_220_q0;
  wire \q0[0]_i_4__136_n_3 ;
  wire \q0[0]_i_5__120_n_3 ;
  wire \q0[0]_i_6__120_n_3 ;
  wire \q0[0]_i_7__119_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__119_n_3 ;
  wire \q0_reg[0]_i_2__119_0 ;
  wire \q0_reg[0]_i_2__119_1 ;
  wire \q0_reg[0]_i_2__119_2 ;
  wire \q0_reg[0]_i_2__119_3 ;
  wire \q0_reg[0]_i_2__119_4 ;
  wire \q0_reg[0]_i_2__119_5 ;
  wire \q0_reg[0]_i_2__119_n_3 ;
  wire \q0_reg[0]_i_3__119_n_3 ;

  LUT6 #(
    .INIT(64'h0021280C00000000)) 
    \q0[0]_i_4__136 
       (.I0(\q0_reg[0]_i_2__119_0 ),
        .I1(\q0_reg[0]_i_2__119_4 ),
        .I2(\q0_reg[0]_i_2__119_5 ),
        .I3(\q0_reg[0]_i_2__119_3 ),
        .I4(\q0_reg[0]_i_2__119_2 ),
        .I5(\q0_reg[0]_i_2__119_1 ),
        .O(\q0[0]_i_4__136_n_3 ));
  LUT6 #(
    .INIT(64'h8020000A04000180)) 
    \q0[0]_i_5__120 
       (.I0(\q0_reg[0]_i_2__119_0 ),
        .I1(\q0_reg[0]_i_2__119_1 ),
        .I2(\q0_reg[0]_i_2__119_4 ),
        .I3(\q0_reg[0]_i_2__119_3 ),
        .I4(\q0_reg[0]_i_2__119_5 ),
        .I5(\q0_reg[0]_i_2__119_2 ),
        .O(\q0[0]_i_5__120_n_3 ));
  LUT6 #(
    .INIT(64'h2208001041000101)) 
    \q0[0]_i_6__120 
       (.I0(\q0_reg[0]_i_2__119_0 ),
        .I1(\q0_reg[0]_i_2__119_1 ),
        .I2(\q0_reg[0]_i_2__119_2 ),
        .I3(\q0_reg[0]_i_2__119_3 ),
        .I4(\q0_reg[0]_i_2__119_4 ),
        .I5(\q0_reg[0]_i_2__119_5 ),
        .O(\q0[0]_i_6__120_n_3 ));
  LUT6 #(
    .INIT(64'h0500000810000828)) 
    \q0[0]_i_7__119 
       (.I0(\q0_reg[0]_i_2__119_0 ),
        .I1(\q0_reg[0]_i_2__119_4 ),
        .I2(\q0_reg[0]_i_2__119_1 ),
        .I3(\q0_reg[0]_i_2__119_3 ),
        .I4(\q0_reg[0]_i_2__119_5 ),
        .I5(\q0_reg[0]_i_2__119_2 ),
        .O(\q0[0]_i_7__119_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__119_n_3 ),
        .Q(p_ZL14storage_matrix_220_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__119 
       (.I0(\q0_reg[0]_i_2__119_n_3 ),
        .I1(\q0_reg[0]_i_3__119_n_3 ),
        .O(\q0_reg[0]_i_1__119_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__119 
       (.I0(\q0[0]_i_4__136_n_3 ),
        .I1(\q0[0]_i_5__120_n_3 ),
        .O(\q0_reg[0]_i_2__119_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__119 
       (.I0(\q0[0]_i_6__120_n_3 ),
        .I1(\q0[0]_i_7__119_n_3 ),
        .O(\q0_reg[0]_i_3__119_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R
   (p_ZL14storage_matrix_221_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_221_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [5:0]Q;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_221_q0;
  wire \q0[0]_i_4__167_n_3 ;
  wire \q0[0]_i_5__145_n_3 ;
  wire \q0[0]_i_6__145_n_3 ;
  wire \q0[0]_i_7__144_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__144_n_3 ;
  wire \q0_reg[0]_i_2__144_n_3 ;
  wire \q0_reg[0]_i_3__144_n_3 ;

  LUT6 #(
    .INIT(64'h0502000000300000)) 
    \q0[0]_i_4__167 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\q0[0]_i_4__167_n_3 ));
  LUT6 #(
    .INIT(64'h2800024008002001)) 
    \q0[0]_i_5__145 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\q0[0]_i_5__145_n_3 ));
  LUT6 #(
    .INIT(64'h000040A000800210)) 
    \q0[0]_i_6__145 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\q0[0]_i_6__145_n_3 ));
  LUT6 #(
    .INIT(64'h0040048000000808)) 
    \q0[0]_i_7__144 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\q0[0]_i_7__144_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__144_n_3 ),
        .Q(p_ZL14storage_matrix_221_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__144 
       (.I0(\q0_reg[0]_i_2__144_n_3 ),
        .I1(\q0_reg[0]_i_3__144_n_3 ),
        .O(\q0_reg[0]_i_1__144_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__144 
       (.I0(\q0[0]_i_4__167_n_3 ),
        .I1(\q0[0]_i_5__145_n_3 ),
        .O(\q0_reg[0]_i_2__144_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__144 
       (.I0(\q0[0]_i_6__145_n_3 ),
        .I1(\q0[0]_i_7__144_n_3 ),
        .O(\q0_reg[0]_i_3__144_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R
   (p_ZL14storage_matrix_222_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__168_0 ,
    Q,
    \q0_reg[0]_i_3__168_1 ,
    \q0_reg[0]_i_3__168_2 ,
    \q0_reg[0]_i_3__168_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_222_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__168_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_3__168_1 ;
  input \q0_reg[0]_i_3__168_2 ;
  input \q0_reg[0]_i_3__168_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_222_q0;
  wire \q0[0]_i_4__199_n_3 ;
  wire \q0[0]_i_5__169_n_3 ;
  wire \q0[0]_i_6__169_n_3 ;
  wire \q0[0]_i_7__168_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__168_n_3 ;
  wire \q0_reg[0]_i_2__168_n_3 ;
  wire \q0_reg[0]_i_3__168_0 ;
  wire \q0_reg[0]_i_3__168_1 ;
  wire \q0_reg[0]_i_3__168_2 ;
  wire \q0_reg[0]_i_3__168_3 ;
  wire \q0_reg[0]_i_3__168_n_3 ;

  LUT6 #(
    .INIT(64'h0080800004000000)) 
    \q0[0]_i_4__199 
       (.I0(\q0_reg[0]_i_3__168_0 ),
        .I1(\q0_reg[0]_i_3__168_3 ),
        .I2(\q0_reg[0]_i_3__168_2 ),
        .I3(Q[0]),
        .I4(\q0_reg[0]_i_3__168_1 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__199_n_3 ));
  LUT6 #(
    .INIT(64'h0000C00001101000)) 
    \q0[0]_i_5__169 
       (.I0(\q0_reg[0]_i_3__168_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__168_3 ),
        .I3(\q0_reg[0]_i_3__168_2 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_3__168_1 ),
        .O(\q0[0]_i_5__169_n_3 ));
  LUT6 #(
    .INIT(64'h8000000840000081)) 
    \q0[0]_i_6__169 
       (.I0(\q0_reg[0]_i_3__168_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__168_1 ),
        .I3(Q[0]),
        .I4(\q0_reg[0]_i_3__168_2 ),
        .I5(\q0_reg[0]_i_3__168_3 ),
        .O(\q0[0]_i_6__169_n_3 ));
  LUT6 #(
    .INIT(64'h0C08004010020000)) 
    \q0[0]_i_7__168 
       (.I0(\q0_reg[0]_i_3__168_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__168_1 ),
        .I3(Q[0]),
        .I4(\q0_reg[0]_i_3__168_2 ),
        .I5(\q0_reg[0]_i_3__168_3 ),
        .O(\q0[0]_i_7__168_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__168_n_3 ),
        .Q(p_ZL14storage_matrix_222_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__168 
       (.I0(\q0_reg[0]_i_2__168_n_3 ),
        .I1(\q0_reg[0]_i_3__168_n_3 ),
        .O(\q0_reg[0]_i_1__168_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__168 
       (.I0(\q0[0]_i_4__199_n_3 ),
        .I1(\q0[0]_i_5__169_n_3 ),
        .O(\q0_reg[0]_i_2__168_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__168 
       (.I0(\q0[0]_i_6__169_n_3 ),
        .I1(\q0[0]_i_7__168_n_3 ),
        .O(\q0_reg[0]_i_3__168_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R
   (p_ZL14storage_matrix_223_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    address0,
    \q0_reg[0]_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_223_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [1:0]address0;
  input \q0_reg[0]_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_223_q0;
  wire \q0[0]_i_1__55_n_3 ;
  wire \q0[0]_i_2__54_n_3 ;
  wire \q0[0]_i_3__48_n_3 ;
  wire \q0[0]_i_4__228_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \q0[0]_i_1__55 
       (.I0(\q0[0]_i_2__54_n_3 ),
        .I1(\q0[0]_i_3__48_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_4__228_n_3 ),
        .I4(\q0_reg[0]_1 ),
        .O(\q0[0]_i_1__55_n_3 ));
  LUT6 #(
    .INIT(64'h0000200090800141)) 
    \q0[0]_i_2__54 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_2__54_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \q0[0]_i_3__48 
       (.I0(\q0_reg[0]_5 ),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_3 ),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_3__48_n_3 ));
  LUT6 #(
    .INIT(64'h000010000000A000)) 
    \q0[0]_i_4__228 
       (.I0(\q0_reg[0]_2 ),
        .I1(address0[0]),
        .I2(address0[1]),
        .I3(\q0_reg[0]_3 ),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_4__228_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__55_n_3 ),
        .Q(p_ZL14storage_matrix_223_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R
   (p_ZL14storage_matrix_224_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__24_0 ,
    \q0_reg[0]_i_2__24_1 ,
    \q0_reg[0]_i_2__24_2 ,
    \q0_reg[0]_i_2__24_3 ,
    Q,
    \q0_reg[0]_i_2__24_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_224_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__24_0 ;
  input \q0_reg[0]_i_2__24_1 ;
  input \q0_reg[0]_i_2__24_2 ;
  input \q0_reg[0]_i_2__24_3 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__24_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_224_q0;
  wire \q0[0]_i_4__26_n_3 ;
  wire \q0[0]_i_5__24_n_3 ;
  wire \q0[0]_i_6__24_n_3 ;
  wire \q0[0]_i_7__24_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__24_n_3 ;
  wire \q0_reg[0]_i_2__24_0 ;
  wire \q0_reg[0]_i_2__24_1 ;
  wire \q0_reg[0]_i_2__24_2 ;
  wire \q0_reg[0]_i_2__24_3 ;
  wire \q0_reg[0]_i_2__24_4 ;
  wire \q0_reg[0]_i_2__24_n_3 ;
  wire \q0_reg[0]_i_3__24_n_3 ;

  LUT6 #(
    .INIT(64'h0000040000002000)) 
    \q0[0]_i_4__26 
       (.I0(\q0_reg[0]_i_2__24_4 ),
        .I1(\q0_reg[0]_i_2__24_3 ),
        .I2(\q0_reg[0]_i_2__24_0 ),
        .I3(\q0_reg[0]_i_2__24_1 ),
        .I4(\q0_reg[0]_i_2__24_2 ),
        .I5(Q),
        .O(\q0[0]_i_4__26_n_3 ));
  LUT6 #(
    .INIT(64'h20000020040080A8)) 
    \q0[0]_i_5__24 
       (.I0(\q0_reg[0]_i_2__24_4 ),
        .I1(\q0_reg[0]_i_2__24_3 ),
        .I2(\q0_reg[0]_i_2__24_0 ),
        .I3(\q0_reg[0]_i_2__24_1 ),
        .I4(\q0_reg[0]_i_2__24_2 ),
        .I5(Q),
        .O(\q0[0]_i_5__24_n_3 ));
  LUT6 #(
    .INIT(64'h080004240210050C)) 
    \q0[0]_i_6__24 
       (.I0(\q0_reg[0]_i_2__24_4 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__24_1 ),
        .I3(\q0_reg[0]_i_2__24_0 ),
        .I4(\q0_reg[0]_i_2__24_2 ),
        .I5(\q0_reg[0]_i_2__24_3 ),
        .O(\q0[0]_i_6__24_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000604C24)) 
    \q0[0]_i_7__24 
       (.I0(\q0_reg[0]_i_2__24_0 ),
        .I1(\q0_reg[0]_i_2__24_1 ),
        .I2(\q0_reg[0]_i_2__24_2 ),
        .I3(\q0_reg[0]_i_2__24_3 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_2__24_4 ),
        .O(\q0[0]_i_7__24_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__24_n_3 ),
        .Q(p_ZL14storage_matrix_224_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__24 
       (.I0(\q0_reg[0]_i_2__24_n_3 ),
        .I1(\q0_reg[0]_i_3__24_n_3 ),
        .O(\q0_reg[0]_i_1__24_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__24 
       (.I0(\q0[0]_i_4__26_n_3 ),
        .I1(\q0[0]_i_5__24_n_3 ),
        .O(\q0_reg[0]_i_2__24_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__24 
       (.I0(\q0[0]_i_6__24_n_3 ),
        .I1(\q0[0]_i_7__24_n_3 ),
        .O(\q0_reg[0]_i_3__24_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    address0,
    \q0_reg[0]_6 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [1:0]address0;
  input \q0_reg[0]_6 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__9_n_3 ;
  wire \q0[0]_i_2__9_n_3 ;
  wire \q0[0]_i_3__7_n_3 ;
  wire \q0[0]_i_4__54_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT5 #(
    .INIT(32'h20202F20)) 
    \q0[0]_i_1__9 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0[0]_i_2__9_n_3 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0[0]_i_3__7_n_3 ),
        .I4(\q0[0]_i_4__54_n_3 ),
        .O(\q0[0]_i_1__9_n_3 ));
  LUT6 #(
    .INIT(64'hFEFFF7FDFFFFDFFF)) 
    \q0[0]_i_2__9 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_5 ),
        .I3(address0[0]),
        .I4(address0[1]),
        .I5(\q0_reg[0]_6 ),
        .O(\q0[0]_i_2__9_n_3 ));
  LUT5 #(
    .INIT(32'h00483040)) 
    \q0[0]_i_3__7 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_5 ),
        .I3(address0[0]),
        .I4(\q0_reg[0]_1 ),
        .O(\q0[0]_i_3__7_n_3 ));
  LUT4 #(
    .INIT(16'hEBFE)) 
    \q0[0]_i_4__54 
       (.I0(\q0_reg[0]_6 ),
        .I1(address0[0]),
        .I2(address0[1]),
        .I3(\q0_reg[0]_3 ),
        .O(\q0[0]_i_4__54_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__9_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [1:0]address0;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__16_n_3 ;
  wire \q0[0]_i_2__15_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT6 #(
    .INIT(64'h0000000020000092)) 
    \q0[0]_i_1__16 
       (.I0(\q0_reg[0]_1 ),
        .I1(address0[1]),
        .I2(address0[0]),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0[0]_i_2__15_n_3 ),
        .O(\q0[0]_i_1__16_n_3 ));
  LUT5 #(
    .INIT(32'hBAFFFFEF)) 
    \q0[0]_i_2__15 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_5 ),
        .I4(\q0_reg[0]_6 ),
        .O(\q0[0]_i_2__15_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__16_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R
   (p_ZL14storage_matrix_227_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_2__99_0 ,
    \q0_reg[0]_i_2__99_1 ,
    \q0_reg[0]_i_2__99_2 ,
    \q0_reg[0]_i_2__99_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_227_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__99_0 ;
  input \q0_reg[0]_i_2__99_1 ;
  input \q0_reg[0]_i_2__99_2 ;
  input \q0_reg[0]_i_2__99_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_227_q0;
  wire \q0[0]_i_4__111_n_3 ;
  wire \q0[0]_i_5__99_n_3 ;
  wire \q0[0]_i_6__99_n_3 ;
  wire \q0[0]_i_7__99_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__99_n_3 ;
  wire \q0_reg[0]_i_2__99_0 ;
  wire \q0_reg[0]_i_2__99_1 ;
  wire \q0_reg[0]_i_2__99_2 ;
  wire \q0_reg[0]_i_2__99_3 ;
  wire \q0_reg[0]_i_2__99_n_3 ;
  wire \q0_reg[0]_i_3__99_n_3 ;

  LUT6 #(
    .INIT(64'h0000008000084000)) 
    \q0[0]_i_4__111 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__99_0 ),
        .I2(\q0_reg[0]_i_2__99_3 ),
        .I3(\q0_reg[0]_i_2__99_2 ),
        .I4(\q0_reg[0]_i_2__99_1 ),
        .I5(Q[0]),
        .O(\q0[0]_i_4__111_n_3 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \q0[0]_i_5__99 
       (.I0(\q0_reg[0]_i_2__99_0 ),
        .I1(\q0_reg[0]_i_2__99_3 ),
        .I2(\q0_reg[0]_i_2__99_2 ),
        .I3(\q0_reg[0]_i_2__99_1 ),
        .I4(Q[0]),
        .O(\q0[0]_i_5__99_n_3 ));
  LUT6 #(
    .INIT(64'h2201000000104000)) 
    \q0[0]_i_6__99 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_2__99_0 ),
        .I3(\q0_reg[0]_i_2__99_3 ),
        .I4(\q0_reg[0]_i_2__99_2 ),
        .I5(\q0_reg[0]_i_2__99_1 ),
        .O(\q0[0]_i_6__99_n_3 ));
  LUT6 #(
    .INIT(64'h0001000051008400)) 
    \q0[0]_i_7__99 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_2__99_0 ),
        .I3(\q0_reg[0]_i_2__99_1 ),
        .I4(\q0_reg[0]_i_2__99_2 ),
        .I5(\q0_reg[0]_i_2__99_3 ),
        .O(\q0[0]_i_7__99_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__99_n_3 ),
        .Q(p_ZL14storage_matrix_227_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__99 
       (.I0(\q0_reg[0]_i_2__99_n_3 ),
        .I1(\q0_reg[0]_i_3__99_n_3 ),
        .O(\q0_reg[0]_i_1__99_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__99 
       (.I0(\q0[0]_i_4__111_n_3 ),
        .I1(\q0[0]_i_5__99_n_3 ),
        .O(\q0_reg[0]_i_2__99_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__99 
       (.I0(\q0[0]_i_6__99_n_3 ),
        .I1(\q0[0]_i_7__99_n_3 ),
        .O(\q0_reg[0]_i_3__99_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R
   (p_ZL14storage_matrix_228_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    address0,
    \q0_reg[0]_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_228_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [1:0]address0;
  input \q0_reg[0]_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_228_q0;
  wire \q0[0]_i_1__34_n_3 ;
  wire \q0[0]_i_2__33_n_3 ;
  wire \q0[0]_i_3__29_n_3 ;
  wire \q0[0]_i_4__137_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \q0[0]_i_1__34 
       (.I0(\q0[0]_i_2__33_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0[0]_i_3__29_n_3 ),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0[0]_i_4__137_n_3 ),
        .O(\q0[0]_i_1__34_n_3 ));
  LUT6 #(
    .INIT(64'h0811800001C00000)) 
    \q0[0]_i_2__33 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_5 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_2__33_n_3 ));
  LUT6 #(
    .INIT(64'h0280000000054404)) 
    \q0[0]_i_3__29 
       (.I0(\q0_reg[0]_2 ),
        .I1(address0[0]),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[1]),
        .I4(\q0_reg[0]_5 ),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_3__29_n_3 ));
  LUT6 #(
    .INIT(64'h8040C02000204502)) 
    \q0[0]_i_4__137 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_4__137_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__34_n_3 ),
        .Q(p_ZL14storage_matrix_228_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R
   (p_ZL14storage_matrix_229_q0,
    Q,
    \q0_reg[0]_i_2__145_0 ,
    \q0_reg[0]_i_2__145_1 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_229_q0;
  input [5:0]Q;
  input \q0_reg[0]_i_2__145_0 ;
  input \q0_reg[0]_i_2__145_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_229_q0;
  wire \q0[0]_i_4__168_n_3 ;
  wire \q0[0]_i_5__146_n_3 ;
  wire \q0[0]_i_6__146_n_3 ;
  wire \q0[0]_i_7__145_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__145_n_3 ;
  wire \q0_reg[0]_i_2__145_0 ;
  wire \q0_reg[0]_i_2__145_1 ;
  wire \q0_reg[0]_i_2__145_n_3 ;
  wire \q0_reg[0]_i_3__145_n_3 ;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \q0[0]_i_4__168 
       (.I0(\q0_reg[0]_i_2__145_0 ),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(\q0_reg[0]_i_2__145_1 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\q0[0]_i_4__168_n_3 ));
  LUT6 #(
    .INIT(64'h0800008000900104)) 
    \q0[0]_i_5__146 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__145_0 ),
        .I2(Q[5]),
        .I3(\q0_reg[0]_i_2__145_1 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\q0[0]_i_5__146_n_3 ));
  LUT6 #(
    .INIT(64'h0000005000800042)) 
    \q0[0]_i_6__146 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__145_0 ),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(\q0_reg[0]_i_2__145_1 ),
        .I5(Q[4]),
        .O(\q0[0]_i_6__146_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000185000)) 
    \q0[0]_i_7__145 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__145_0 ),
        .I2(Q[2]),
        .I3(\q0_reg[0]_i_2__145_1 ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q0[0]_i_7__145_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__145_n_3 ),
        .Q(p_ZL14storage_matrix_229_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__145 
       (.I0(\q0_reg[0]_i_2__145_n_3 ),
        .I1(\q0_reg[0]_i_3__145_n_3 ),
        .O(\q0_reg[0]_i_1__145_n_3 ),
        .S(Q[3]));
  MUXF7 \q0_reg[0]_i_2__145 
       (.I0(\q0[0]_i_4__168_n_3 ),
        .I1(\q0[0]_i_5__146_n_3 ),
        .O(\q0_reg[0]_i_2__145_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__145 
       (.I0(\q0[0]_i_6__146_n_3 ),
        .I1(\q0[0]_i_7__145_n_3 ),
        .O(\q0_reg[0]_i_3__145_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    address0,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [1:0]address0;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__43_n_3 ;
  wire \q0[0]_i_2__42_n_3 ;
  wire \q0[0]_i_3__37_n_3 ;
  wire \q0[0]_i_4__174_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \q0[0]_i_1__43 
       (.I0(\q0[0]_i_2__42_n_3 ),
        .I1(\q0[0]_i_3__37_n_3 ),
        .I2(\q0[0]_i_4__174_n_3 ),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0_reg[0]_2 ),
        .O(\q0[0]_i_1__43_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \q0[0]_i_2__42 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_5 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_6 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_2__42_n_3 ));
  LUT6 #(
    .INIT(64'h0000004041400040)) 
    \q0[0]_i_3__37 
       (.I0(\q0_reg[0]_5 ),
        .I1(\q0_reg[0]_6 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_3 ),
        .I4(\q0_reg[0]_4 ),
        .I5(address0[1]),
        .O(\q0[0]_i_3__37_n_3 ));
  LUT6 #(
    .INIT(64'h0020008080000088)) 
    \q0[0]_i_4__174 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_5 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_6 ),
        .O(\q0[0]_i_4__174_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__43_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R
   (p_ZL14storage_matrix_230_q0,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__169_0 ,
    \q0_reg[0]_i_2__169_1 ,
    \q0_reg[0]_i_2__169_2 ,
    \q0_reg[0]_i_2__169_3 ,
    \q0_reg[0]_i_2__169_4 ,
    Q,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_230_q0;
  input [0:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__169_0 ;
  input \q0_reg[0]_i_2__169_1 ;
  input \q0_reg[0]_i_2__169_2 ;
  input \q0_reg[0]_i_2__169_3 ;
  input \q0_reg[0]_i_2__169_4 ;
  input [0:0]Q;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_230_q0;
  wire \q0[0]_i_4__200_n_3 ;
  wire \q0[0]_i_5__170_n_3 ;
  wire \q0[0]_i_6__170_n_3 ;
  wire \q0[0]_i_7__169_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__169_n_3 ;
  wire \q0_reg[0]_i_2__169_0 ;
  wire \q0_reg[0]_i_2__169_1 ;
  wire \q0_reg[0]_i_2__169_2 ;
  wire \q0_reg[0]_i_2__169_3 ;
  wire \q0_reg[0]_i_2__169_4 ;
  wire \q0_reg[0]_i_2__169_n_3 ;
  wire \q0_reg[0]_i_3__169_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000000220)) 
    \q0[0]_i_4__200 
       (.I0(\q0_reg[0]_i_2__169_4 ),
        .I1(\q0_reg[0]_i_2__169_1 ),
        .I2(\q0_reg[0]_i_2__169_2 ),
        .I3(\q0_reg[0]_i_2__169_0 ),
        .I4(\q0_reg[0]_i_2__169_3 ),
        .I5(Q),
        .O(\q0[0]_i_4__200_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \q0[0]_i_5__170 
       (.I0(\q0_reg[0]_i_2__169_4 ),
        .I1(\q0_reg[0]_i_2__169_0 ),
        .I2(\q0_reg[0]_i_2__169_2 ),
        .I3(\q0_reg[0]_i_2__169_1 ),
        .I4(\q0_reg[0]_i_2__169_3 ),
        .I5(Q),
        .O(\q0[0]_i_5__170_n_3 ));
  LUT6 #(
    .INIT(64'h0800400000000000)) 
    \q0[0]_i_6__170 
       (.I0(\q0_reg[0]_i_2__169_3 ),
        .I1(\q0_reg[0]_i_2__169_1 ),
        .I2(\q0_reg[0]_i_2__169_2 ),
        .I3(\q0_reg[0]_i_2__169_0 ),
        .I4(\q0_reg[0]_i_2__169_4 ),
        .I5(Q),
        .O(\q0[0]_i_6__170_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002002008)) 
    \q0[0]_i_7__169 
       (.I0(\q0_reg[0]_i_2__169_0 ),
        .I1(\q0_reg[0]_i_2__169_1 ),
        .I2(\q0_reg[0]_i_2__169_2 ),
        .I3(\q0_reg[0]_i_2__169_3 ),
        .I4(\q0_reg[0]_i_2__169_4 ),
        .I5(Q),
        .O(\q0[0]_i_7__169_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__169_n_3 ),
        .Q(p_ZL14storage_matrix_230_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__169 
       (.I0(\q0_reg[0]_i_2__169_n_3 ),
        .I1(\q0_reg[0]_i_3__169_n_3 ),
        .O(\q0_reg[0]_i_1__169_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_2__169 
       (.I0(\q0[0]_i_4__200_n_3 ),
        .I1(\q0[0]_i_5__170_n_3 ),
        .O(\q0_reg[0]_i_2__169_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__169 
       (.I0(\q0[0]_i_6__170_n_3 ),
        .I1(\q0[0]_i_7__169_n_3 ),
        .O(\q0_reg[0]_i_3__169_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R
   (p_ZL14storage_matrix_231_q0,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_231_q0;
  input [1:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_231_q0;
  wire \q0[0]_i_1__56_n_3 ;
  wire \q0[0]_i_2__55_n_3 ;
  wire \q0[0]_i_3__49_n_3 ;
  wire \q0[0]_i_4__229_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \q0[0]_i_1__56 
       (.I0(\q0[0]_i_2__55_n_3 ),
        .I1(\q0[0]_i_3__49_n_3 ),
        .I2(address0[0]),
        .I3(\q0[0]_i_4__229_n_3 ),
        .I4(\q0_reg[0]_0 ),
        .O(\q0[0]_i_1__56_n_3 ));
  LUT6 #(
    .INIT(64'h0100000880000020)) 
    \q0[0]_i_2__55 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_3 ),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_2__55_n_3 ));
  LUT6 #(
    .INIT(64'h0024040004000108)) 
    \q0[0]_i_3__49 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_5 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[1]),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_3__49_n_3 ));
  LUT6 #(
    .INIT(64'h2001000882000000)) 
    \q0[0]_i_4__229 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_3 ),
        .I3(address0[1]),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_4__229_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__56_n_3 ),
        .Q(p_ZL14storage_matrix_231_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R
   (p_ZL14storage_matrix_232_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    Q,
    \q0_reg[0]_3 ,
    address0,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_232_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]Q;
  input \q0_reg[0]_3 ;
  input [1:0]address0;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_232_q0;
  wire \q0[0]_i_1__2_n_3 ;
  wire \q0[0]_i_2__2_n_3 ;
  wire \q0[0]_i_3__2_n_3 ;
  wire \q0[0]_i_4__27_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \q0[0]_i_1__2 
       (.I0(\q0[0]_i_2__2_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0[0]_i_3__2_n_3 ),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0[0]_i_4__27_n_3 ),
        .O(\q0[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h1160000000000000)) 
    \q0[0]_i_2__2 
       (.I0(\q0_reg[0]_4 ),
        .I1(address0[1]),
        .I2(Q),
        .I3(address0[0]),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'h4000201000000018)) 
    \q0[0]_i_3__2 
       (.I0(Q),
        .I1(address0[1]),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[0]),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_3__2_n_3 ));
  LUT6 #(
    .INIT(64'hFBFBBFFFFFFBFF5E)) 
    \q0[0]_i_4__27 
       (.I0(Q),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_3 ),
        .I3(address0[0]),
        .I4(\q0_reg[0]_4 ),
        .I5(address0[1]),
        .O(\q0[0]_i_4__27_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__2_n_3 ),
        .Q(p_ZL14storage_matrix_232_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R
   (p_ZL14storage_matrix_233_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__49_0 ,
    \q0_reg[0]_i_3__49_1 ,
    \q0_reg[0]_i_3__49_2 ,
    \q0_reg[0]_i_3__49_3 ,
    \q0_reg[0]_i_3__49_4 ,
    \q0_reg[0]_i_3__49_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_233_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__49_0 ;
  input \q0_reg[0]_i_3__49_1 ;
  input \q0_reg[0]_i_3__49_2 ;
  input \q0_reg[0]_i_3__49_3 ;
  input \q0_reg[0]_i_3__49_4 ;
  input \q0_reg[0]_i_3__49_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_233_q0;
  wire \q0[0]_i_4__55_n_3 ;
  wire \q0[0]_i_5__49_n_3 ;
  wire \q0[0]_i_6__49_n_3 ;
  wire \q0[0]_i_7__49_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__49_n_3 ;
  wire \q0_reg[0]_i_2__49_n_3 ;
  wire \q0_reg[0]_i_3__49_0 ;
  wire \q0_reg[0]_i_3__49_1 ;
  wire \q0_reg[0]_i_3__49_2 ;
  wire \q0_reg[0]_i_3__49_3 ;
  wire \q0_reg[0]_i_3__49_4 ;
  wire \q0_reg[0]_i_3__49_5 ;
  wire \q0_reg[0]_i_3__49_n_3 ;

  LUT6 #(
    .INIT(64'h1104120004110404)) 
    \q0[0]_i_4__55 
       (.I0(\q0_reg[0]_i_3__49_0 ),
        .I1(\q0_reg[0]_i_3__49_1 ),
        .I2(\q0_reg[0]_i_3__49_2 ),
        .I3(\q0_reg[0]_i_3__49_3 ),
        .I4(\q0_reg[0]_i_3__49_4 ),
        .I5(\q0_reg[0]_i_3__49_5 ),
        .O(\q0[0]_i_4__55_n_3 ));
  LUT6 #(
    .INIT(64'h0100140080000011)) 
    \q0[0]_i_5__49 
       (.I0(\q0_reg[0]_i_3__49_0 ),
        .I1(\q0_reg[0]_i_3__49_1 ),
        .I2(\q0_reg[0]_i_3__49_4 ),
        .I3(\q0_reg[0]_i_3__49_2 ),
        .I4(\q0_reg[0]_i_3__49_5 ),
        .I5(\q0_reg[0]_i_3__49_3 ),
        .O(\q0[0]_i_5__49_n_3 ));
  LUT6 #(
    .INIT(64'h4000300000000004)) 
    \q0[0]_i_6__49 
       (.I0(\q0_reg[0]_i_3__49_5 ),
        .I1(\q0_reg[0]_i_3__49_0 ),
        .I2(\q0_reg[0]_i_3__49_2 ),
        .I3(\q0_reg[0]_i_3__49_3 ),
        .I4(\q0_reg[0]_i_3__49_4 ),
        .I5(\q0_reg[0]_i_3__49_1 ),
        .O(\q0[0]_i_6__49_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002204000)) 
    \q0[0]_i_7__49 
       (.I0(\q0_reg[0]_i_3__49_0 ),
        .I1(\q0_reg[0]_i_3__49_2 ),
        .I2(\q0_reg[0]_i_3__49_5 ),
        .I3(\q0_reg[0]_i_3__49_4 ),
        .I4(\q0_reg[0]_i_3__49_3 ),
        .I5(\q0_reg[0]_i_3__49_1 ),
        .O(\q0[0]_i_7__49_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__49_n_3 ),
        .Q(p_ZL14storage_matrix_233_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__49 
       (.I0(\q0_reg[0]_i_2__49_n_3 ),
        .I1(\q0_reg[0]_i_3__49_n_3 ),
        .O(\q0_reg[0]_i_1__49_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__49 
       (.I0(\q0[0]_i_4__55_n_3 ),
        .I1(\q0[0]_i_5__49_n_3 ),
        .O(\q0_reg[0]_i_2__49_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__49 
       (.I0(\q0[0]_i_6__49_n_3 ),
        .I1(\q0[0]_i_7__49_n_3 ),
        .O(\q0_reg[0]_i_3__49_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R
   (p_ZL14storage_matrix_234_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_2__74_0 ,
    \q0_reg[0]_i_2__74_1 ,
    \q0_reg[0]_i_2__74_2 ,
    \q0_reg[0]_i_2__74_3 ,
    \q0_reg[0]_i_2__74_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_234_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__74_0 ;
  input \q0_reg[0]_i_2__74_1 ;
  input \q0_reg[0]_i_2__74_2 ;
  input \q0_reg[0]_i_2__74_3 ;
  input \q0_reg[0]_i_2__74_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_234_q0;
  wire \q0[0]_i_4__83_n_3 ;
  wire \q0[0]_i_5__74_n_3 ;
  wire \q0[0]_i_6__74_n_3 ;
  wire \q0[0]_i_7__74_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__74_n_3 ;
  wire \q0_reg[0]_i_2__74_0 ;
  wire \q0_reg[0]_i_2__74_1 ;
  wire \q0_reg[0]_i_2__74_2 ;
  wire \q0_reg[0]_i_2__74_3 ;
  wire \q0_reg[0]_i_2__74_4 ;
  wire \q0_reg[0]_i_2__74_n_3 ;
  wire \q0_reg[0]_i_3__74_n_3 ;

  LUT6 #(
    .INIT(64'h0202040000800000)) 
    \q0[0]_i_4__83 
       (.I0(Q),
        .I1(\q0_reg[0]_i_2__74_1 ),
        .I2(\q0_reg[0]_i_2__74_2 ),
        .I3(\q0_reg[0]_i_2__74_3 ),
        .I4(\q0_reg[0]_i_2__74_4 ),
        .I5(\q0_reg[0]_i_2__74_0 ),
        .O(\q0[0]_i_4__83_n_3 ));
  LUT6 #(
    .INIT(64'h0000430000000080)) 
    \q0[0]_i_5__74 
       (.I0(\q0_reg[0]_i_2__74_2 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__74_1 ),
        .I3(\q0_reg[0]_i_2__74_3 ),
        .I4(\q0_reg[0]_i_2__74_4 ),
        .I5(\q0_reg[0]_i_2__74_0 ),
        .O(\q0[0]_i_5__74_n_3 ));
  LUT6 #(
    .INIT(64'h1002080000820020)) 
    \q0[0]_i_6__74 
       (.I0(Q),
        .I1(\q0_reg[0]_i_2__74_1 ),
        .I2(\q0_reg[0]_i_2__74_3 ),
        .I3(\q0_reg[0]_i_2__74_2 ),
        .I4(\q0_reg[0]_i_2__74_4 ),
        .I5(\q0_reg[0]_i_2__74_0 ),
        .O(\q0[0]_i_6__74_n_3 ));
  LUT6 #(
    .INIT(64'h1005002020401248)) 
    \q0[0]_i_7__74 
       (.I0(Q),
        .I1(\q0_reg[0]_i_2__74_0 ),
        .I2(\q0_reg[0]_i_2__74_1 ),
        .I3(\q0_reg[0]_i_2__74_2 ),
        .I4(\q0_reg[0]_i_2__74_3 ),
        .I5(\q0_reg[0]_i_2__74_4 ),
        .O(\q0[0]_i_7__74_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__74_n_3 ),
        .Q(p_ZL14storage_matrix_234_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__74 
       (.I0(\q0_reg[0]_i_2__74_n_3 ),
        .I1(\q0_reg[0]_i_3__74_n_3 ),
        .O(\q0_reg[0]_i_1__74_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__74 
       (.I0(\q0[0]_i_4__83_n_3 ),
        .I1(\q0[0]_i_5__74_n_3 ),
        .O(\q0_reg[0]_i_2__74_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__74 
       (.I0(\q0[0]_i_6__74_n_3 ),
        .I1(\q0[0]_i_7__74_n_3 ),
        .O(\q0_reg[0]_i_3__74_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R
   (p_ZL14storage_matrix_235_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_3__100_0 ,
    \q0_reg[0]_i_3__100_1 ,
    \q0_reg[0]_i_3__100_2 ,
    \q0_reg[0]_i_3__100_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_235_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input \q0_reg[0]_i_3__100_0 ;
  input \q0_reg[0]_i_3__100_1 ;
  input \q0_reg[0]_i_3__100_2 ;
  input \q0_reg[0]_i_3__100_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_235_q0;
  wire \q0[0]_i_4__112_n_3 ;
  wire \q0[0]_i_5__100_n_3 ;
  wire \q0[0]_i_6__100_n_3 ;
  wire \q0[0]_i_7__100_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__100_n_3 ;
  wire \q0_reg[0]_i_2__100_n_3 ;
  wire \q0_reg[0]_i_3__100_0 ;
  wire \q0_reg[0]_i_3__100_1 ;
  wire \q0_reg[0]_i_3__100_2 ;
  wire \q0_reg[0]_i_3__100_3 ;
  wire \q0_reg[0]_i_3__100_n_3 ;

  LUT6 #(
    .INIT(64'h3002010808000200)) 
    \q0[0]_i_4__112 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__100_0 ),
        .I2(\q0_reg[0]_i_3__100_1 ),
        .I3(\q0_reg[0]_i_3__100_2 ),
        .I4(\q0_reg[0]_i_3__100_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__112_n_3 ));
  LUT6 #(
    .INIT(64'h04000080020C0061)) 
    \q0[0]_i_5__100 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__100_1 ),
        .I3(\q0_reg[0]_i_3__100_2 ),
        .I4(\q0_reg[0]_i_3__100_3 ),
        .I5(\q0_reg[0]_i_3__100_0 ),
        .O(\q0[0]_i_5__100_n_3 ));
  LUT6 #(
    .INIT(64'h0400082000000000)) 
    \q0[0]_i_6__100 
       (.I0(\q0_reg[0]_i_3__100_0 ),
        .I1(\q0_reg[0]_i_3__100_1 ),
        .I2(\q0_reg[0]_i_3__100_3 ),
        .I3(\q0_reg[0]_i_3__100_2 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\q0[0]_i_6__100_n_3 ));
  LUT6 #(
    .INIT(64'h0040800000000000)) 
    \q0[0]_i_7__100 
       (.I0(\q0_reg[0]_i_3__100_0 ),
        .I1(\q0_reg[0]_i_3__100_3 ),
        .I2(\q0_reg[0]_i_3__100_2 ),
        .I3(\q0_reg[0]_i_3__100_1 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\q0[0]_i_7__100_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__100_n_3 ),
        .Q(p_ZL14storage_matrix_235_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__100 
       (.I0(\q0_reg[0]_i_2__100_n_3 ),
        .I1(\q0_reg[0]_i_3__100_n_3 ),
        .O(\q0_reg[0]_i_1__100_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__100 
       (.I0(\q0[0]_i_4__112_n_3 ),
        .I1(\q0[0]_i_5__100_n_3 ),
        .O(\q0_reg[0]_i_2__100_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__100 
       (.I0(\q0[0]_i_6__100_n_3 ),
        .I1(\q0[0]_i_7__100_n_3 ),
        .O(\q0_reg[0]_i_3__100_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R
   (p_ZL14storage_matrix_236_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__120_0 ,
    \q0_reg[0]_i_3__120_1 ,
    \q0_reg[0]_i_3__120_2 ,
    \q0_reg[0]_i_3__120_3 ,
    \q0_reg[0]_i_3__120_4 ,
    \q0_reg[0]_i_3__120_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_236_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__120_0 ;
  input \q0_reg[0]_i_3__120_1 ;
  input \q0_reg[0]_i_3__120_2 ;
  input \q0_reg[0]_i_3__120_3 ;
  input \q0_reg[0]_i_3__120_4 ;
  input \q0_reg[0]_i_3__120_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_236_q0;
  wire \q0[0]_i_4__138_n_3 ;
  wire \q0[0]_i_5__121_n_3 ;
  wire \q0[0]_i_6__121_n_3 ;
  wire \q0[0]_i_7__120_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__120_n_3 ;
  wire \q0_reg[0]_i_2__120_n_3 ;
  wire \q0_reg[0]_i_3__120_0 ;
  wire \q0_reg[0]_i_3__120_1 ;
  wire \q0_reg[0]_i_3__120_2 ;
  wire \q0_reg[0]_i_3__120_3 ;
  wire \q0_reg[0]_i_3__120_4 ;
  wire \q0_reg[0]_i_3__120_5 ;
  wire \q0_reg[0]_i_3__120_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000112002)) 
    \q0[0]_i_4__138 
       (.I0(\q0_reg[0]_i_3__120_3 ),
        .I1(\q0_reg[0]_i_3__120_2 ),
        .I2(\q0_reg[0]_i_3__120_1 ),
        .I3(\q0_reg[0]_i_3__120_4 ),
        .I4(\q0_reg[0]_i_3__120_5 ),
        .I5(\q0_reg[0]_i_3__120_0 ),
        .O(\q0[0]_i_4__138_n_3 ));
  LUT6 #(
    .INIT(64'h0000400C01080000)) 
    \q0[0]_i_5__121 
       (.I0(\q0_reg[0]_i_3__120_0 ),
        .I1(\q0_reg[0]_i_3__120_5 ),
        .I2(\q0_reg[0]_i_3__120_3 ),
        .I3(\q0_reg[0]_i_3__120_2 ),
        .I4(\q0_reg[0]_i_3__120_1 ),
        .I5(\q0_reg[0]_i_3__120_4 ),
        .O(\q0[0]_i_5__121_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000820014)) 
    \q0[0]_i_6__121 
       (.I0(\q0_reg[0]_i_3__120_4 ),
        .I1(\q0_reg[0]_i_3__120_3 ),
        .I2(\q0_reg[0]_i_3__120_1 ),
        .I3(\q0_reg[0]_i_3__120_2 ),
        .I4(\q0_reg[0]_i_3__120_5 ),
        .I5(\q0_reg[0]_i_3__120_0 ),
        .O(\q0[0]_i_6__121_n_3 ));
  LUT6 #(
    .INIT(64'h000002000100904A)) 
    \q0[0]_i_7__120 
       (.I0(\q0_reg[0]_i_3__120_0 ),
        .I1(\q0_reg[0]_i_3__120_1 ),
        .I2(\q0_reg[0]_i_3__120_2 ),
        .I3(\q0_reg[0]_i_3__120_3 ),
        .I4(\q0_reg[0]_i_3__120_4 ),
        .I5(\q0_reg[0]_i_3__120_5 ),
        .O(\q0[0]_i_7__120_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__120_n_3 ),
        .Q(p_ZL14storage_matrix_236_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__120 
       (.I0(\q0_reg[0]_i_2__120_n_3 ),
        .I1(\q0_reg[0]_i_3__120_n_3 ),
        .O(\q0_reg[0]_i_1__120_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__120 
       (.I0(\q0[0]_i_4__138_n_3 ),
        .I1(\q0[0]_i_5__121_n_3 ),
        .O(\q0_reg[0]_i_2__120_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__120 
       (.I0(\q0[0]_i_6__121_n_3 ),
        .I1(\q0[0]_i_7__120_n_3 ),
        .O(\q0_reg[0]_i_3__120_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R
   (p_ZL14storage_matrix_237_q0,
    Q,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_237_q0;
  input [3:0]Q;
  input [1:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [3:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_237_q0;
  wire \q0[0]_i_1__41_n_3 ;
  wire \q0[0]_i_2__40_n_3 ;
  wire \q0[0]_i_3__35_n_3 ;
  wire \q0[0]_i_4__169_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;

  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \q0[0]_i_1__41 
       (.I0(\q0[0]_i_2__40_n_3 ),
        .I1(Q[1]),
        .I2(\q0[0]_i_3__35_n_3 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\q0[0]_i_4__169_n_3 ),
        .O(\q0[0]_i_1__41_n_3 ));
  LUT6 #(
    .INIT(64'h0000000008A00110)) 
    \q0[0]_i_2__40 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[3]),
        .I3(address0[0]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_1 ),
        .O(\q0[0]_i_2__40_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000630)) 
    \q0[0]_i_3__35 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_0 ),
        .I2(address0[1]),
        .I3(address0[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\q0[0]_i_3__35_n_3 ));
  LUT6 #(
    .INIT(64'hEFFFEF7FF7BF7DFF)) 
    \q0[0]_i_4__169 
       (.I0(\q0_reg[0]_0 ),
        .I1(address0[1]),
        .I2(address0[0]),
        .I3(\q0_reg[0]_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0[0]_i_4__169_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0[0]_i_1__41_n_3 ),
        .Q(p_ZL14storage_matrix_237_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R
   (p_ZL14storage_matrix_238_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__170_0 ,
    \q0_reg[0]_i_3__170_0 ,
    \q0_reg[0]_i_3__170_1 ,
    \q0_reg[0]_i_3__170_2 ,
    \q0_reg[0]_i_3__170_3 ,
    \q0_reg[0]_i_3__170_4 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_238_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__170_0 ;
  input \q0_reg[0]_i_3__170_0 ;
  input \q0_reg[0]_i_3__170_1 ;
  input \q0_reg[0]_i_3__170_2 ;
  input \q0_reg[0]_i_3__170_3 ;
  input \q0_reg[0]_i_3__170_4 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_238_q0;
  wire \q0[0]_i_4__201_n_3 ;
  wire \q0[0]_i_5__171_n_3 ;
  wire \q0[0]_i_6__171_n_3 ;
  wire \q0[0]_i_7__170_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__170_n_3 ;
  wire \q0_reg[0]_i_2__170_0 ;
  wire \q0_reg[0]_i_2__170_n_3 ;
  wire \q0_reg[0]_i_3__170_0 ;
  wire \q0_reg[0]_i_3__170_1 ;
  wire \q0_reg[0]_i_3__170_2 ;
  wire \q0_reg[0]_i_3__170_3 ;
  wire \q0_reg[0]_i_3__170_4 ;
  wire \q0_reg[0]_i_3__170_n_3 ;

  LUT6 #(
    .INIT(64'h2000100000200040)) 
    \q0[0]_i_4__201 
       (.I0(\q0_reg[0]_i_2__170_0 ),
        .I1(\q0_reg[0]_i_3__170_0 ),
        .I2(\q0_reg[0]_i_3__170_1 ),
        .I3(\q0_reg[0]_i_3__170_3 ),
        .I4(\q0_reg[0]_i_3__170_4 ),
        .I5(\q0_reg[0]_i_3__170_2 ),
        .O(\q0[0]_i_4__201_n_3 ));
  LUT6 #(
    .INIT(64'h0211800800140040)) 
    \q0[0]_i_5__171 
       (.I0(\q0_reg[0]_i_2__170_0 ),
        .I1(\q0_reg[0]_i_3__170_0 ),
        .I2(\q0_reg[0]_i_3__170_2 ),
        .I3(\q0_reg[0]_i_3__170_3 ),
        .I4(\q0_reg[0]_i_3__170_4 ),
        .I5(\q0_reg[0]_i_3__170_1 ),
        .O(\q0[0]_i_5__171_n_3 ));
  LUT6 #(
    .INIT(64'h1000A00062110200)) 
    \q0[0]_i_6__171 
       (.I0(\q0_reg[0]_i_2__170_0 ),
        .I1(\q0_reg[0]_i_3__170_0 ),
        .I2(\q0_reg[0]_i_3__170_1 ),
        .I3(\q0_reg[0]_i_3__170_2 ),
        .I4(\q0_reg[0]_i_3__170_3 ),
        .I5(\q0_reg[0]_i_3__170_4 ),
        .O(\q0[0]_i_6__171_n_3 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \q0[0]_i_7__170 
       (.I0(\q0_reg[0]_i_3__170_2 ),
        .I1(\q0_reg[0]_i_3__170_4 ),
        .I2(\q0_reg[0]_i_3__170_3 ),
        .I3(\q0_reg[0]_i_3__170_1 ),
        .I4(\q0_reg[0]_i_3__170_0 ),
        .O(\q0[0]_i_7__170_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__170_n_3 ),
        .Q(p_ZL14storage_matrix_238_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__170 
       (.I0(\q0_reg[0]_i_2__170_n_3 ),
        .I1(\q0_reg[0]_i_3__170_n_3 ),
        .O(\q0_reg[0]_i_1__170_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__170 
       (.I0(\q0[0]_i_4__201_n_3 ),
        .I1(\q0[0]_i_5__171_n_3 ),
        .O(\q0_reg[0]_i_2__170_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__170 
       (.I0(\q0[0]_i_6__171_n_3 ),
        .I1(\q0[0]_i_7__170_n_3 ),
        .O(\q0_reg[0]_i_3__170_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R
   (p_ZL14storage_matrix_239_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__194_0 ,
    \q0_reg[0]_i_3__194_1 ,
    Q,
    \q0_reg[0]_i_3__194_2 ,
    \q0_reg[0]_i_3__194_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_239_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__194_0 ;
  input \q0_reg[0]_i_3__194_1 ;
  input [1:0]Q;
  input \q0_reg[0]_i_3__194_2 ;
  input \q0_reg[0]_i_3__194_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_239_q0;
  wire \q0[0]_i_4__230_n_3 ;
  wire \q0[0]_i_5__196_n_3 ;
  wire \q0[0]_i_6__195_n_3 ;
  wire \q0[0]_i_7__194_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__194_n_3 ;
  wire \q0_reg[0]_i_2__194_n_3 ;
  wire \q0_reg[0]_i_3__194_0 ;
  wire \q0_reg[0]_i_3__194_1 ;
  wire \q0_reg[0]_i_3__194_2 ;
  wire \q0_reg[0]_i_3__194_3 ;
  wire \q0_reg[0]_i_3__194_n_3 ;

  LUT6 #(
    .INIT(64'h0200308000220004)) 
    \q0[0]_i_4__230 
       (.I0(\q0_reg[0]_i_3__194_0 ),
        .I1(\q0_reg[0]_i_3__194_3 ),
        .I2(\q0_reg[0]_i_3__194_2 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_3__194_1 ),
        .O(\q0[0]_i_4__230_n_3 ));
  LUT6 #(
    .INIT(64'h0002018000000000)) 
    \q0[0]_i_5__196 
       (.I0(\q0_reg[0]_i_3__194_0 ),
        .I1(\q0_reg[0]_i_3__194_1 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__194_2 ),
        .I5(\q0_reg[0]_i_3__194_3 ),
        .O(\q0[0]_i_5__196_n_3 ));
  LUT6 #(
    .INIT(64'h3400000000000000)) 
    \q0[0]_i_6__195 
       (.I0(\q0_reg[0]_i_3__194_1 ),
        .I1(\q0_reg[0]_i_3__194_0 ),
        .I2(\q0_reg[0]_i_3__194_2 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_3__194_3 ),
        .O(\q0[0]_i_6__195_n_3 ));
  LUT6 #(
    .INIT(64'h0000004000000300)) 
    \q0[0]_i_7__194 
       (.I0(\q0_reg[0]_i_3__194_3 ),
        .I1(\q0_reg[0]_i_3__194_0 ),
        .I2(\q0_reg[0]_i_3__194_2 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_3__194_1 ),
        .O(\q0[0]_i_7__194_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__194_n_3 ),
        .Q(p_ZL14storage_matrix_239_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__194 
       (.I0(\q0_reg[0]_i_2__194_n_3 ),
        .I1(\q0_reg[0]_i_3__194_n_3 ),
        .O(\q0_reg[0]_i_1__194_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__194 
       (.I0(\q0[0]_i_4__230_n_3 ),
        .I1(\q0[0]_i_5__196_n_3 ),
        .O(\q0_reg[0]_i_2__194_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__194 
       (.I0(\q0[0]_i_6__195_n_3 ),
        .I1(\q0[0]_i_7__194_n_3 ),
        .O(\q0_reg[0]_i_3__194_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R
   (p_ZL14storage_matrix_23_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_23_q0;
  input [6:0]Q;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [6:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_23_q0;
  wire \q0[0]_i_4__206_n_3 ;
  wire \q0[0]_i_5__176_n_3 ;
  wire \q0[0]_i_6__175_n_3 ;
  wire \q0[0]_i_7__174_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__174_n_3 ;
  wire \q0_reg[0]_i_2__174_n_3 ;
  wire \q0_reg[0]_i_3__174_n_3 ;

  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \q0[0]_i_4__206 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\q0[0]_i_4__206_n_3 ));
  LUT6 #(
    .INIT(64'h0000800006081000)) 
    \q0[0]_i_5__176 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\q0[0]_i_5__176_n_3 ));
  LUT6 #(
    .INIT(64'h0110200400000000)) 
    \q0[0]_i_6__175 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\q0[0]_i_6__175_n_3 ));
  LUT6 #(
    .INIT(64'h0010204001000041)) 
    \q0[0]_i_7__174 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\q0[0]_i_7__174_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__174_n_3 ),
        .Q(p_ZL14storage_matrix_23_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__174 
       (.I0(\q0_reg[0]_i_2__174_n_3 ),
        .I1(\q0_reg[0]_i_3__174_n_3 ),
        .O(\q0_reg[0]_i_1__174_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__174 
       (.I0(\q0[0]_i_4__206_n_3 ),
        .I1(\q0[0]_i_5__176_n_3 ),
        .O(\q0_reg[0]_i_2__174_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__174 
       (.I0(\q0[0]_i_6__175_n_3 ),
        .I1(\q0[0]_i_7__174_n_3 ),
        .O(\q0_reg[0]_i_3__174_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R
   (p_ZL14storage_matrix_240_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__25_0 ,
    \q0_reg[0]_i_2__25_1 ,
    \q0_reg[0]_i_2__25_2 ,
    \q0_reg[0]_i_2__25_3 ,
    \q0_reg[0]_i_2__25_4 ,
    \q0_reg[0]_i_2__25_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_240_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__25_0 ;
  input \q0_reg[0]_i_2__25_1 ;
  input \q0_reg[0]_i_2__25_2 ;
  input \q0_reg[0]_i_2__25_3 ;
  input \q0_reg[0]_i_2__25_4 ;
  input \q0_reg[0]_i_2__25_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_240_q0;
  wire \q0[0]_i_4__28_n_3 ;
  wire \q0[0]_i_5__25_n_3 ;
  wire \q0[0]_i_6__25_n_3 ;
  wire \q0[0]_i_7__25_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__25_n_3 ;
  wire \q0_reg[0]_i_2__25_0 ;
  wire \q0_reg[0]_i_2__25_1 ;
  wire \q0_reg[0]_i_2__25_2 ;
  wire \q0_reg[0]_i_2__25_3 ;
  wire \q0_reg[0]_i_2__25_4 ;
  wire \q0_reg[0]_i_2__25_5 ;
  wire \q0_reg[0]_i_2__25_n_3 ;
  wire \q0_reg[0]_i_3__25_n_3 ;

  LUT6 #(
    .INIT(64'h9010000000412000)) 
    \q0[0]_i_4__28 
       (.I0(\q0_reg[0]_i_2__25_0 ),
        .I1(\q0_reg[0]_i_2__25_1 ),
        .I2(\q0_reg[0]_i_2__25_5 ),
        .I3(\q0_reg[0]_i_2__25_4 ),
        .I4(\q0_reg[0]_i_2__25_3 ),
        .I5(\q0_reg[0]_i_2__25_2 ),
        .O(\q0[0]_i_4__28_n_3 ));
  LUT6 #(
    .INIT(64'h40C0000304008000)) 
    \q0[0]_i_5__25 
       (.I0(\q0_reg[0]_i_2__25_0 ),
        .I1(\q0_reg[0]_i_2__25_1 ),
        .I2(\q0_reg[0]_i_2__25_2 ),
        .I3(\q0_reg[0]_i_2__25_3 ),
        .I4(\q0_reg[0]_i_2__25_4 ),
        .I5(\q0_reg[0]_i_2__25_5 ),
        .O(\q0[0]_i_5__25_n_3 ));
  LUT6 #(
    .INIT(64'h0000000681000003)) 
    \q0[0]_i_6__25 
       (.I0(\q0_reg[0]_i_2__25_0 ),
        .I1(\q0_reg[0]_i_2__25_1 ),
        .I2(\q0_reg[0]_i_2__25_2 ),
        .I3(\q0_reg[0]_i_2__25_4 ),
        .I4(\q0_reg[0]_i_2__25_3 ),
        .I5(\q0_reg[0]_i_2__25_5 ),
        .O(\q0[0]_i_6__25_n_3 ));
  LUT6 #(
    .INIT(64'h800008A002200140)) 
    \q0[0]_i_7__25 
       (.I0(\q0_reg[0]_i_2__25_0 ),
        .I1(\q0_reg[0]_i_2__25_1 ),
        .I2(\q0_reg[0]_i_2__25_2 ),
        .I3(\q0_reg[0]_i_2__25_3 ),
        .I4(\q0_reg[0]_i_2__25_4 ),
        .I5(\q0_reg[0]_i_2__25_5 ),
        .O(\q0[0]_i_7__25_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__25_n_3 ),
        .Q(p_ZL14storage_matrix_240_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__25 
       (.I0(\q0_reg[0]_i_2__25_n_3 ),
        .I1(\q0_reg[0]_i_3__25_n_3 ),
        .O(\q0_reg[0]_i_1__25_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__25 
       (.I0(\q0[0]_i_4__28_n_3 ),
        .I1(\q0[0]_i_5__25_n_3 ),
        .O(\q0_reg[0]_i_2__25_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__25 
       (.I0(\q0[0]_i_6__25_n_3 ),
        .I1(\q0[0]_i_7__25_n_3 ),
        .O(\q0_reg[0]_i_3__25_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R
   (p_ZL14storage_matrix_241_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__50_0 ,
    \q0_reg[0]_i_2__50_1 ,
    \q0_reg[0]_i_2__50_2 ,
    \q0_reg[0]_i_2__50_3 ,
    \q0_reg[0]_i_2__50_4 ,
    \q0_reg[0]_i_2__50_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_241_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__50_0 ;
  input \q0_reg[0]_i_2__50_1 ;
  input \q0_reg[0]_i_2__50_2 ;
  input \q0_reg[0]_i_2__50_3 ;
  input \q0_reg[0]_i_2__50_4 ;
  input \q0_reg[0]_i_2__50_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_241_q0;
  wire \q0[0]_i_4__56_n_3 ;
  wire \q0[0]_i_5__50_n_3 ;
  wire \q0[0]_i_6__50_n_3 ;
  wire \q0[0]_i_7__50_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__50_n_3 ;
  wire \q0_reg[0]_i_2__50_0 ;
  wire \q0_reg[0]_i_2__50_1 ;
  wire \q0_reg[0]_i_2__50_2 ;
  wire \q0_reg[0]_i_2__50_3 ;
  wire \q0_reg[0]_i_2__50_4 ;
  wire \q0_reg[0]_i_2__50_5 ;
  wire \q0_reg[0]_i_2__50_n_3 ;
  wire \q0_reg[0]_i_3__50_n_3 ;

  LUT6 #(
    .INIT(64'h0400028100000000)) 
    \q0[0]_i_4__56 
       (.I0(\q0_reg[0]_i_2__50_0 ),
        .I1(\q0_reg[0]_i_2__50_1 ),
        .I2(\q0_reg[0]_i_2__50_2 ),
        .I3(\q0_reg[0]_i_2__50_3 ),
        .I4(\q0_reg[0]_i_2__50_4 ),
        .I5(\q0_reg[0]_i_2__50_5 ),
        .O(\q0[0]_i_4__56_n_3 ));
  LUT6 #(
    .INIT(64'h002000000424435D)) 
    \q0[0]_i_5__50 
       (.I0(\q0_reg[0]_i_2__50_0 ),
        .I1(\q0_reg[0]_i_2__50_5 ),
        .I2(\q0_reg[0]_i_2__50_3 ),
        .I3(\q0_reg[0]_i_2__50_4 ),
        .I4(\q0_reg[0]_i_2__50_2 ),
        .I5(\q0_reg[0]_i_2__50_1 ),
        .O(\q0[0]_i_5__50_n_3 ));
  LUT6 #(
    .INIT(64'h3008080080000080)) 
    \q0[0]_i_6__50 
       (.I0(\q0_reg[0]_i_2__50_0 ),
        .I1(\q0_reg[0]_i_2__50_4 ),
        .I2(\q0_reg[0]_i_2__50_3 ),
        .I3(\q0_reg[0]_i_2__50_2 ),
        .I4(\q0_reg[0]_i_2__50_1 ),
        .I5(\q0_reg[0]_i_2__50_5 ),
        .O(\q0[0]_i_6__50_n_3 ));
  LUT6 #(
    .INIT(64'h0280000024000002)) 
    \q0[0]_i_7__50 
       (.I0(\q0_reg[0]_i_2__50_0 ),
        .I1(\q0_reg[0]_i_2__50_4 ),
        .I2(\q0_reg[0]_i_2__50_3 ),
        .I3(\q0_reg[0]_i_2__50_2 ),
        .I4(\q0_reg[0]_i_2__50_1 ),
        .I5(\q0_reg[0]_i_2__50_5 ),
        .O(\q0[0]_i_7__50_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__50_n_3 ),
        .Q(p_ZL14storage_matrix_241_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__50 
       (.I0(\q0_reg[0]_i_2__50_n_3 ),
        .I1(\q0_reg[0]_i_3__50_n_3 ),
        .O(\q0_reg[0]_i_1__50_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__50 
       (.I0(\q0[0]_i_4__56_n_3 ),
        .I1(\q0[0]_i_5__50_n_3 ),
        .O(\q0_reg[0]_i_2__50_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__50 
       (.I0(\q0[0]_i_6__50_n_3 ),
        .I1(\q0[0]_i_7__50_n_3 ),
        .O(\q0_reg[0]_i_3__50_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R
   (p_ZL14storage_matrix_242_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_2__75_0 ,
    \q0_reg[0]_i_2__75_1 ,
    \q0_reg[0]_i_2__75_2 ,
    \q0_reg[0]_i_2__75_3 ,
    \q0_reg[0]_i_2__75_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_242_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__75_0 ;
  input \q0_reg[0]_i_2__75_1 ;
  input \q0_reg[0]_i_2__75_2 ;
  input \q0_reg[0]_i_2__75_3 ;
  input \q0_reg[0]_i_2__75_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_242_q0;
  wire \q0[0]_i_4__84_n_3 ;
  wire \q0[0]_i_5__75_n_3 ;
  wire \q0[0]_i_6__75_n_3 ;
  wire \q0[0]_i_7__75_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__75_n_3 ;
  wire \q0_reg[0]_i_2__75_0 ;
  wire \q0_reg[0]_i_2__75_1 ;
  wire \q0_reg[0]_i_2__75_2 ;
  wire \q0_reg[0]_i_2__75_3 ;
  wire \q0_reg[0]_i_2__75_4 ;
  wire \q0_reg[0]_i_2__75_n_3 ;
  wire \q0_reg[0]_i_3__75_n_3 ;

  LUT6 #(
    .INIT(64'h0000408040384043)) 
    \q0[0]_i_4__84 
       (.I0(\q0_reg[0]_i_2__75_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__75_1 ),
        .I3(\q0_reg[0]_i_2__75_3 ),
        .I4(\q0_reg[0]_i_2__75_4 ),
        .I5(\q0_reg[0]_i_2__75_2 ),
        .O(\q0[0]_i_4__84_n_3 ));
  LUT6 #(
    .INIT(64'h0000128040454020)) 
    \q0[0]_i_5__75 
       (.I0(Q),
        .I1(\q0_reg[0]_i_2__75_1 ),
        .I2(\q0_reg[0]_i_2__75_0 ),
        .I3(\q0_reg[0]_i_2__75_3 ),
        .I4(\q0_reg[0]_i_2__75_4 ),
        .I5(\q0_reg[0]_i_2__75_2 ),
        .O(\q0[0]_i_5__75_n_3 ));
  LUT6 #(
    .INIT(64'h4818008000030140)) 
    \q0[0]_i_6__75 
       (.I0(Q),
        .I1(\q0_reg[0]_i_2__75_0 ),
        .I2(\q0_reg[0]_i_2__75_1 ),
        .I3(\q0_reg[0]_i_2__75_2 ),
        .I4(\q0_reg[0]_i_2__75_3 ),
        .I5(\q0_reg[0]_i_2__75_4 ),
        .O(\q0[0]_i_6__75_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002200000)) 
    \q0[0]_i_7__75 
       (.I0(\q0_reg[0]_i_2__75_0 ),
        .I1(\q0_reg[0]_i_2__75_4 ),
        .I2(\q0_reg[0]_i_2__75_3 ),
        .I3(\q0_reg[0]_i_2__75_2 ),
        .I4(\q0_reg[0]_i_2__75_1 ),
        .I5(Q),
        .O(\q0[0]_i_7__75_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__75_n_3 ),
        .Q(p_ZL14storage_matrix_242_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__75 
       (.I0(\q0_reg[0]_i_2__75_n_3 ),
        .I1(\q0_reg[0]_i_3__75_n_3 ),
        .O(\q0_reg[0]_i_1__75_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__75 
       (.I0(\q0[0]_i_4__84_n_3 ),
        .I1(\q0[0]_i_5__75_n_3 ),
        .O(\q0_reg[0]_i_2__75_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__75 
       (.I0(\q0[0]_i_6__75_n_3 ),
        .I1(\q0[0]_i_7__75_n_3 ),
        .O(\q0_reg[0]_i_3__75_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [1:0]address0;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [1:0]\q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__23_n_3 ;
  wire \q0[0]_i_2__22_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [1:0]\q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hA8000000)) 
    \q0[0]_i_1__23 
       (.I0(\q0[0]_i_2__22_n_3 ),
        .I1(address0[1]),
        .I2(address0[0]),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0_reg[0]_2 ),
        .O(\q0[0]_i_1__23_n_3 ));
  LUT6 #(
    .INIT(64'h8000080000000344)) 
    \q0[0]_i_2__22 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_4 [0]),
        .I4(\q0_reg[0]_5 ),
        .I5(\q0_reg[0]_4 [1]),
        .O(\q0[0]_i_2__22_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__23_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R
   (p_ZL14storage_matrix_244_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__121_0 ,
    \q0_reg[0]_i_3__121_1 ,
    \q0_reg[0]_i_3__121_2 ,
    \q0_reg[0]_i_3__121_3 ,
    \q0_reg[0]_i_3__121_4 ,
    \q0_reg[0]_i_3__121_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_244_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__121_0 ;
  input \q0_reg[0]_i_3__121_1 ;
  input \q0_reg[0]_i_3__121_2 ;
  input \q0_reg[0]_i_3__121_3 ;
  input \q0_reg[0]_i_3__121_4 ;
  input \q0_reg[0]_i_3__121_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_244_q0;
  wire \q0[0]_i_4__139_n_3 ;
  wire \q0[0]_i_5__122_n_3 ;
  wire \q0[0]_i_6__122_n_3 ;
  wire \q0[0]_i_7__121_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__121_n_3 ;
  wire \q0_reg[0]_i_2__121_n_3 ;
  wire \q0_reg[0]_i_3__121_0 ;
  wire \q0_reg[0]_i_3__121_1 ;
  wire \q0_reg[0]_i_3__121_2 ;
  wire \q0_reg[0]_i_3__121_3 ;
  wire \q0_reg[0]_i_3__121_4 ;
  wire \q0_reg[0]_i_3__121_5 ;
  wire \q0_reg[0]_i_3__121_n_3 ;

  LUT6 #(
    .INIT(64'h4E00002000000001)) 
    \q0[0]_i_4__139 
       (.I0(\q0_reg[0]_i_3__121_0 ),
        .I1(\q0_reg[0]_i_3__121_5 ),
        .I2(\q0_reg[0]_i_3__121_1 ),
        .I3(\q0_reg[0]_i_3__121_3 ),
        .I4(\q0_reg[0]_i_3__121_2 ),
        .I5(\q0_reg[0]_i_3__121_4 ),
        .O(\q0[0]_i_4__139_n_3 ));
  LUT6 #(
    .INIT(64'h0000200208100042)) 
    \q0[0]_i_5__122 
       (.I0(\q0_reg[0]_i_3__121_0 ),
        .I1(\q0_reg[0]_i_3__121_1 ),
        .I2(\q0_reg[0]_i_3__121_2 ),
        .I3(\q0_reg[0]_i_3__121_3 ),
        .I4(\q0_reg[0]_i_3__121_4 ),
        .I5(\q0_reg[0]_i_3__121_5 ),
        .O(\q0[0]_i_5__122_n_3 ));
  LUT6 #(
    .INIT(64'h0884100200888200)) 
    \q0[0]_i_6__122 
       (.I0(\q0_reg[0]_i_3__121_0 ),
        .I1(\q0_reg[0]_i_3__121_1 ),
        .I2(\q0_reg[0]_i_3__121_3 ),
        .I3(\q0_reg[0]_i_3__121_2 ),
        .I4(\q0_reg[0]_i_3__121_4 ),
        .I5(\q0_reg[0]_i_3__121_5 ),
        .O(\q0[0]_i_6__122_n_3 ));
  LUT6 #(
    .INIT(64'h1005400000920000)) 
    \q0[0]_i_7__121 
       (.I0(\q0_reg[0]_i_3__121_0 ),
        .I1(\q0_reg[0]_i_3__121_5 ),
        .I2(\q0_reg[0]_i_3__121_4 ),
        .I3(\q0_reg[0]_i_3__121_3 ),
        .I4(\q0_reg[0]_i_3__121_2 ),
        .I5(\q0_reg[0]_i_3__121_1 ),
        .O(\q0[0]_i_7__121_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__121_n_3 ),
        .Q(p_ZL14storage_matrix_244_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__121 
       (.I0(\q0_reg[0]_i_2__121_n_3 ),
        .I1(\q0_reg[0]_i_3__121_n_3 ),
        .O(\q0_reg[0]_i_1__121_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__121 
       (.I0(\q0[0]_i_4__139_n_3 ),
        .I1(\q0[0]_i_5__122_n_3 ),
        .O(\q0_reg[0]_i_2__121_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__121 
       (.I0(\q0[0]_i_6__122_n_3 ),
        .I1(\q0[0]_i_7__121_n_3 ),
        .O(\q0_reg[0]_i_3__121_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R
   (p_ZL14storage_matrix_245_q0,
    Q,
    \q0_reg[0]_i_3__146_0 ,
    \q0_reg[0]_i_3__146_1 ,
    \q0_reg[0]_i_3__146_2 ,
    \q0_reg[0]_i_3__146_3 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_245_q0;
  input [3:0]Q;
  input \q0_reg[0]_i_3__146_0 ;
  input \q0_reg[0]_i_3__146_1 ;
  input \q0_reg[0]_i_3__146_2 ;
  input \q0_reg[0]_i_3__146_3 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_245_q0;
  wire \q0[0]_i_4__170_n_3 ;
  wire \q0[0]_i_5__147_n_3 ;
  wire \q0[0]_i_6__147_n_3 ;
  wire \q0[0]_i_7__146_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__146_n_3 ;
  wire \q0_reg[0]_i_2__146_n_3 ;
  wire \q0_reg[0]_i_3__146_0 ;
  wire \q0_reg[0]_i_3__146_1 ;
  wire \q0_reg[0]_i_3__146_2 ;
  wire \q0_reg[0]_i_3__146_3 ;
  wire \q0_reg[0]_i_3__146_n_3 ;

  LUT6 #(
    .INIT(64'h8900000400000000)) 
    \q0[0]_i_4__170 
       (.I0(Q[2]),
        .I1(\q0_reg[0]_i_3__146_3 ),
        .I2(\q0_reg[0]_i_3__146_0 ),
        .I3(\q0_reg[0]_i_3__146_1 ),
        .I4(\q0_reg[0]_i_3__146_2 ),
        .I5(Q[3]),
        .O(\q0[0]_i_4__170_n_3 ));
  LUT6 #(
    .INIT(64'h0105084000000080)) 
    \q0[0]_i_5__147 
       (.I0(Q[2]),
        .I1(\q0_reg[0]_i_3__146_0 ),
        .I2(\q0_reg[0]_i_3__146_1 ),
        .I3(\q0_reg[0]_i_3__146_2 ),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_3__146_3 ),
        .O(\q0[0]_i_5__147_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \q0[0]_i_6__147 
       (.I0(\q0_reg[0]_i_3__146_3 ),
        .I1(\q0_reg[0]_i_3__146_0 ),
        .I2(\q0_reg[0]_i_3__146_1 ),
        .I3(\q0_reg[0]_i_3__146_2 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q0[0]_i_6__147_n_3 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \q0[0]_i_7__146 
       (.I0(\q0_reg[0]_i_3__146_3 ),
        .I1(\q0_reg[0]_i_3__146_0 ),
        .I2(\q0_reg[0]_i_3__146_1 ),
        .I3(\q0_reg[0]_i_3__146_2 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q0[0]_i_7__146_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__146_n_3 ),
        .Q(p_ZL14storage_matrix_245_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__146 
       (.I0(\q0_reg[0]_i_2__146_n_3 ),
        .I1(\q0_reg[0]_i_3__146_n_3 ),
        .O(\q0_reg[0]_i_1__146_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__146 
       (.I0(\q0[0]_i_4__170_n_3 ),
        .I1(\q0[0]_i_5__147_n_3 ),
        .O(\q0_reg[0]_i_2__146_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__146 
       (.I0(\q0[0]_i_6__147_n_3 ),
        .I1(\q0[0]_i_7__146_n_3 ),
        .O(\q0_reg[0]_i_3__146_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R
   (p_ZL14storage_matrix_246_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__171_0 ,
    Q,
    \q0_reg[0]_i_2__171_1 ,
    \q0_reg[0]_i_2__171_2 ,
    \q0_reg[0]_i_2__171_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_246_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__171_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__171_1 ;
  input \q0_reg[0]_i_2__171_2 ;
  input \q0_reg[0]_i_2__171_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_246_q0;
  wire \q0[0]_i_4__202_n_3 ;
  wire \q0[0]_i_5__172_n_3 ;
  wire \q0[0]_i_6__172_n_3 ;
  wire \q0[0]_i_7__171_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__171_n_3 ;
  wire \q0_reg[0]_i_2__171_0 ;
  wire \q0_reg[0]_i_2__171_1 ;
  wire \q0_reg[0]_i_2__171_2 ;
  wire \q0_reg[0]_i_2__171_3 ;
  wire \q0_reg[0]_i_2__171_n_3 ;
  wire \q0_reg[0]_i_3__171_n_3 ;

  LUT6 #(
    .INIT(64'h0010204221000000)) 
    \q0[0]_i_4__202 
       (.I0(\q0_reg[0]_i_2__171_0 ),
        .I1(\q0_reg[0]_i_2__171_3 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__171_2 ),
        .I4(\q0_reg[0]_i_2__171_1 ),
        .I5(Q[0]),
        .O(\q0[0]_i_4__202_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001010801)) 
    \q0[0]_i_5__172 
       (.I0(\q0_reg[0]_i_2__171_0 ),
        .I1(\q0_reg[0]_i_2__171_2 ),
        .I2(\q0_reg[0]_i_2__171_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__171_3 ),
        .O(\q0[0]_i_5__172_n_3 ));
  LUT6 #(
    .INIT(64'h4000000200000008)) 
    \q0[0]_i_6__172 
       (.I0(\q0_reg[0]_i_2__171_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__171_2 ),
        .I3(\q0_reg[0]_i_2__171_1 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__171_3 ),
        .O(\q0[0]_i_6__172_n_3 ));
  LUT6 #(
    .INIT(64'h8020800010002021)) 
    \q0[0]_i_7__171 
       (.I0(\q0_reg[0]_i_2__171_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\q0_reg[0]_i_2__171_1 ),
        .I4(\q0_reg[0]_i_2__171_2 ),
        .I5(\q0_reg[0]_i_2__171_3 ),
        .O(\q0[0]_i_7__171_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__171_n_3 ),
        .Q(p_ZL14storage_matrix_246_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__171 
       (.I0(\q0_reg[0]_i_2__171_n_3 ),
        .I1(\q0_reg[0]_i_3__171_n_3 ),
        .O(\q0_reg[0]_i_1__171_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__171 
       (.I0(\q0[0]_i_4__202_n_3 ),
        .I1(\q0[0]_i_5__172_n_3 ),
        .O(\q0_reg[0]_i_2__171_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__171 
       (.I0(\q0[0]_i_6__172_n_3 ),
        .I1(\q0[0]_i_7__171_n_3 ),
        .O(\q0_reg[0]_i_3__171_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R
   (p_ZL14storage_matrix_247_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__195_0 ,
    \q0_reg[0]_i_3__195_1 ,
    \q0_reg[0]_i_3__195_2 ,
    \q0_reg[0]_i_3__195_3 ,
    \q0_reg[0]_i_3__195_4 ,
    \q0_reg[0]_i_3__195_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_247_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__195_0 ;
  input \q0_reg[0]_i_3__195_1 ;
  input \q0_reg[0]_i_3__195_2 ;
  input \q0_reg[0]_i_3__195_3 ;
  input \q0_reg[0]_i_3__195_4 ;
  input \q0_reg[0]_i_3__195_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_247_q0;
  wire \q0[0]_i_4__231_n_3 ;
  wire \q0[0]_i_5__197_n_3 ;
  wire \q0[0]_i_6__196_n_3 ;
  wire \q0[0]_i_7__195_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__195_n_3 ;
  wire \q0_reg[0]_i_2__195_n_3 ;
  wire \q0_reg[0]_i_3__195_0 ;
  wire \q0_reg[0]_i_3__195_1 ;
  wire \q0_reg[0]_i_3__195_2 ;
  wire \q0_reg[0]_i_3__195_3 ;
  wire \q0_reg[0]_i_3__195_4 ;
  wire \q0_reg[0]_i_3__195_5 ;
  wire \q0_reg[0]_i_3__195_n_3 ;

  LUT6 #(
    .INIT(64'h0000000014040004)) 
    \q0[0]_i_4__231 
       (.I0(\q0_reg[0]_i_3__195_5 ),
        .I1(\q0_reg[0]_i_3__195_4 ),
        .I2(\q0_reg[0]_i_3__195_3 ),
        .I3(\q0_reg[0]_i_3__195_1 ),
        .I4(\q0_reg[0]_i_3__195_2 ),
        .I5(\q0_reg[0]_i_3__195_0 ),
        .O(\q0[0]_i_4__231_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000400003)) 
    \q0[0]_i_5__197 
       (.I0(\q0_reg[0]_i_3__195_5 ),
        .I1(\q0_reg[0]_i_3__195_0 ),
        .I2(\q0_reg[0]_i_3__195_2 ),
        .I3(\q0_reg[0]_i_3__195_3 ),
        .I4(\q0_reg[0]_i_3__195_4 ),
        .I5(\q0_reg[0]_i_3__195_1 ),
        .O(\q0[0]_i_5__197_n_3 ));
  LUT6 #(
    .INIT(64'h0500000064000000)) 
    \q0[0]_i_6__196 
       (.I0(\q0_reg[0]_i_3__195_0 ),
        .I1(\q0_reg[0]_i_3__195_1 ),
        .I2(\q0_reg[0]_i_3__195_5 ),
        .I3(\q0_reg[0]_i_3__195_3 ),
        .I4(\q0_reg[0]_i_3__195_4 ),
        .I5(\q0_reg[0]_i_3__195_2 ),
        .O(\q0[0]_i_6__196_n_3 ));
  LUT6 #(
    .INIT(64'h1800004800214008)) 
    \q0[0]_i_7__195 
       (.I0(\q0_reg[0]_i_3__195_0 ),
        .I1(\q0_reg[0]_i_3__195_1 ),
        .I2(\q0_reg[0]_i_3__195_2 ),
        .I3(\q0_reg[0]_i_3__195_3 ),
        .I4(\q0_reg[0]_i_3__195_4 ),
        .I5(\q0_reg[0]_i_3__195_5 ),
        .O(\q0[0]_i_7__195_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__195_n_3 ),
        .Q(p_ZL14storage_matrix_247_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__195 
       (.I0(\q0_reg[0]_i_2__195_n_3 ),
        .I1(\q0_reg[0]_i_3__195_n_3 ),
        .O(\q0_reg[0]_i_1__195_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__195 
       (.I0(\q0[0]_i_4__231_n_3 ),
        .I1(\q0[0]_i_5__197_n_3 ),
        .O(\q0_reg[0]_i_2__195_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__195 
       (.I0(\q0[0]_i_6__196_n_3 ),
        .I1(\q0[0]_i_7__195_n_3 ),
        .O(\q0_reg[0]_i_3__195_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R
   (p_ZL14storage_matrix_248_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__26_0 ,
    \q0_reg[0]_i_3__26_1 ,
    \q0_reg[0]_i_3__26_2 ,
    \q0_reg[0]_i_3__26_3 ,
    \q0_reg[0]_i_3__26_4 ,
    \q0_reg[0]_i_3__26_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_248_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__26_0 ;
  input \q0_reg[0]_i_3__26_1 ;
  input \q0_reg[0]_i_3__26_2 ;
  input \q0_reg[0]_i_3__26_3 ;
  input \q0_reg[0]_i_3__26_4 ;
  input \q0_reg[0]_i_3__26_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_248_q0;
  wire \q0[0]_i_4__29_n_3 ;
  wire \q0[0]_i_5__26_n_3 ;
  wire \q0[0]_i_6__26_n_3 ;
  wire \q0[0]_i_7__26_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__26_n_3 ;
  wire \q0_reg[0]_i_2__26_n_3 ;
  wire \q0_reg[0]_i_3__26_0 ;
  wire \q0_reg[0]_i_3__26_1 ;
  wire \q0_reg[0]_i_3__26_2 ;
  wire \q0_reg[0]_i_3__26_3 ;
  wire \q0_reg[0]_i_3__26_4 ;
  wire \q0_reg[0]_i_3__26_5 ;
  wire \q0_reg[0]_i_3__26_n_3 ;

  LUT6 #(
    .INIT(64'h8000000004000300)) 
    \q0[0]_i_4__29 
       (.I0(\q0_reg[0]_i_3__26_3 ),
        .I1(\q0_reg[0]_i_3__26_0 ),
        .I2(\q0_reg[0]_i_3__26_1 ),
        .I3(\q0_reg[0]_i_3__26_4 ),
        .I4(\q0_reg[0]_i_3__26_2 ),
        .I5(\q0_reg[0]_i_3__26_5 ),
        .O(\q0[0]_i_4__29_n_3 ));
  LUT6 #(
    .INIT(64'h0012011000000000)) 
    \q0[0]_i_5__26 
       (.I0(\q0_reg[0]_i_3__26_0 ),
        .I1(\q0_reg[0]_i_3__26_1 ),
        .I2(\q0_reg[0]_i_3__26_2 ),
        .I3(\q0_reg[0]_i_3__26_3 ),
        .I4(\q0_reg[0]_i_3__26_4 ),
        .I5(\q0_reg[0]_i_3__26_5 ),
        .O(\q0[0]_i_5__26_n_3 ));
  LUT6 #(
    .INIT(64'h0080000204000000)) 
    \q0[0]_i_6__26 
       (.I0(\q0_reg[0]_i_3__26_0 ),
        .I1(\q0_reg[0]_i_3__26_1 ),
        .I2(\q0_reg[0]_i_3__26_3 ),
        .I3(\q0_reg[0]_i_3__26_4 ),
        .I4(\q0_reg[0]_i_3__26_2 ),
        .I5(\q0_reg[0]_i_3__26_5 ),
        .O(\q0[0]_i_6__26_n_3 ));
  LUT6 #(
    .INIT(64'h0020008000002600)) 
    \q0[0]_i_7__26 
       (.I0(\q0_reg[0]_i_3__26_0 ),
        .I1(\q0_reg[0]_i_3__26_1 ),
        .I2(\q0_reg[0]_i_3__26_4 ),
        .I3(\q0_reg[0]_i_3__26_3 ),
        .I4(\q0_reg[0]_i_3__26_2 ),
        .I5(\q0_reg[0]_i_3__26_5 ),
        .O(\q0[0]_i_7__26_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__26_n_3 ),
        .Q(p_ZL14storage_matrix_248_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__26 
       (.I0(\q0_reg[0]_i_2__26_n_3 ),
        .I1(\q0_reg[0]_i_3__26_n_3 ),
        .O(\q0_reg[0]_i_1__26_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__26 
       (.I0(\q0[0]_i_4__29_n_3 ),
        .I1(\q0[0]_i_5__26_n_3 ),
        .O(\q0_reg[0]_i_2__26_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__26 
       (.I0(\q0[0]_i_6__26_n_3 ),
        .I1(\q0[0]_i_7__26_n_3 ),
        .O(\q0_reg[0]_i_3__26_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R
   (p_ZL14storage_matrix_249_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__51_0 ,
    \q0_reg[0]_i_3__51_1 ,
    \q0_reg[0]_i_3__51_2 ,
    \q0_reg[0]_i_3__51_3 ,
    \q0_reg[0]_i_3__51_4 ,
    \q0_reg[0]_i_3__51_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_249_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__51_0 ;
  input \q0_reg[0]_i_3__51_1 ;
  input \q0_reg[0]_i_3__51_2 ;
  input \q0_reg[0]_i_3__51_3 ;
  input \q0_reg[0]_i_3__51_4 ;
  input \q0_reg[0]_i_3__51_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_249_q0;
  wire \q0[0]_i_4__57_n_3 ;
  wire \q0[0]_i_5__51_n_3 ;
  wire \q0[0]_i_6__51_n_3 ;
  wire \q0[0]_i_7__51_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__51_n_3 ;
  wire \q0_reg[0]_i_2__51_n_3 ;
  wire \q0_reg[0]_i_3__51_0 ;
  wire \q0_reg[0]_i_3__51_1 ;
  wire \q0_reg[0]_i_3__51_2 ;
  wire \q0_reg[0]_i_3__51_3 ;
  wire \q0_reg[0]_i_3__51_4 ;
  wire \q0_reg[0]_i_3__51_5 ;
  wire \q0_reg[0]_i_3__51_n_3 ;

  LUT6 #(
    .INIT(64'h4900000802000000)) 
    \q0[0]_i_4__57 
       (.I0(\q0_reg[0]_i_3__51_0 ),
        .I1(\q0_reg[0]_i_3__51_5 ),
        .I2(\q0_reg[0]_i_3__51_1 ),
        .I3(\q0_reg[0]_i_3__51_3 ),
        .I4(\q0_reg[0]_i_3__51_2 ),
        .I5(\q0_reg[0]_i_3__51_4 ),
        .O(\q0[0]_i_4__57_n_3 ));
  LUT6 #(
    .INIT(64'h0400004000000A82)) 
    \q0[0]_i_5__51 
       (.I0(\q0_reg[0]_i_3__51_0 ),
        .I1(\q0_reg[0]_i_3__51_1 ),
        .I2(\q0_reg[0]_i_3__51_2 ),
        .I3(\q0_reg[0]_i_3__51_3 ),
        .I4(\q0_reg[0]_i_3__51_4 ),
        .I5(\q0_reg[0]_i_3__51_5 ),
        .O(\q0[0]_i_5__51_n_3 ));
  LUT6 #(
    .INIT(64'h0018200001420401)) 
    \q0[0]_i_6__51 
       (.I0(\q0_reg[0]_i_3__51_0 ),
        .I1(\q0_reg[0]_i_3__51_5 ),
        .I2(\q0_reg[0]_i_3__51_4 ),
        .I3(\q0_reg[0]_i_3__51_3 ),
        .I4(\q0_reg[0]_i_3__51_2 ),
        .I5(\q0_reg[0]_i_3__51_1 ),
        .O(\q0[0]_i_6__51_n_3 ));
  LUT6 #(
    .INIT(64'h0200038000000200)) 
    \q0[0]_i_7__51 
       (.I0(\q0_reg[0]_i_3__51_0 ),
        .I1(\q0_reg[0]_i_3__51_4 ),
        .I2(\q0_reg[0]_i_3__51_3 ),
        .I3(\q0_reg[0]_i_3__51_2 ),
        .I4(\q0_reg[0]_i_3__51_1 ),
        .I5(\q0_reg[0]_i_3__51_5 ),
        .O(\q0[0]_i_7__51_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__51_n_3 ),
        .Q(p_ZL14storage_matrix_249_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__51 
       (.I0(\q0_reg[0]_i_2__51_n_3 ),
        .I1(\q0_reg[0]_i_3__51_n_3 ),
        .O(\q0_reg[0]_i_1__51_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__51 
       (.I0(\q0[0]_i_4__57_n_3 ),
        .I1(\q0[0]_i_5__51_n_3 ),
        .O(\q0_reg[0]_i_2__51_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__51 
       (.I0(\q0[0]_i_6__51_n_3 ),
        .I1(\q0[0]_i_7__51_n_3 ),
        .O(\q0_reg[0]_i_3__51_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R
   (p_ZL14storage_matrix_24_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__2_0 ,
    \q0_reg[0]_i_2__2_1 ,
    \q0_reg[0]_i_2__2_2 ,
    \q0_reg[0]_i_2__2_3 ,
    \q0_reg[0]_i_2__2_4 ,
    \q0_reg[0]_i_2__2_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_24_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__2_0 ;
  input \q0_reg[0]_i_2__2_1 ;
  input \q0_reg[0]_i_2__2_2 ;
  input \q0_reg[0]_i_2__2_3 ;
  input \q0_reg[0]_i_2__2_4 ;
  input \q0_reg[0]_i_2__2_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_24_q0;
  wire \q0[0]_i_4__2_n_3 ;
  wire \q0[0]_i_5__2_n_3 ;
  wire \q0[0]_i_6__2_n_3 ;
  wire \q0[0]_i_7__2_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__2_n_3 ;
  wire \q0_reg[0]_i_2__2_0 ;
  wire \q0_reg[0]_i_2__2_1 ;
  wire \q0_reg[0]_i_2__2_2 ;
  wire \q0_reg[0]_i_2__2_3 ;
  wire \q0_reg[0]_i_2__2_4 ;
  wire \q0_reg[0]_i_2__2_5 ;
  wire \q0_reg[0]_i_2__2_n_3 ;
  wire \q0_reg[0]_i_3__2_n_3 ;

  LUT6 #(
    .INIT(64'h0F00001100028200)) 
    \q0[0]_i_4__2 
       (.I0(\q0_reg[0]_i_2__2_0 ),
        .I1(\q0_reg[0]_i_2__2_1 ),
        .I2(\q0_reg[0]_i_2__2_2 ),
        .I3(\q0_reg[0]_i_2__2_3 ),
        .I4(\q0_reg[0]_i_2__2_4 ),
        .I5(\q0_reg[0]_i_2__2_5 ),
        .O(\q0[0]_i_4__2_n_3 ));
  LUT6 #(
    .INIT(64'h0800000000000001)) 
    \q0[0]_i_5__2 
       (.I0(\q0_reg[0]_i_2__2_0 ),
        .I1(\q0_reg[0]_i_2__2_2 ),
        .I2(\q0_reg[0]_i_2__2_4 ),
        .I3(\q0_reg[0]_i_2__2_3 ),
        .I4(\q0_reg[0]_i_2__2_5 ),
        .I5(\q0_reg[0]_i_2__2_1 ),
        .O(\q0[0]_i_5__2_n_3 ));
  LUT6 #(
    .INIT(64'h8004001000000000)) 
    \q0[0]_i_6__2 
       (.I0(\q0_reg[0]_i_2__2_2 ),
        .I1(\q0_reg[0]_i_2__2_4 ),
        .I2(\q0_reg[0]_i_2__2_3 ),
        .I3(\q0_reg[0]_i_2__2_5 ),
        .I4(\q0_reg[0]_i_2__2_1 ),
        .I5(\q0_reg[0]_i_2__2_0 ),
        .O(\q0[0]_i_6__2_n_3 ));
  LUT6 #(
    .INIT(64'h8202484500400010)) 
    \q0[0]_i_7__2 
       (.I0(\q0_reg[0]_i_2__2_0 ),
        .I1(\q0_reg[0]_i_2__2_2 ),
        .I2(\q0_reg[0]_i_2__2_1 ),
        .I3(\q0_reg[0]_i_2__2_4 ),
        .I4(\q0_reg[0]_i_2__2_3 ),
        .I5(\q0_reg[0]_i_2__2_5 ),
        .O(\q0[0]_i_7__2_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__2_n_3 ),
        .Q(p_ZL14storage_matrix_24_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__2 
       (.I0(\q0_reg[0]_i_2__2_n_3 ),
        .I1(\q0_reg[0]_i_3__2_n_3 ),
        .O(\q0_reg[0]_i_1__2_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__2 
       (.I0(\q0[0]_i_4__2_n_3 ),
        .I1(\q0[0]_i_5__2_n_3 ),
        .O(\q0_reg[0]_i_2__2_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__2 
       (.I0(\q0[0]_i_6__2_n_3 ),
        .I1(\q0[0]_i_7__2_n_3 ),
        .O(\q0_reg[0]_i_3__2_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R
   (p_ZL14storage_matrix_250_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__76_0 ,
    \q0_reg[0]_i_3__76_1 ,
    \q0_reg[0]_i_3__76_2 ,
    \q0_reg[0]_i_3__76_3 ,
    \q0_reg[0]_i_3__76_4 ,
    Q,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_250_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__76_0 ;
  input \q0_reg[0]_i_3__76_1 ;
  input \q0_reg[0]_i_3__76_2 ;
  input \q0_reg[0]_i_3__76_3 ;
  input \q0_reg[0]_i_3__76_4 ;
  input [0:0]Q;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_250_q0;
  wire \q0[0]_i_4__85_n_3 ;
  wire \q0[0]_i_5__76_n_3 ;
  wire \q0[0]_i_6__76_n_3 ;
  wire \q0[0]_i_7__76_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__76_n_3 ;
  wire \q0_reg[0]_i_2__76_n_3 ;
  wire \q0_reg[0]_i_3__76_0 ;
  wire \q0_reg[0]_i_3__76_1 ;
  wire \q0_reg[0]_i_3__76_2 ;
  wire \q0_reg[0]_i_3__76_3 ;
  wire \q0_reg[0]_i_3__76_4 ;
  wire \q0_reg[0]_i_3__76_n_3 ;

  LUT6 #(
    .INIT(64'h00220404020A8951)) 
    \q0[0]_i_4__85 
       (.I0(\q0_reg[0]_i_3__76_0 ),
        .I1(\q0_reg[0]_i_3__76_1 ),
        .I2(\q0_reg[0]_i_3__76_2 ),
        .I3(\q0_reg[0]_i_3__76_3 ),
        .I4(\q0_reg[0]_i_3__76_4 ),
        .I5(Q),
        .O(\q0[0]_i_4__85_n_3 ));
  LUT6 #(
    .INIT(64'h0020940008000000)) 
    \q0[0]_i_5__76 
       (.I0(\q0_reg[0]_i_3__76_0 ),
        .I1(\q0_reg[0]_i_3__76_1 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_3__76_4 ),
        .I4(\q0_reg[0]_i_3__76_2 ),
        .I5(\q0_reg[0]_i_3__76_3 ),
        .O(\q0[0]_i_5__76_n_3 ));
  LUT6 #(
    .INIT(64'h0184A04080010012)) 
    \q0[0]_i_6__76 
       (.I0(\q0_reg[0]_i_3__76_0 ),
        .I1(\q0_reg[0]_i_3__76_1 ),
        .I2(\q0_reg[0]_i_3__76_3 ),
        .I3(Q),
        .I4(\q0_reg[0]_i_3__76_4 ),
        .I5(\q0_reg[0]_i_3__76_2 ),
        .O(\q0[0]_i_6__76_n_3 ));
  LUT6 #(
    .INIT(64'h0020300800200401)) 
    \q0[0]_i_7__76 
       (.I0(\q0_reg[0]_i_3__76_0 ),
        .I1(\q0_reg[0]_i_3__76_1 ),
        .I2(\q0_reg[0]_i_3__76_3 ),
        .I3(\q0_reg[0]_i_3__76_2 ),
        .I4(\q0_reg[0]_i_3__76_4 ),
        .I5(Q),
        .O(\q0[0]_i_7__76_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__76_n_3 ),
        .Q(p_ZL14storage_matrix_250_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__76 
       (.I0(\q0_reg[0]_i_2__76_n_3 ),
        .I1(\q0_reg[0]_i_3__76_n_3 ),
        .O(\q0_reg[0]_i_1__76_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__76 
       (.I0(\q0[0]_i_4__85_n_3 ),
        .I1(\q0[0]_i_5__76_n_3 ),
        .O(\q0_reg[0]_i_2__76_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__76 
       (.I0(\q0[0]_i_6__76_n_3 ),
        .I1(\q0[0]_i_7__76_n_3 ),
        .O(\q0_reg[0]_i_3__76_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R
   (p_ZL14storage_matrix_251_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__101_0 ,
    \q0_reg[0]_i_3__101_1 ,
    \q0_reg[0]_i_3__101_2 ,
    \q0_reg[0]_i_3__101_3 ,
    Q,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_251_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__101_0 ;
  input \q0_reg[0]_i_3__101_1 ;
  input \q0_reg[0]_i_3__101_2 ;
  input \q0_reg[0]_i_3__101_3 ;
  input [1:0]Q;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_251_q0;
  wire \q0[0]_i_4__113_n_3 ;
  wire \q0[0]_i_5__101_n_3 ;
  wire \q0[0]_i_6__101_n_3 ;
  wire \q0[0]_i_7__101_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__101_n_3 ;
  wire \q0_reg[0]_i_2__101_n_3 ;
  wire \q0_reg[0]_i_3__101_0 ;
  wire \q0_reg[0]_i_3__101_1 ;
  wire \q0_reg[0]_i_3__101_2 ;
  wire \q0_reg[0]_i_3__101_3 ;
  wire \q0_reg[0]_i_3__101_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000000102)) 
    \q0[0]_i_4__113 
       (.I0(\q0_reg[0]_i_3__101_0 ),
        .I1(\q0_reg[0]_i_3__101_1 ),
        .I2(\q0_reg[0]_i_3__101_2 ),
        .I3(\q0_reg[0]_i_3__101_3 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\q0[0]_i_4__113_n_3 ));
  LUT6 #(
    .INIT(64'h8920000002040050)) 
    \q0[0]_i_5__101 
       (.I0(\q0_reg[0]_i_3__101_0 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__101_1 ),
        .I3(\q0_reg[0]_i_3__101_2 ),
        .I4(\q0_reg[0]_i_3__101_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_5__101_n_3 ));
  LUT6 #(
    .INIT(64'h1040000000000008)) 
    \q0[0]_i_6__101 
       (.I0(\q0_reg[0]_i_3__101_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__101_3 ),
        .I4(\q0_reg[0]_i_3__101_2 ),
        .I5(\q0_reg[0]_i_3__101_1 ),
        .O(\q0[0]_i_6__101_n_3 ));
  LUT6 #(
    .INIT(64'h0088280800000000)) 
    \q0[0]_i_7__101 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_3__101_3 ),
        .I2(\q0_reg[0]_i_3__101_1 ),
        .I3(\q0_reg[0]_i_3__101_2 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_3__101_0 ),
        .O(\q0[0]_i_7__101_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__101_n_3 ),
        .Q(p_ZL14storage_matrix_251_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__101 
       (.I0(\q0_reg[0]_i_2__101_n_3 ),
        .I1(\q0_reg[0]_i_3__101_n_3 ),
        .O(\q0_reg[0]_i_1__101_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__101 
       (.I0(\q0[0]_i_4__113_n_3 ),
        .I1(\q0[0]_i_5__101_n_3 ),
        .O(\q0_reg[0]_i_2__101_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__101 
       (.I0(\q0[0]_i_6__101_n_3 ),
        .I1(\q0[0]_i_7__101_n_3 ),
        .O(\q0_reg[0]_i_3__101_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R
   (p_ZL14storage_matrix_252_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__122_0 ,
    \q0_reg[0]_i_3__122_1 ,
    \q0_reg[0]_i_3__122_2 ,
    \q0_reg[0]_i_3__122_3 ,
    \q0_reg[0]_i_3__122_4 ,
    \q0_reg[0]_i_3__122_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_252_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__122_0 ;
  input \q0_reg[0]_i_3__122_1 ;
  input \q0_reg[0]_i_3__122_2 ;
  input \q0_reg[0]_i_3__122_3 ;
  input \q0_reg[0]_i_3__122_4 ;
  input \q0_reg[0]_i_3__122_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_252_q0;
  wire \q0[0]_i_4__140_n_3 ;
  wire \q0[0]_i_5__123_n_3 ;
  wire \q0[0]_i_6__123_n_3 ;
  wire \q0[0]_i_7__122_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__122_n_3 ;
  wire \q0_reg[0]_i_2__122_n_3 ;
  wire \q0_reg[0]_i_3__122_0 ;
  wire \q0_reg[0]_i_3__122_1 ;
  wire \q0_reg[0]_i_3__122_2 ;
  wire \q0_reg[0]_i_3__122_3 ;
  wire \q0_reg[0]_i_3__122_4 ;
  wire \q0_reg[0]_i_3__122_5 ;
  wire \q0_reg[0]_i_3__122_n_3 ;

  LUT6 #(
    .INIT(64'h0009400000020030)) 
    \q0[0]_i_4__140 
       (.I0(\q0_reg[0]_i_3__122_0 ),
        .I1(\q0_reg[0]_i_3__122_1 ),
        .I2(\q0_reg[0]_i_3__122_5 ),
        .I3(\q0_reg[0]_i_3__122_3 ),
        .I4(\q0_reg[0]_i_3__122_2 ),
        .I5(\q0_reg[0]_i_3__122_4 ),
        .O(\q0[0]_i_4__140_n_3 ));
  LUT6 #(
    .INIT(64'hA081000004108400)) 
    \q0[0]_i_5__123 
       (.I0(\q0_reg[0]_i_3__122_0 ),
        .I1(\q0_reg[0]_i_3__122_1 ),
        .I2(\q0_reg[0]_i_3__122_5 ),
        .I3(\q0_reg[0]_i_3__122_3 ),
        .I4(\q0_reg[0]_i_3__122_2 ),
        .I5(\q0_reg[0]_i_3__122_4 ),
        .O(\q0[0]_i_5__123_n_3 ));
  LUT6 #(
    .INIT(64'h000000000008A440)) 
    \q0[0]_i_6__123 
       (.I0(\q0_reg[0]_i_3__122_0 ),
        .I1(\q0_reg[0]_i_3__122_5 ),
        .I2(\q0_reg[0]_i_3__122_4 ),
        .I3(\q0_reg[0]_i_3__122_2 ),
        .I4(\q0_reg[0]_i_3__122_3 ),
        .I5(\q0_reg[0]_i_3__122_1 ),
        .O(\q0[0]_i_6__123_n_3 ));
  LUT6 #(
    .INIT(64'h0841810A40000000)) 
    \q0[0]_i_7__122 
       (.I0(\q0_reg[0]_i_3__122_0 ),
        .I1(\q0_reg[0]_i_3__122_1 ),
        .I2(\q0_reg[0]_i_3__122_2 ),
        .I3(\q0_reg[0]_i_3__122_3 ),
        .I4(\q0_reg[0]_i_3__122_4 ),
        .I5(\q0_reg[0]_i_3__122_5 ),
        .O(\q0[0]_i_7__122_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__122_n_3 ),
        .Q(p_ZL14storage_matrix_252_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__122 
       (.I0(\q0_reg[0]_i_2__122_n_3 ),
        .I1(\q0_reg[0]_i_3__122_n_3 ),
        .O(\q0_reg[0]_i_1__122_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__122 
       (.I0(\q0[0]_i_4__140_n_3 ),
        .I1(\q0[0]_i_5__123_n_3 ),
        .O(\q0_reg[0]_i_2__122_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__122 
       (.I0(\q0[0]_i_6__123_n_3 ),
        .I1(\q0[0]_i_7__122_n_3 ),
        .O(\q0_reg[0]_i_3__122_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R
   (p_ZL14storage_matrix_253_q0,
    Q,
    \q0_reg[0]_0 ,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_253_q0;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input [1:0]address0;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [3:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_253_q0;
  wire \q0[0]_i_1__42_n_3 ;
  wire \q0[0]_i_2__41_n_3 ;
  wire \q0[0]_i_3__36_n_3 ;
  wire \q0[0]_i_4__171_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;

  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \q0[0]_i_1__42 
       (.I0(Q[0]),
        .I1(\q0[0]_i_2__41_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_3__36_n_3 ),
        .I4(address0[0]),
        .I5(\q0[0]_i_4__171_n_3 ),
        .O(\q0[0]_i_1__42_n_3 ));
  LUT6 #(
    .INIT(64'hBFF7FFFCF7FCFFFF)) 
    \q0[0]_i_2__41 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_1 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(address0[1]),
        .O(\q0[0]_i_2__41_n_3 ));
  LUT6 #(
    .INIT(64'h8002000000025081)) 
    \q0[0]_i_3__36 
       (.I0(\q0_reg[0]_1 ),
        .I1(Q[0]),
        .I2(address0[1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\q0[0]_i_3__36_n_3 ));
  LUT6 #(
    .INIT(64'h0002040215010840)) 
    \q0[0]_i_4__171 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(address0[1]),
        .O(\q0[0]_i_4__171_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0[0]_i_1__42_n_3 ),
        .Q(p_ZL14storage_matrix_253_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R
   (p_ZL14storage_matrix_254_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    Q,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    ap_clk);
  output p_ZL14storage_matrix_254_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [1:0]Q;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [0:0]\q0_reg[0]_6 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_254_q0;
  wire \q0[0]_i_1__49_n_3 ;
  wire \q0[0]_i_2__48_n_3 ;
  wire \q0[0]_i_3__43_n_3 ;
  wire \q0[0]_i_4__203_n_3 ;
  wire \q0[0]_i_5__173_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire [0:0]\q0_reg[0]_6 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__49 
       (.I0(\q0[0]_i_2__48_n_3 ),
        .I1(\q0[0]_i_3__43_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_4__203_n_3 ),
        .I4(\q0_reg[0]_1 ),
        .I5(\q0[0]_i_5__173_n_3 ),
        .O(\q0[0]_i_1__49_n_3 ));
  LUT6 #(
    .INIT(64'h0020000800880001)) 
    \q0[0]_i_2__48 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_2__48_n_3 ));
  LUT6 #(
    .INIT(64'h1000000004008000)) 
    \q0[0]_i_3__43 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_5 ),
        .I2(\q0_reg[0]_4 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_3__43_n_3 ));
  LUT6 #(
    .INIT(64'h0000008004000020)) 
    \q0[0]_i_4__203 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_4__203_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \q0[0]_i_5__173 
       (.I0(\q0_reg[0]_5 ),
        .I1(\q0_reg[0]_4 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_5__173_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_6 ),
        .D(\q0[0]_i_1__49_n_3 ),
        .Q(p_ZL14storage_matrix_254_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R
   (p_ZL14storage_matrix_255_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__196_0 ,
    \q0_reg[0]_i_3__196_1 ,
    \q0_reg[0]_i_3__196_2 ,
    Q,
    \q0_reg[0]_i_3__196_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_255_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__196_0 ;
  input \q0_reg[0]_i_3__196_1 ;
  input \q0_reg[0]_i_3__196_2 ;
  input [1:0]Q;
  input \q0_reg[0]_i_3__196_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_255_q0;
  wire \q0[0]_i_4__232_n_3 ;
  wire \q0[0]_i_5__198_n_3 ;
  wire \q0[0]_i_6__197_n_3 ;
  wire \q0[0]_i_7__196_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__196_n_3 ;
  wire \q0_reg[0]_i_2__196_n_3 ;
  wire \q0_reg[0]_i_3__196_0 ;
  wire \q0_reg[0]_i_3__196_1 ;
  wire \q0_reg[0]_i_3__196_2 ;
  wire \q0_reg[0]_i_3__196_3 ;
  wire \q0_reg[0]_i_3__196_n_3 ;

  LUT6 #(
    .INIT(64'h0208400000000000)) 
    \q0[0]_i_4__232 
       (.I0(\q0_reg[0]_i_3__196_3 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_3__196_2 ),
        .I3(\q0_reg[0]_i_3__196_1 ),
        .I4(\q0_reg[0]_i_3__196_0 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__232_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \q0[0]_i_5__198 
       (.I0(\q0_reg[0]_i_3__196_0 ),
        .I1(\q0_reg[0]_i_3__196_1 ),
        .I2(\q0_reg[0]_i_3__196_2 ),
        .I3(Q[0]),
        .I4(\q0_reg[0]_i_3__196_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_5__198_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \q0[0]_i_6__197 
       (.I0(\q0_reg[0]_i_3__196_0 ),
        .I1(\q0_reg[0]_i_3__196_1 ),
        .I2(Q[0]),
        .I3(\q0_reg[0]_i_3__196_2 ),
        .I4(\q0_reg[0]_i_3__196_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_6__197_n_3 ));
  LUT6 #(
    .INIT(64'h4080008000000000)) 
    \q0[0]_i_7__196 
       (.I0(\q0_reg[0]_i_3__196_3 ),
        .I1(\q0_reg[0]_i_3__196_2 ),
        .I2(Q[0]),
        .I3(\q0_reg[0]_i_3__196_0 ),
        .I4(\q0_reg[0]_i_3__196_1 ),
        .I5(Q[1]),
        .O(\q0[0]_i_7__196_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__196_n_3 ),
        .Q(p_ZL14storage_matrix_255_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__196 
       (.I0(\q0_reg[0]_i_2__196_n_3 ),
        .I1(\q0_reg[0]_i_3__196_n_3 ),
        .O(\q0_reg[0]_i_1__196_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__196 
       (.I0(\q0[0]_i_4__232_n_3 ),
        .I1(\q0[0]_i_5__198_n_3 ),
        .O(\q0_reg[0]_i_2__196_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__196 
       (.I0(\q0[0]_i_6__197_n_3 ),
        .I1(\q0[0]_i_7__196_n_3 ),
        .O(\q0_reg[0]_i_3__196_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    address0,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [1:0]address0;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__3_n_3 ;
  wire \q0[0]_i_2__3_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT3 #(
    .INIT(8'h02)) 
    \q0[0]_i_1__3 
       (.I0(\q0[0]_i_2__3_n_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_2 ),
        .O(\q0[0]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h4404040040820040)) 
    \q0[0]_i_2__3 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_4 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(\q0_reg[0]_5 ),
        .I5(\q0_reg[0]_6 ),
        .O(\q0[0]_i_2__3_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__3_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R
   (p_ZL14storage_matrix_26_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__54_0 ,
    \q0_reg[0]_i_2__54_1 ,
    \q0_reg[0]_i_2__54_2 ,
    \q0_reg[0]_i_2__54_3 ,
    \q0_reg[0]_i_2__54_4 ,
    \q0_reg[0]_i_2__54_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_26_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__54_0 ;
  input \q0_reg[0]_i_2__54_1 ;
  input \q0_reg[0]_i_2__54_2 ;
  input \q0_reg[0]_i_2__54_3 ;
  input \q0_reg[0]_i_2__54_4 ;
  input \q0_reg[0]_i_2__54_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_26_q0;
  wire \q0[0]_i_4__60_n_3 ;
  wire \q0[0]_i_5__54_n_3 ;
  wire \q0[0]_i_6__54_n_3 ;
  wire \q0[0]_i_7__54_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__54_n_3 ;
  wire \q0_reg[0]_i_2__54_0 ;
  wire \q0_reg[0]_i_2__54_1 ;
  wire \q0_reg[0]_i_2__54_2 ;
  wire \q0_reg[0]_i_2__54_3 ;
  wire \q0_reg[0]_i_2__54_4 ;
  wire \q0_reg[0]_i_2__54_5 ;
  wire \q0_reg[0]_i_2__54_n_3 ;
  wire \q0_reg[0]_i_3__54_n_3 ;

  LUT6 #(
    .INIT(64'h0401000020601000)) 
    \q0[0]_i_4__60 
       (.I0(\q0_reg[0]_i_2__54_0 ),
        .I1(\q0_reg[0]_i_2__54_1 ),
        .I2(\q0_reg[0]_i_2__54_2 ),
        .I3(\q0_reg[0]_i_2__54_5 ),
        .I4(\q0_reg[0]_i_2__54_4 ),
        .I5(\q0_reg[0]_i_2__54_3 ),
        .O(\q0[0]_i_4__60_n_3 ));
  LUT6 #(
    .INIT(64'h005000200B000909)) 
    \q0[0]_i_5__54 
       (.I0(\q0_reg[0]_i_2__54_0 ),
        .I1(\q0_reg[0]_i_2__54_1 ),
        .I2(\q0_reg[0]_i_2__54_2 ),
        .I3(\q0_reg[0]_i_2__54_5 ),
        .I4(\q0_reg[0]_i_2__54_3 ),
        .I5(\q0_reg[0]_i_2__54_4 ),
        .O(\q0[0]_i_5__54_n_3 ));
  LUT6 #(
    .INIT(64'h4050111000020000)) 
    \q0[0]_i_6__54 
       (.I0(\q0_reg[0]_i_2__54_0 ),
        .I1(\q0_reg[0]_i_2__54_3 ),
        .I2(\q0_reg[0]_i_2__54_4 ),
        .I3(\q0_reg[0]_i_2__54_5 ),
        .I4(\q0_reg[0]_i_2__54_2 ),
        .I5(\q0_reg[0]_i_2__54_1 ),
        .O(\q0[0]_i_6__54_n_3 ));
  LUT6 #(
    .INIT(64'h0108040800090910)) 
    \q0[0]_i_7__54 
       (.I0(\q0_reg[0]_i_2__54_0 ),
        .I1(\q0_reg[0]_i_2__54_1 ),
        .I2(\q0_reg[0]_i_2__54_2 ),
        .I3(\q0_reg[0]_i_2__54_3 ),
        .I4(\q0_reg[0]_i_2__54_4 ),
        .I5(\q0_reg[0]_i_2__54_5 ),
        .O(\q0[0]_i_7__54_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__54_n_3 ),
        .Q(p_ZL14storage_matrix_26_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__54 
       (.I0(\q0_reg[0]_i_2__54_n_3 ),
        .I1(\q0_reg[0]_i_3__54_n_3 ),
        .O(\q0_reg[0]_i_1__54_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__54 
       (.I0(\q0[0]_i_4__60_n_3 ),
        .I1(\q0[0]_i_5__54_n_3 ),
        .O(\q0_reg[0]_i_2__54_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__54 
       (.I0(\q0[0]_i_6__54_n_3 ),
        .I1(\q0[0]_i_7__54_n_3 ),
        .O(\q0_reg[0]_i_3__54_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R
   (p_ZL14storage_matrix_27_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    address0,
    \q0_reg[0]_4 ,
    Q,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_27_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [1:0]address0;
  input \q0_reg[0]_4 ;
  input [0:0]Q;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_27_q0;
  wire \q0[0]_i_1__17_n_3 ;
  wire \q0[0]_i_2__16_n_3 ;
  wire \q0[0]_i_3__14_n_3 ;
  wire \q0[0]_i_4__89_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \q0[0]_i_1__17 
       (.I0(\q0[0]_i_2__16_n_3 ),
        .I1(\q0[0]_i_3__14_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_4__89_n_3 ),
        .I4(\q0_reg[0]_1 ),
        .O(\q0[0]_i_1__17_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \q0[0]_i_2__16 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(\q0_reg[0]_4 ),
        .I5(Q),
        .O(\q0[0]_i_2__16_n_3 ));
  LUT6 #(
    .INIT(64'h0020180100000000)) 
    \q0[0]_i_3__14 
       (.I0(\q0_reg[0]_3 ),
        .I1(address0[1]),
        .I2(address0[0]),
        .I3(\q0_reg[0]_4 ),
        .I4(\q0_reg[0]_2 ),
        .I5(Q),
        .O(\q0[0]_i_3__14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000300000008)) 
    \q0[0]_i_4__89 
       (.I0(Q),
        .I1(\q0_reg[0]_4 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_4__89_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__17_n_3 ),
        .Q(p_ZL14storage_matrix_27_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R
   (p_ZL14storage_matrix_28_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    address0,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    ap_clk);
  output p_ZL14storage_matrix_28_q0;
  input \q0_reg[0]_0 ;
  input [1:0]Q;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [1:0]address0;
  input \q0_reg[0]_3 ;
  input [0:0]\q0_reg[0]_4 ;
  input ap_clk;

  wire [1:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_28_q0;
  wire \q0[0]_i_1__26_n_3 ;
  wire \q0[0]_i_2__25_n_3 ;
  wire \q0[0]_i_3__22_n_3 ;
  wire \q0[0]_i_4__115_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;

  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \q0[0]_i_1__26 
       (.I0(\q0[0]_i_2__25_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0[0]_i_3__22_n_3 ),
        .I3(Q[1]),
        .I4(\q0[0]_i_4__115_n_3 ),
        .I5(Q[0]),
        .O(\q0[0]_i_1__26_n_3 ));
  LUT6 #(
    .INIT(64'h8040000000411000)) 
    \q0[0]_i_2__25 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_1 ),
        .I2(address0[1]),
        .I3(address0[0]),
        .I4(\q0_reg[0]_3 ),
        .I5(Q[0]),
        .O(\q0[0]_i_2__25_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \q0[0]_i_3__22 
       (.I0(\q0_reg[0]_1 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_2 ),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_3__22_n_3 ));
  LUT6 #(
    .INIT(64'h2080080800004000)) 
    \q0[0]_i_4__115 
       (.I0(\q0_reg[0]_0 ),
        .I1(address0[1]),
        .I2(address0[0]),
        .I3(\q0_reg[0]_3 ),
        .I4(\q0_reg[0]_1 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_4__115_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_4 ),
        .D(\q0[0]_i_1__26_n_3 ),
        .Q(p_ZL14storage_matrix_28_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R
   (p_ZL14storage_matrix_29_q0,
    address0,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_29_q0;
  input [1:0]address0;
  input [5:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_29_q0;
  wire \q0[0]_i_1__35_n_3 ;
  wire \q0[0]_i_2__34_n_3 ;
  wire \q0[0]_i_3__30_n_3 ;
  wire \q0[0]_i_4__144_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hF0F04444FF004444)) 
    \q0[0]_i_1__35 
       (.I0(address0[0]),
        .I1(\q0[0]_i_2__34_n_3 ),
        .I2(\q0[0]_i_3__30_n_3 ),
        .I3(\q0[0]_i_4__144_n_3 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\q0[0]_i_1__35_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \q0[0]_i_2__34 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(address0[1]),
        .O(\q0[0]_i_2__34_n_3 ));
  LUT6 #(
    .INIT(64'h0A02000000000020)) 
    \q0[0]_i_3__30 
       (.I0(address0[1]),
        .I1(Q[3]),
        .I2(address0[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\q0[0]_i_3__30_n_3 ));
  LUT6 #(
    .INIT(64'h0100000100000040)) 
    \q0[0]_i_4__144 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(Q[4]),
        .O(\q0[0]_i_4__144_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[0]_i_1__35_n_3 ),
        .Q(p_ZL14storage_matrix_29_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R
   (p_ZL14storage_matrix_2_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__52_0 ,
    \q0_reg[0]_i_2__52_1 ,
    \q0_reg[0]_i_2__52_2 ,
    \q0_reg[0]_i_2__52_3 ,
    \q0_reg[0]_i_2__52_4 ,
    \q0_reg[0]_i_2__52_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_2_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__52_0 ;
  input \q0_reg[0]_i_2__52_1 ;
  input \q0_reg[0]_i_2__52_2 ;
  input \q0_reg[0]_i_2__52_3 ;
  input \q0_reg[0]_i_2__52_4 ;
  input \q0_reg[0]_i_2__52_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_2_q0;
  wire \q0[0]_i_4__58_n_3 ;
  wire \q0[0]_i_5__52_n_3 ;
  wire \q0[0]_i_6__52_n_3 ;
  wire \q0[0]_i_7__52_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__52_n_3 ;
  wire \q0_reg[0]_i_2__52_0 ;
  wire \q0_reg[0]_i_2__52_1 ;
  wire \q0_reg[0]_i_2__52_2 ;
  wire \q0_reg[0]_i_2__52_3 ;
  wire \q0_reg[0]_i_2__52_4 ;
  wire \q0_reg[0]_i_2__52_5 ;
  wire \q0_reg[0]_i_2__52_n_3 ;
  wire \q0_reg[0]_i_3__52_n_3 ;

  LUT6 #(
    .INIT(64'h0208212200000200)) 
    \q0[0]_i_4__58 
       (.I0(\q0_reg[0]_i_2__52_0 ),
        .I1(\q0_reg[0]_i_2__52_1 ),
        .I2(\q0_reg[0]_i_2__52_4 ),
        .I3(\q0_reg[0]_i_2__52_3 ),
        .I4(\q0_reg[0]_i_2__52_5 ),
        .I5(\q0_reg[0]_i_2__52_2 ),
        .O(\q0[0]_i_4__58_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000210000)) 
    \q0[0]_i_5__52 
       (.I0(\q0_reg[0]_i_2__52_0 ),
        .I1(\q0_reg[0]_i_2__52_1 ),
        .I2(\q0_reg[0]_i_2__52_3 ),
        .I3(\q0_reg[0]_i_2__52_4 ),
        .I4(\q0_reg[0]_i_2__52_5 ),
        .I5(\q0_reg[0]_i_2__52_2 ),
        .O(\q0[0]_i_5__52_n_3 ));
  LUT6 #(
    .INIT(64'h0080010800004000)) 
    \q0[0]_i_6__52 
       (.I0(\q0_reg[0]_i_2__52_0 ),
        .I1(\q0_reg[0]_i_2__52_2 ),
        .I2(\q0_reg[0]_i_2__52_5 ),
        .I3(\q0_reg[0]_i_2__52_4 ),
        .I4(\q0_reg[0]_i_2__52_3 ),
        .I5(\q0_reg[0]_i_2__52_1 ),
        .O(\q0[0]_i_6__52_n_3 ));
  LUT6 #(
    .INIT(64'h004080C005800000)) 
    \q0[0]_i_7__52 
       (.I0(\q0_reg[0]_i_2__52_0 ),
        .I1(\q0_reg[0]_i_2__52_1 ),
        .I2(\q0_reg[0]_i_2__52_2 ),
        .I3(\q0_reg[0]_i_2__52_3 ),
        .I4(\q0_reg[0]_i_2__52_4 ),
        .I5(\q0_reg[0]_i_2__52_5 ),
        .O(\q0[0]_i_7__52_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__52_n_3 ),
        .Q(p_ZL14storage_matrix_2_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__52 
       (.I0(\q0_reg[0]_i_2__52_n_3 ),
        .I1(\q0_reg[0]_i_3__52_n_3 ),
        .O(\q0_reg[0]_i_1__52_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__52 
       (.I0(\q0[0]_i_4__58_n_3 ),
        .I1(\q0[0]_i_5__52_n_3 ),
        .O(\q0_reg[0]_i_2__52_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__52 
       (.I0(\q0[0]_i_6__52_n_3 ),
        .I1(\q0[0]_i_7__52_n_3 ),
        .O(\q0_reg[0]_i_3__52_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R
   (p_ZL14storage_matrix_30_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__149_0 ,
    \q0_reg[0]_i_2__149_1 ,
    \q0_reg[0]_i_2__149_2 ,
    \q0_reg[0]_i_2__149_3 ,
    \q0_reg[0]_i_2__149_4 ,
    \q0_reg[0]_i_2__149_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_30_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__149_0 ;
  input \q0_reg[0]_i_2__149_1 ;
  input \q0_reg[0]_i_2__149_2 ;
  input \q0_reg[0]_i_2__149_3 ;
  input \q0_reg[0]_i_2__149_4 ;
  input \q0_reg[0]_i_2__149_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_30_q0;
  wire \q0[0]_i_4__175_n_3 ;
  wire \q0[0]_i_5__150_n_3 ;
  wire \q0[0]_i_6__150_n_3 ;
  wire \q0[0]_i_7__149_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__149_n_3 ;
  wire \q0_reg[0]_i_2__149_0 ;
  wire \q0_reg[0]_i_2__149_1 ;
  wire \q0_reg[0]_i_2__149_2 ;
  wire \q0_reg[0]_i_2__149_3 ;
  wire \q0_reg[0]_i_2__149_4 ;
  wire \q0_reg[0]_i_2__149_5 ;
  wire \q0_reg[0]_i_2__149_n_3 ;
  wire \q0_reg[0]_i_3__149_n_3 ;

  LUT6 #(
    .INIT(64'h0020216040000000)) 
    \q0[0]_i_4__175 
       (.I0(\q0_reg[0]_i_2__149_0 ),
        .I1(\q0_reg[0]_i_2__149_1 ),
        .I2(\q0_reg[0]_i_2__149_2 ),
        .I3(\q0_reg[0]_i_2__149_4 ),
        .I4(\q0_reg[0]_i_2__149_5 ),
        .I5(\q0_reg[0]_i_2__149_3 ),
        .O(\q0[0]_i_4__175_n_3 ));
  LUT6 #(
    .INIT(64'h8050002001001000)) 
    \q0[0]_i_5__150 
       (.I0(\q0_reg[0]_i_2__149_0 ),
        .I1(\q0_reg[0]_i_2__149_1 ),
        .I2(\q0_reg[0]_i_2__149_3 ),
        .I3(\q0_reg[0]_i_2__149_5 ),
        .I4(\q0_reg[0]_i_2__149_4 ),
        .I5(\q0_reg[0]_i_2__149_2 ),
        .O(\q0[0]_i_5__150_n_3 ));
  LUT6 #(
    .INIT(64'h4402018000000133)) 
    \q0[0]_i_6__150 
       (.I0(\q0_reg[0]_i_2__149_0 ),
        .I1(\q0_reg[0]_i_2__149_1 ),
        .I2(\q0_reg[0]_i_2__149_2 ),
        .I3(\q0_reg[0]_i_2__149_3 ),
        .I4(\q0_reg[0]_i_2__149_4 ),
        .I5(\q0_reg[0]_i_2__149_5 ),
        .O(\q0[0]_i_6__150_n_3 ));
  LUT6 #(
    .INIT(64'h0000000008000010)) 
    \q0[0]_i_7__149 
       (.I0(\q0_reg[0]_i_2__149_3 ),
        .I1(\q0_reg[0]_i_2__149_5 ),
        .I2(\q0_reg[0]_i_2__149_4 ),
        .I3(\q0_reg[0]_i_2__149_2 ),
        .I4(\q0_reg[0]_i_2__149_1 ),
        .I5(\q0_reg[0]_i_2__149_0 ),
        .O(\q0[0]_i_7__149_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__149_n_3 ),
        .Q(p_ZL14storage_matrix_30_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__149 
       (.I0(\q0_reg[0]_i_2__149_n_3 ),
        .I1(\q0_reg[0]_i_3__149_n_3 ),
        .O(\q0_reg[0]_i_1__149_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__149 
       (.I0(\q0[0]_i_4__175_n_3 ),
        .I1(\q0[0]_i_5__150_n_3 ),
        .O(\q0_reg[0]_i_2__149_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__149 
       (.I0(\q0[0]_i_6__150_n_3 ),
        .I1(\q0[0]_i_7__149_n_3 ),
        .O(\q0_reg[0]_i_3__149_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R
   (p_ZL14storage_matrix_31_q0,
    address0,
    Q,
    \q0_reg[0]_i_3__175_0 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_31_q0;
  input [0:0]address0;
  input [5:0]Q;
  input \q0_reg[0]_i_3__175_0 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_31_q0;
  wire \q0[0]_i_4__207_n_3 ;
  wire \q0[0]_i_5__177_n_3 ;
  wire \q0[0]_i_6__176_n_3 ;
  wire \q0[0]_i_7__175_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__175_n_3 ;
  wire \q0_reg[0]_i_2__175_n_3 ;
  wire \q0_reg[0]_i_3__175_0 ;
  wire \q0_reg[0]_i_3__175_n_3 ;

  LUT6 #(
    .INIT(64'h02420401A0004000)) 
    \q0[0]_i_4__207 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_3__175_0 ),
        .O(\q0[0]_i_4__207_n_3 ));
  LUT6 #(
    .INIT(64'h2000020000410010)) 
    \q0[0]_i_5__177 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\q0_reg[0]_i_3__175_0 ),
        .I5(Q[4]),
        .O(\q0[0]_i_5__177_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000041000)) 
    \q0[0]_i_6__176 
       (.I0(\q0_reg[0]_i_3__175_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\q0[0]_i_6__176_n_3 ));
  LUT6 #(
    .INIT(64'h0002402010000040)) 
    \q0[0]_i_7__175 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_3__175_0 ),
        .O(\q0[0]_i_7__175_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__175_n_3 ),
        .Q(p_ZL14storage_matrix_31_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__175 
       (.I0(\q0_reg[0]_i_2__175_n_3 ),
        .I1(\q0_reg[0]_i_3__175_n_3 ),
        .O(\q0_reg[0]_i_1__175_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_2__175 
       (.I0(\q0[0]_i_4__207_n_3 ),
        .I1(\q0[0]_i_5__177_n_3 ),
        .O(\q0_reg[0]_i_2__175_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__175 
       (.I0(\q0[0]_i_6__176_n_3 ),
        .I1(\q0[0]_i_7__175_n_3 ),
        .O(\q0_reg[0]_i_3__175_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R
   (p_ZL14storage_matrix_32_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__3_0 ,
    \q0_reg[0]_i_3__3_1 ,
    \q0_reg[0]_i_3__3_2 ,
    \q0_reg[0]_i_3__3_3 ,
    \q0_reg[0]_i_3__3_4 ,
    \q0_reg[0]_i_3__3_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_32_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__3_0 ;
  input \q0_reg[0]_i_3__3_1 ;
  input \q0_reg[0]_i_3__3_2 ;
  input \q0_reg[0]_i_3__3_3 ;
  input \q0_reg[0]_i_3__3_4 ;
  input \q0_reg[0]_i_3__3_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_32_q0;
  wire \q0[0]_i_4__3_n_3 ;
  wire \q0[0]_i_5__3_n_3 ;
  wire \q0[0]_i_6__3_n_3 ;
  wire \q0[0]_i_7__3_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__3_n_3 ;
  wire \q0_reg[0]_i_2__3_n_3 ;
  wire \q0_reg[0]_i_3__3_0 ;
  wire \q0_reg[0]_i_3__3_1 ;
  wire \q0_reg[0]_i_3__3_2 ;
  wire \q0_reg[0]_i_3__3_3 ;
  wire \q0_reg[0]_i_3__3_4 ;
  wire \q0_reg[0]_i_3__3_5 ;
  wire \q0_reg[0]_i_3__3_n_3 ;

  LUT6 #(
    .INIT(64'h8000002000000140)) 
    \q0[0]_i_4__3 
       (.I0(\q0_reg[0]_i_3__3_0 ),
        .I1(\q0_reg[0]_i_3__3_5 ),
        .I2(\q0_reg[0]_i_3__3_2 ),
        .I3(\q0_reg[0]_i_3__3_4 ),
        .I4(\q0_reg[0]_i_3__3_3 ),
        .I5(\q0_reg[0]_i_3__3_1 ),
        .O(\q0[0]_i_4__3_n_3 ));
  LUT6 #(
    .INIT(64'h0000200284400000)) 
    \q0[0]_i_5__3 
       (.I0(\q0_reg[0]_i_3__3_0 ),
        .I1(\q0_reg[0]_i_3__3_1 ),
        .I2(\q0_reg[0]_i_3__3_2 ),
        .I3(\q0_reg[0]_i_3__3_3 ),
        .I4(\q0_reg[0]_i_3__3_4 ),
        .I5(\q0_reg[0]_i_3__3_5 ),
        .O(\q0[0]_i_5__3_n_3 ));
  LUT6 #(
    .INIT(64'h0010002000000000)) 
    \q0[0]_i_6__3 
       (.I0(\q0_reg[0]_i_3__3_1 ),
        .I1(\q0_reg[0]_i_3__3_3 ),
        .I2(\q0_reg[0]_i_3__3_4 ),
        .I3(\q0_reg[0]_i_3__3_2 ),
        .I4(\q0_reg[0]_i_3__3_5 ),
        .I5(\q0_reg[0]_i_3__3_0 ),
        .O(\q0[0]_i_6__3_n_3 ));
  LUT6 #(
    .INIT(64'h0200304002020202)) 
    \q0[0]_i_7__3 
       (.I0(\q0_reg[0]_i_3__3_0 ),
        .I1(\q0_reg[0]_i_3__3_5 ),
        .I2(\q0_reg[0]_i_3__3_2 ),
        .I3(\q0_reg[0]_i_3__3_3 ),
        .I4(\q0_reg[0]_i_3__3_4 ),
        .I5(\q0_reg[0]_i_3__3_1 ),
        .O(\q0[0]_i_7__3_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__3_n_3 ),
        .Q(p_ZL14storage_matrix_32_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__3 
       (.I0(\q0_reg[0]_i_2__3_n_3 ),
        .I1(\q0_reg[0]_i_3__3_n_3 ),
        .O(\q0_reg[0]_i_1__3_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__3 
       (.I0(\q0[0]_i_4__3_n_3 ),
        .I1(\q0[0]_i_5__3_n_3 ),
        .O(\q0_reg[0]_i_2__3_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__3 
       (.I0(\q0[0]_i_6__3_n_3 ),
        .I1(\q0[0]_i_7__3_n_3 ),
        .O(\q0_reg[0]_i_3__3_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R
   (p_ZL14storage_matrix_33_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__30_0 ,
    \q0_reg[0]_i_2__30_1 ,
    \q0_reg[0]_i_2__30_2 ,
    \q0_reg[0]_i_2__30_3 ,
    \q0_reg[0]_i_2__30_4 ,
    \q0_reg[0]_i_2__30_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_33_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__30_0 ;
  input \q0_reg[0]_i_2__30_1 ;
  input \q0_reg[0]_i_2__30_2 ;
  input \q0_reg[0]_i_2__30_3 ;
  input \q0_reg[0]_i_2__30_4 ;
  input \q0_reg[0]_i_2__30_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_33_q0;
  wire \q0[0]_i_4__33_n_3 ;
  wire \q0[0]_i_5__30_n_3 ;
  wire \q0[0]_i_6__30_n_3 ;
  wire \q0[0]_i_7__30_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__30_n_3 ;
  wire \q0_reg[0]_i_2__30_0 ;
  wire \q0_reg[0]_i_2__30_1 ;
  wire \q0_reg[0]_i_2__30_2 ;
  wire \q0_reg[0]_i_2__30_3 ;
  wire \q0_reg[0]_i_2__30_4 ;
  wire \q0_reg[0]_i_2__30_5 ;
  wire \q0_reg[0]_i_2__30_n_3 ;
  wire \q0_reg[0]_i_3__30_n_3 ;

  LUT6 #(
    .INIT(64'h8000000000000004)) 
    \q0[0]_i_4__33 
       (.I0(\q0_reg[0]_i_2__30_5 ),
        .I1(\q0_reg[0]_i_2__30_1 ),
        .I2(\q0_reg[0]_i_2__30_2 ),
        .I3(\q0_reg[0]_i_2__30_3 ),
        .I4(\q0_reg[0]_i_2__30_4 ),
        .I5(\q0_reg[0]_i_2__30_0 ),
        .O(\q0[0]_i_4__33_n_3 ));
  LUT6 #(
    .INIT(64'h1000008000000000)) 
    \q0[0]_i_5__30 
       (.I0(\q0_reg[0]_i_2__30_5 ),
        .I1(\q0_reg[0]_i_2__30_1 ),
        .I2(\q0_reg[0]_i_2__30_2 ),
        .I3(\q0_reg[0]_i_2__30_3 ),
        .I4(\q0_reg[0]_i_2__30_4 ),
        .I5(\q0_reg[0]_i_2__30_0 ),
        .O(\q0[0]_i_5__30_n_3 ));
  LUT6 #(
    .INIT(64'h0005001200100000)) 
    \q0[0]_i_6__30 
       (.I0(\q0_reg[0]_i_2__30_5 ),
        .I1(\q0_reg[0]_i_2__30_1 ),
        .I2(\q0_reg[0]_i_2__30_0 ),
        .I3(\q0_reg[0]_i_2__30_3 ),
        .I4(\q0_reg[0]_i_2__30_2 ),
        .I5(\q0_reg[0]_i_2__30_4 ),
        .O(\q0[0]_i_6__30_n_3 ));
  LUT6 #(
    .INIT(64'h0200800800000000)) 
    \q0[0]_i_7__30 
       (.I0(\q0_reg[0]_i_2__30_0 ),
        .I1(\q0_reg[0]_i_2__30_1 ),
        .I2(\q0_reg[0]_i_2__30_2 ),
        .I3(\q0_reg[0]_i_2__30_3 ),
        .I4(\q0_reg[0]_i_2__30_4 ),
        .I5(\q0_reg[0]_i_2__30_5 ),
        .O(\q0[0]_i_7__30_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__30_n_3 ),
        .Q(p_ZL14storage_matrix_33_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__30 
       (.I0(\q0_reg[0]_i_2__30_n_3 ),
        .I1(\q0_reg[0]_i_3__30_n_3 ),
        .O(\q0_reg[0]_i_1__30_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__30 
       (.I0(\q0[0]_i_4__33_n_3 ),
        .I1(\q0[0]_i_5__30_n_3 ),
        .O(\q0_reg[0]_i_2__30_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__30 
       (.I0(\q0[0]_i_6__30_n_3 ),
        .I1(\q0[0]_i_7__30_n_3 ),
        .O(\q0_reg[0]_i_3__30_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R
   (p_ZL14storage_matrix_34_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__55_0 ,
    \q0_reg[0]_i_2__55_1 ,
    \q0_reg[0]_i_2__55_2 ,
    \q0_reg[0]_i_2__55_3 ,
    \q0_reg[0]_i_2__55_4 ,
    \q0_reg[0]_i_2__55_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_34_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__55_0 ;
  input \q0_reg[0]_i_2__55_1 ;
  input \q0_reg[0]_i_2__55_2 ;
  input \q0_reg[0]_i_2__55_3 ;
  input \q0_reg[0]_i_2__55_4 ;
  input \q0_reg[0]_i_2__55_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_34_q0;
  wire \q0[0]_i_4__61_n_3 ;
  wire \q0[0]_i_5__55_n_3 ;
  wire \q0[0]_i_6__55_n_3 ;
  wire \q0[0]_i_7__55_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__55_n_3 ;
  wire \q0_reg[0]_i_2__55_0 ;
  wire \q0_reg[0]_i_2__55_1 ;
  wire \q0_reg[0]_i_2__55_2 ;
  wire \q0_reg[0]_i_2__55_3 ;
  wire \q0_reg[0]_i_2__55_4 ;
  wire \q0_reg[0]_i_2__55_5 ;
  wire \q0_reg[0]_i_2__55_n_3 ;
  wire \q0_reg[0]_i_3__55_n_3 ;

  LUT6 #(
    .INIT(64'h0B20800000000000)) 
    \q0[0]_i_4__61 
       (.I0(\q0_reg[0]_i_2__55_0 ),
        .I1(\q0_reg[0]_i_2__55_1 ),
        .I2(\q0_reg[0]_i_2__55_2 ),
        .I3(\q0_reg[0]_i_2__55_3 ),
        .I4(\q0_reg[0]_i_2__55_4 ),
        .I5(\q0_reg[0]_i_2__55_5 ),
        .O(\q0[0]_i_4__61_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \q0[0]_i_5__55 
       (.I0(\q0_reg[0]_i_2__55_4 ),
        .I1(\q0_reg[0]_i_2__55_3 ),
        .I2(\q0_reg[0]_i_2__55_2 ),
        .I3(\q0_reg[0]_i_2__55_1 ),
        .I4(\q0_reg[0]_i_2__55_0 ),
        .I5(\q0_reg[0]_i_2__55_5 ),
        .O(\q0[0]_i_5__55_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[0]_i_6__55 
       (.I0(\q0_reg[0]_i_2__55_4 ),
        .I1(\q0_reg[0]_i_2__55_3 ),
        .I2(\q0_reg[0]_i_2__55_2 ),
        .I3(\q0_reg[0]_i_2__55_1 ),
        .I4(\q0_reg[0]_i_2__55_0 ),
        .I5(\q0_reg[0]_i_2__55_5 ),
        .O(\q0[0]_i_6__55_n_3 ));
  LUT6 #(
    .INIT(64'h0800008000000030)) 
    \q0[0]_i_7__55 
       (.I0(\q0_reg[0]_i_2__55_1 ),
        .I1(\q0_reg[0]_i_2__55_5 ),
        .I2(\q0_reg[0]_i_2__55_0 ),
        .I3(\q0_reg[0]_i_2__55_2 ),
        .I4(\q0_reg[0]_i_2__55_3 ),
        .I5(\q0_reg[0]_i_2__55_4 ),
        .O(\q0[0]_i_7__55_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__55_n_3 ),
        .Q(p_ZL14storage_matrix_34_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__55 
       (.I0(\q0_reg[0]_i_2__55_n_3 ),
        .I1(\q0_reg[0]_i_3__55_n_3 ),
        .O(\q0_reg[0]_i_1__55_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__55 
       (.I0(\q0[0]_i_4__61_n_3 ),
        .I1(\q0[0]_i_5__55_n_3 ),
        .O(\q0_reg[0]_i_2__55_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__55 
       (.I0(\q0[0]_i_6__55_n_3 ),
        .I1(\q0[0]_i_7__55_n_3 ),
        .O(\q0_reg[0]_i_3__55_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R
   (p_ZL14storage_matrix_35_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__80_0 ,
    \q0_reg[0]_i_3__80_1 ,
    Q,
    \q0_reg[0]_i_3__80_2 ,
    \q0_reg[0]_i_3__80_3 ,
    \q0_reg[0]_i_3__80_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_35_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__80_0 ;
  input \q0_reg[0]_i_3__80_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__80_2 ;
  input \q0_reg[0]_i_3__80_3 ;
  input \q0_reg[0]_i_3__80_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_35_q0;
  wire \q0[0]_i_4__90_n_3 ;
  wire \q0[0]_i_5__80_n_3 ;
  wire \q0[0]_i_6__80_n_3 ;
  wire \q0[0]_i_7__80_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__80_n_3 ;
  wire \q0_reg[0]_i_2__80_n_3 ;
  wire \q0_reg[0]_i_3__80_0 ;
  wire \q0_reg[0]_i_3__80_1 ;
  wire \q0_reg[0]_i_3__80_2 ;
  wire \q0_reg[0]_i_3__80_3 ;
  wire \q0_reg[0]_i_3__80_4 ;
  wire \q0_reg[0]_i_3__80_n_3 ;

  LUT6 #(
    .INIT(64'h0140104000004042)) 
    \q0[0]_i_4__90 
       (.I0(\q0_reg[0]_i_3__80_0 ),
        .I1(\q0_reg[0]_i_3__80_1 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_3__80_2 ),
        .I4(\q0_reg[0]_i_3__80_3 ),
        .I5(\q0_reg[0]_i_3__80_4 ),
        .O(\q0[0]_i_4__90_n_3 ));
  LUT6 #(
    .INIT(64'h0800008000008001)) 
    \q0[0]_i_5__80 
       (.I0(\q0_reg[0]_i_3__80_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_3__80_2 ),
        .I3(\q0_reg[0]_i_3__80_3 ),
        .I4(\q0_reg[0]_i_3__80_4 ),
        .I5(\q0_reg[0]_i_3__80_1 ),
        .O(\q0[0]_i_5__80_n_3 ));
  LUT6 #(
    .INIT(64'h003020C110000000)) 
    \q0[0]_i_6__80 
       (.I0(\q0_reg[0]_i_3__80_0 ),
        .I1(\q0_reg[0]_i_3__80_1 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_3__80_2 ),
        .I4(\q0_reg[0]_i_3__80_3 ),
        .I5(\q0_reg[0]_i_3__80_4 ),
        .O(\q0[0]_i_6__80_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001200000)) 
    \q0[0]_i_7__80 
       (.I0(\q0_reg[0]_i_3__80_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_3__80_3 ),
        .I3(\q0_reg[0]_i_3__80_2 ),
        .I4(\q0_reg[0]_i_3__80_4 ),
        .I5(\q0_reg[0]_i_3__80_1 ),
        .O(\q0[0]_i_7__80_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__80_n_3 ),
        .Q(p_ZL14storage_matrix_35_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__80 
       (.I0(\q0_reg[0]_i_2__80_n_3 ),
        .I1(\q0_reg[0]_i_3__80_n_3 ),
        .O(\q0_reg[0]_i_1__80_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__80 
       (.I0(\q0[0]_i_4__90_n_3 ),
        .I1(\q0[0]_i_5__80_n_3 ),
        .O(\q0_reg[0]_i_2__80_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__80 
       (.I0(\q0[0]_i_6__80_n_3 ),
        .I1(\q0[0]_i_7__80_n_3 ),
        .O(\q0_reg[0]_i_3__80_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R
   (p_ZL14storage_matrix_36_q0,
    Q,
    \q0_reg[0]_i_3__103_0 ,
    \q0_reg[0]_i_3__103_1 ,
    \q0_reg[0]_i_3__103_2 ,
    \q0_reg[0]_i_3__103_3 ,
    \q0_reg[0]_i_3__103_4 ,
    \q0_reg[0]_i_3__103_5 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_36_q0;
  input [1:0]Q;
  input \q0_reg[0]_i_3__103_0 ;
  input \q0_reg[0]_i_3__103_1 ;
  input \q0_reg[0]_i_3__103_2 ;
  input \q0_reg[0]_i_3__103_3 ;
  input \q0_reg[0]_i_3__103_4 ;
  input \q0_reg[0]_i_3__103_5 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_36_q0;
  wire \q0[0]_i_4__116_n_3 ;
  wire \q0[0]_i_5__103_n_3 ;
  wire \q0[0]_i_6__103_n_3 ;
  wire \q0[0]_i_7__103_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__103_n_3 ;
  wire \q0_reg[0]_i_2__103_n_3 ;
  wire \q0_reg[0]_i_3__103_0 ;
  wire \q0_reg[0]_i_3__103_1 ;
  wire \q0_reg[0]_i_3__103_2 ;
  wire \q0_reg[0]_i_3__103_3 ;
  wire \q0_reg[0]_i_3__103_4 ;
  wire \q0_reg[0]_i_3__103_5 ;
  wire \q0_reg[0]_i_3__103_n_3 ;

  LUT6 #(
    .INIT(64'h0011D00410000000)) 
    \q0[0]_i_4__116 
       (.I0(\q0_reg[0]_i_3__103_0 ),
        .I1(\q0_reg[0]_i_3__103_1 ),
        .I2(\q0_reg[0]_i_3__103_3 ),
        .I3(\q0_reg[0]_i_3__103_2 ),
        .I4(\q0_reg[0]_i_3__103_4 ),
        .I5(\q0_reg[0]_i_3__103_5 ),
        .O(\q0[0]_i_4__116_n_3 ));
  LUT6 #(
    .INIT(64'h5000001001100002)) 
    \q0[0]_i_5__103 
       (.I0(\q0_reg[0]_i_3__103_0 ),
        .I1(\q0_reg[0]_i_3__103_1 ),
        .I2(\q0_reg[0]_i_3__103_2 ),
        .I3(\q0_reg[0]_i_3__103_3 ),
        .I4(\q0_reg[0]_i_3__103_4 ),
        .I5(\q0_reg[0]_i_3__103_5 ),
        .O(\q0[0]_i_5__103_n_3 ));
  LUT6 #(
    .INIT(64'h0240800000000000)) 
    \q0[0]_i_6__103 
       (.I0(\q0_reg[0]_i_3__103_2 ),
        .I1(\q0_reg[0]_i_3__103_3 ),
        .I2(\q0_reg[0]_i_3__103_4 ),
        .I3(\q0_reg[0]_i_3__103_5 ),
        .I4(\q0_reg[0]_i_3__103_1 ),
        .I5(\q0_reg[0]_i_3__103_0 ),
        .O(\q0[0]_i_6__103_n_3 ));
  LUT6 #(
    .INIT(64'h0000010002000060)) 
    \q0[0]_i_7__103 
       (.I0(\q0_reg[0]_i_3__103_0 ),
        .I1(\q0_reg[0]_i_3__103_1 ),
        .I2(\q0_reg[0]_i_3__103_5 ),
        .I3(\q0_reg[0]_i_3__103_3 ),
        .I4(\q0_reg[0]_i_3__103_4 ),
        .I5(\q0_reg[0]_i_3__103_2 ),
        .O(\q0[0]_i_7__103_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__103_n_3 ),
        .Q(p_ZL14storage_matrix_36_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__103 
       (.I0(\q0_reg[0]_i_2__103_n_3 ),
        .I1(\q0_reg[0]_i_3__103_n_3 ),
        .O(\q0_reg[0]_i_1__103_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__103 
       (.I0(\q0[0]_i_4__116_n_3 ),
        .I1(\q0[0]_i_5__103_n_3 ),
        .O(\q0_reg[0]_i_2__103_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__103 
       (.I0(\q0[0]_i_6__103_n_3 ),
        .I1(\q0[0]_i_7__103_n_3 ),
        .O(\q0_reg[0]_i_3__103_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R
   (p_ZL14storage_matrix_37_q0,
    Q,
    \q0_reg[0]_i_2__126_0 ,
    \q0_reg[0]_i_2__126_1 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_37_q0;
  input [5:0]Q;
  input \q0_reg[0]_i_2__126_0 ;
  input \q0_reg[0]_i_2__126_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_37_q0;
  wire \q0[0]_i_4__145_n_3 ;
  wire \q0[0]_i_5__127_n_3 ;
  wire \q0[0]_i_6__127_n_3 ;
  wire \q0[0]_i_7__126_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__126_n_3 ;
  wire \q0_reg[0]_i_2__126_0 ;
  wire \q0_reg[0]_i_2__126_1 ;
  wire \q0_reg[0]_i_2__126_n_3 ;
  wire \q0_reg[0]_i_3__126_n_3 ;

  LUT6 #(
    .INIT(64'h00000000C0000100)) 
    \q0[0]_i_4__145 
       (.I0(\q0_reg[0]_i_2__126_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_2__126_1 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__145_n_3 ));
  LUT6 #(
    .INIT(64'h0008000000051000)) 
    \q0[0]_i_5__127 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__126_0 ),
        .I2(\q0_reg[0]_i_2__126_1 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q0[0]_i_5__127_n_3 ));
  LUT6 #(
    .INIT(64'h0100001000000000)) 
    \q0[0]_i_6__127 
       (.I0(\q0_reg[0]_i_2__126_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_2__126_1 ),
        .I5(Q[1]),
        .O(\q0[0]_i_6__127_n_3 ));
  LUT6 #(
    .INIT(64'h0018010000000000)) 
    \q0[0]_i_7__126 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__126_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\q0_reg[0]_i_2__126_1 ),
        .O(\q0[0]_i_7__126_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__126_n_3 ),
        .Q(p_ZL14storage_matrix_37_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__126 
       (.I0(\q0_reg[0]_i_2__126_n_3 ),
        .I1(\q0_reg[0]_i_3__126_n_3 ),
        .O(\q0_reg[0]_i_1__126_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__126 
       (.I0(\q0[0]_i_4__145_n_3 ),
        .I1(\q0[0]_i_5__127_n_3 ),
        .O(\q0_reg[0]_i_2__126_n_3 ),
        .S(Q[5]));
  MUXF7 \q0_reg[0]_i_3__126 
       (.I0(\q0[0]_i_6__127_n_3 ),
        .I1(\q0[0]_i_7__126_n_3 ),
        .O(\q0_reg[0]_i_3__126_n_3 ),
        .S(Q[5]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R
   (p_ZL14storage_matrix_38_q0,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__150_0 ,
    \q0_reg[0]_i_3__150_1 ,
    \q0_reg[0]_i_3__150_2 ,
    \q0_reg[0]_i_3__150_3 ,
    \q0_reg[0]_i_3__150_4 ,
    \q0_reg[0]_i_3__150_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_38_q0;
  input [0:0]address0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__150_0 ;
  input \q0_reg[0]_i_3__150_1 ;
  input \q0_reg[0]_i_3__150_2 ;
  input \q0_reg[0]_i_3__150_3 ;
  input \q0_reg[0]_i_3__150_4 ;
  input \q0_reg[0]_i_3__150_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_38_q0;
  wire \q0[0]_i_4__176_n_3 ;
  wire \q0[0]_i_5__151_n_3 ;
  wire \q0[0]_i_6__151_n_3 ;
  wire \q0[0]_i_7__150_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__150_n_3 ;
  wire \q0_reg[0]_i_2__150_n_3 ;
  wire \q0_reg[0]_i_3__150_0 ;
  wire \q0_reg[0]_i_3__150_1 ;
  wire \q0_reg[0]_i_3__150_2 ;
  wire \q0_reg[0]_i_3__150_3 ;
  wire \q0_reg[0]_i_3__150_4 ;
  wire \q0_reg[0]_i_3__150_5 ;
  wire \q0_reg[0]_i_3__150_n_3 ;

  LUT6 #(
    .INIT(64'h4004000000000020)) 
    \q0[0]_i_4__176 
       (.I0(\q0_reg[0]_i_3__150_0 ),
        .I1(\q0_reg[0]_i_3__150_1 ),
        .I2(\q0_reg[0]_i_3__150_2 ),
        .I3(\q0_reg[0]_i_3__150_3 ),
        .I4(\q0_reg[0]_i_3__150_4 ),
        .I5(\q0_reg[0]_i_3__150_5 ),
        .O(\q0[0]_i_4__176_n_3 ));
  LUT6 #(
    .INIT(64'h8002604000110B80)) 
    \q0[0]_i_5__151 
       (.I0(\q0_reg[0]_i_3__150_0 ),
        .I1(\q0_reg[0]_i_3__150_5 ),
        .I2(\q0_reg[0]_i_3__150_2 ),
        .I3(\q0_reg[0]_i_3__150_1 ),
        .I4(\q0_reg[0]_i_3__150_3 ),
        .I5(\q0_reg[0]_i_3__150_4 ),
        .O(\q0[0]_i_5__151_n_3 ));
  LUT6 #(
    .INIT(64'h000001000C000000)) 
    \q0[0]_i_6__151 
       (.I0(\q0_reg[0]_i_3__150_0 ),
        .I1(\q0_reg[0]_i_3__150_5 ),
        .I2(\q0_reg[0]_i_3__150_4 ),
        .I3(\q0_reg[0]_i_3__150_2 ),
        .I4(\q0_reg[0]_i_3__150_3 ),
        .I5(\q0_reg[0]_i_3__150_1 ),
        .O(\q0[0]_i_6__151_n_3 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_7__150 
       (.I0(\q0_reg[0]_i_3__150_1 ),
        .I1(\q0_reg[0]_i_3__150_2 ),
        .I2(\q0_reg[0]_i_3__150_3 ),
        .I3(\q0_reg[0]_i_3__150_4 ),
        .I4(\q0_reg[0]_i_3__150_5 ),
        .O(\q0[0]_i_7__150_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__150_n_3 ),
        .Q(p_ZL14storage_matrix_38_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__150 
       (.I0(\q0_reg[0]_i_2__150_n_3 ),
        .I1(\q0_reg[0]_i_3__150_n_3 ),
        .O(\q0_reg[0]_i_1__150_n_3 ),
        .S(address0));
  MUXF7 \q0_reg[0]_i_2__150 
       (.I0(\q0[0]_i_4__176_n_3 ),
        .I1(\q0[0]_i_5__151_n_3 ),
        .O(\q0_reg[0]_i_2__150_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__150 
       (.I0(\q0[0]_i_6__151_n_3 ),
        .I1(\q0[0]_i_7__150_n_3 ),
        .O(\q0_reg[0]_i_3__150_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R
   (p_ZL14storage_matrix_39_q0,
    Q,
    \q0_reg[0]_i_2__176_0 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_39_q0;
  input [6:0]Q;
  input \q0_reg[0]_i_2__176_0 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [6:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_39_q0;
  wire \q0[0]_i_4__208_n_3 ;
  wire \q0[0]_i_5__178_n_3 ;
  wire \q0[0]_i_6__177_n_3 ;
  wire \q0[0]_i_7__176_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__176_n_3 ;
  wire \q0_reg[0]_i_2__176_0 ;
  wire \q0_reg[0]_i_2__176_n_3 ;
  wire \q0_reg[0]_i_3__176_n_3 ;

  LUT6 #(
    .INIT(64'h0002000002000100)) 
    \q0[0]_i_4__208 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_2__176_0 ),
        .O(\q0[0]_i_4__208_n_3 ));
  LUT6 #(
    .INIT(64'h0000090040000000)) 
    \q0[0]_i_5__178 
       (.I0(Q[4]),
        .I1(\q0_reg[0]_i_2__176_0 ),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\q0[0]_i_5__178_n_3 ));
  LUT6 #(
    .INIT(64'h2860102008000000)) 
    \q0[0]_i_6__177 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_2__176_0 ),
        .O(\q0[0]_i_6__177_n_3 ));
  LUT6 #(
    .INIT(64'h0000010000000020)) 
    \q0[0]_i_7__176 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_2__176_0 ),
        .O(\q0[0]_i_7__176_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__176_n_3 ),
        .Q(p_ZL14storage_matrix_39_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__176 
       (.I0(\q0_reg[0]_i_2__176_n_3 ),
        .I1(\q0_reg[0]_i_3__176_n_3 ),
        .O(\q0_reg[0]_i_1__176_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__176 
       (.I0(\q0[0]_i_4__208_n_3 ),
        .I1(\q0[0]_i_5__178_n_3 ),
        .O(\q0_reg[0]_i_2__176_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__176 
       (.I0(\q0[0]_i_6__177_n_3 ),
        .I1(\q0[0]_i_7__176_n_3 ),
        .O(\q0_reg[0]_i_3__176_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R
   (p_ZL14storage_matrix_3_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__77_0 ,
    \q0_reg[0]_i_2__77_1 ,
    Q,
    \q0_reg[0]_i_2__77_2 ,
    \q0_reg[0]_i_2__77_3 ,
    \q0_reg[0]_i_2__77_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_3_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__77_0 ;
  input \q0_reg[0]_i_2__77_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__77_2 ;
  input \q0_reg[0]_i_2__77_3 ;
  input \q0_reg[0]_i_2__77_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_3_q0;
  wire \q0[0]_i_4__86_n_3 ;
  wire \q0[0]_i_5__77_n_3 ;
  wire \q0[0]_i_6__77_n_3 ;
  wire \q0[0]_i_7__77_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__77_n_3 ;
  wire \q0_reg[0]_i_2__77_0 ;
  wire \q0_reg[0]_i_2__77_1 ;
  wire \q0_reg[0]_i_2__77_2 ;
  wire \q0_reg[0]_i_2__77_3 ;
  wire \q0_reg[0]_i_2__77_4 ;
  wire \q0_reg[0]_i_2__77_n_3 ;
  wire \q0_reg[0]_i_3__77_n_3 ;

  LUT6 #(
    .INIT(64'h0030484003000000)) 
    \q0[0]_i_4__86 
       (.I0(\q0_reg[0]_i_2__77_4 ),
        .I1(\q0_reg[0]_i_2__77_0 ),
        .I2(\q0_reg[0]_i_2__77_1 ),
        .I3(\q0_reg[0]_i_2__77_3 ),
        .I4(\q0_reg[0]_i_2__77_2 ),
        .I5(Q),
        .O(\q0[0]_i_4__86_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \q0[0]_i_5__77 
       (.I0(\q0_reg[0]_i_2__77_1 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__77_2 ),
        .I3(\q0_reg[0]_i_2__77_3 ),
        .I4(\q0_reg[0]_i_2__77_4 ),
        .I5(\q0_reg[0]_i_2__77_0 ),
        .O(\q0[0]_i_5__77_n_3 ));
  LUT6 #(
    .INIT(64'h400004001220C800)) 
    \q0[0]_i_6__77 
       (.I0(\q0_reg[0]_i_2__77_0 ),
        .I1(\q0_reg[0]_i_2__77_1 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_2__77_2 ),
        .I4(\q0_reg[0]_i_2__77_3 ),
        .I5(\q0_reg[0]_i_2__77_4 ),
        .O(\q0[0]_i_6__77_n_3 ));
  LUT6 #(
    .INIT(64'h2040000D00008000)) 
    \q0[0]_i_7__77 
       (.I0(\q0_reg[0]_i_2__77_0 ),
        .I1(\q0_reg[0]_i_2__77_3 ),
        .I2(\q0_reg[0]_i_2__77_1 ),
        .I3(Q),
        .I4(\q0_reg[0]_i_2__77_2 ),
        .I5(\q0_reg[0]_i_2__77_4 ),
        .O(\q0[0]_i_7__77_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__77_n_3 ),
        .Q(p_ZL14storage_matrix_3_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__77 
       (.I0(\q0_reg[0]_i_2__77_n_3 ),
        .I1(\q0_reg[0]_i_3__77_n_3 ),
        .O(\q0_reg[0]_i_1__77_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__77 
       (.I0(\q0[0]_i_4__86_n_3 ),
        .I1(\q0[0]_i_5__77_n_3 ),
        .O(\q0_reg[0]_i_2__77_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__77 
       (.I0(\q0[0]_i_6__77_n_3 ),
        .I1(\q0[0]_i_7__77_n_3 ),
        .O(\q0_reg[0]_i_3__77_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    address0,
    \q0_reg[0]_6 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [1:0]address0;
  input \q0_reg[0]_6 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[0]_i_2_n_3 ;
  wire \q0[0]_i_3_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT6 #(
    .INIT(64'h4430440044004400)) 
    \q0[0]_i_1 
       (.I0(\q0[0]_i_2_n_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0[0]_i_3_n_3 ),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_3 ),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDFFFFFEFD7EFFFFF)) 
    \q0[0]_i_2 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_5 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_4 ),
        .I4(address0[1]),
        .I5(\q0_reg[0]_6 ),
        .O(\q0[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8014)) 
    \q0[0]_i_3 
       (.I0(\q0_reg[0]_5 ),
        .I1(address0[1]),
        .I2(\q0_reg[0]_6 ),
        .I3(address0[0]),
        .O(\q0[0]_i_3_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R
   (p_ZL14storage_matrix_41_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__31_0 ,
    \q0_reg[0]_i_2__31_1 ,
    \q0_reg[0]_i_2__31_2 ,
    \q0_reg[0]_i_2__31_3 ,
    \q0_reg[0]_i_2__31_4 ,
    \q0_reg[0]_i_2__31_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_41_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__31_0 ;
  input \q0_reg[0]_i_2__31_1 ;
  input \q0_reg[0]_i_2__31_2 ;
  input \q0_reg[0]_i_2__31_3 ;
  input \q0_reg[0]_i_2__31_4 ;
  input \q0_reg[0]_i_2__31_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_41_q0;
  wire \q0[0]_i_4__34_n_3 ;
  wire \q0[0]_i_5__31_n_3 ;
  wire \q0[0]_i_6__31_n_3 ;
  wire \q0[0]_i_7__31_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__31_n_3 ;
  wire \q0_reg[0]_i_2__31_0 ;
  wire \q0_reg[0]_i_2__31_1 ;
  wire \q0_reg[0]_i_2__31_2 ;
  wire \q0_reg[0]_i_2__31_3 ;
  wire \q0_reg[0]_i_2__31_4 ;
  wire \q0_reg[0]_i_2__31_5 ;
  wire \q0_reg[0]_i_2__31_n_3 ;
  wire \q0_reg[0]_i_3__31_n_3 ;

  LUT6 #(
    .INIT(64'h0080800000404024)) 
    \q0[0]_i_4__34 
       (.I0(\q0_reg[0]_i_2__31_0 ),
        .I1(\q0_reg[0]_i_2__31_2 ),
        .I2(\q0_reg[0]_i_2__31_5 ),
        .I3(\q0_reg[0]_i_2__31_3 ),
        .I4(\q0_reg[0]_i_2__31_4 ),
        .I5(\q0_reg[0]_i_2__31_1 ),
        .O(\q0[0]_i_4__34_n_3 ));
  LUT6 #(
    .INIT(64'h0880044001021683)) 
    \q0[0]_i_5__31 
       (.I0(\q0_reg[0]_i_2__31_0 ),
        .I1(\q0_reg[0]_i_2__31_1 ),
        .I2(\q0_reg[0]_i_2__31_2 ),
        .I3(\q0_reg[0]_i_2__31_3 ),
        .I4(\q0_reg[0]_i_2__31_4 ),
        .I5(\q0_reg[0]_i_2__31_5 ),
        .O(\q0[0]_i_5__31_n_3 ));
  LUT6 #(
    .INIT(64'h4404050000088000)) 
    \q0[0]_i_6__31 
       (.I0(\q0_reg[0]_i_2__31_0 ),
        .I1(\q0_reg[0]_i_2__31_1 ),
        .I2(\q0_reg[0]_i_2__31_5 ),
        .I3(\q0_reg[0]_i_2__31_3 ),
        .I4(\q0_reg[0]_i_2__31_4 ),
        .I5(\q0_reg[0]_i_2__31_2 ),
        .O(\q0[0]_i_6__31_n_3 ));
  LUT6 #(
    .INIT(64'h0801044028000000)) 
    \q0[0]_i_7__31 
       (.I0(\q0_reg[0]_i_2__31_0 ),
        .I1(\q0_reg[0]_i_2__31_5 ),
        .I2(\q0_reg[0]_i_2__31_4 ),
        .I3(\q0_reg[0]_i_2__31_3 ),
        .I4(\q0_reg[0]_i_2__31_2 ),
        .I5(\q0_reg[0]_i_2__31_1 ),
        .O(\q0[0]_i_7__31_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__31_n_3 ),
        .Q(p_ZL14storage_matrix_41_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__31 
       (.I0(\q0_reg[0]_i_2__31_n_3 ),
        .I1(\q0_reg[0]_i_3__31_n_3 ),
        .O(\q0_reg[0]_i_1__31_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__31 
       (.I0(\q0[0]_i_4__34_n_3 ),
        .I1(\q0[0]_i_5__31_n_3 ),
        .O(\q0_reg[0]_i_2__31_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__31 
       (.I0(\q0[0]_i_6__31_n_3 ),
        .I1(\q0[0]_i_7__31_n_3 ),
        .O(\q0_reg[0]_i_3__31_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R
   (p_ZL14storage_matrix_42_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__56_0 ,
    \q0_reg[0]_i_3__56_1 ,
    \q0_reg[0]_i_3__56_2 ,
    \q0_reg[0]_i_3__56_3 ,
    \q0_reg[0]_i_3__56_4 ,
    \q0_reg[0]_i_3__56_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_42_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__56_0 ;
  input \q0_reg[0]_i_3__56_1 ;
  input \q0_reg[0]_i_3__56_2 ;
  input \q0_reg[0]_i_3__56_3 ;
  input \q0_reg[0]_i_3__56_4 ;
  input \q0_reg[0]_i_3__56_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_42_q0;
  wire \q0[0]_i_4__62_n_3 ;
  wire \q0[0]_i_5__56_n_3 ;
  wire \q0[0]_i_6__56_n_3 ;
  wire \q0[0]_i_7__56_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__56_n_3 ;
  wire \q0_reg[0]_i_2__56_n_3 ;
  wire \q0_reg[0]_i_3__56_0 ;
  wire \q0_reg[0]_i_3__56_1 ;
  wire \q0_reg[0]_i_3__56_2 ;
  wire \q0_reg[0]_i_3__56_3 ;
  wire \q0_reg[0]_i_3__56_4 ;
  wire \q0_reg[0]_i_3__56_5 ;
  wire \q0_reg[0]_i_3__56_n_3 ;

  LUT6 #(
    .INIT(64'hA000008000000600)) 
    \q0[0]_i_4__62 
       (.I0(\q0_reg[0]_i_3__56_0 ),
        .I1(\q0_reg[0]_i_3__56_4 ),
        .I2(\q0_reg[0]_i_3__56_3 ),
        .I3(\q0_reg[0]_i_3__56_1 ),
        .I4(\q0_reg[0]_i_3__56_2 ),
        .I5(\q0_reg[0]_i_3__56_5 ),
        .O(\q0[0]_i_4__62_n_3 ));
  LUT6 #(
    .INIT(64'h2000000002118141)) 
    \q0[0]_i_5__56 
       (.I0(\q0_reg[0]_i_3__56_0 ),
        .I1(\q0_reg[0]_i_3__56_1 ),
        .I2(\q0_reg[0]_i_3__56_2 ),
        .I3(\q0_reg[0]_i_3__56_3 ),
        .I4(\q0_reg[0]_i_3__56_4 ),
        .I5(\q0_reg[0]_i_3__56_5 ),
        .O(\q0[0]_i_5__56_n_3 ));
  LUT6 #(
    .INIT(64'h6800040000800000)) 
    \q0[0]_i_6__56 
       (.I0(\q0_reg[0]_i_3__56_0 ),
        .I1(\q0_reg[0]_i_3__56_4 ),
        .I2(\q0_reg[0]_i_3__56_2 ),
        .I3(\q0_reg[0]_i_3__56_1 ),
        .I4(\q0_reg[0]_i_3__56_3 ),
        .I5(\q0_reg[0]_i_3__56_5 ),
        .O(\q0[0]_i_6__56_n_3 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \q0[0]_i_7__56 
       (.I0(\q0_reg[0]_i_3__56_5 ),
        .I1(\q0_reg[0]_i_3__56_2 ),
        .I2(\q0_reg[0]_i_3__56_1 ),
        .I3(\q0_reg[0]_i_3__56_3 ),
        .I4(\q0_reg[0]_i_3__56_4 ),
        .I5(\q0_reg[0]_i_3__56_0 ),
        .O(\q0[0]_i_7__56_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__56_n_3 ),
        .Q(p_ZL14storage_matrix_42_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__56 
       (.I0(\q0_reg[0]_i_2__56_n_3 ),
        .I1(\q0_reg[0]_i_3__56_n_3 ),
        .O(\q0_reg[0]_i_1__56_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__56 
       (.I0(\q0[0]_i_4__62_n_3 ),
        .I1(\q0[0]_i_5__56_n_3 ),
        .O(\q0_reg[0]_i_2__56_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__56 
       (.I0(\q0[0]_i_6__56_n_3 ),
        .I1(\q0[0]_i_7__56_n_3 ),
        .O(\q0_reg[0]_i_3__56_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R
   (p_ZL14storage_matrix_43_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__81_0 ,
    \q0_reg[0]_i_3__81_1 ,
    Q,
    \q0_reg[0]_i_3__81_2 ,
    \q0_reg[0]_i_3__81_3 ,
    \q0_reg[0]_i_3__81_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_43_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__81_0 ;
  input \q0_reg[0]_i_3__81_1 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__81_2 ;
  input \q0_reg[0]_i_3__81_3 ;
  input \q0_reg[0]_i_3__81_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_43_q0;
  wire \q0[0]_i_4__91_n_3 ;
  wire \q0[0]_i_5__81_n_3 ;
  wire \q0[0]_i_6__81_n_3 ;
  wire \q0[0]_i_7__81_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__81_n_3 ;
  wire \q0_reg[0]_i_2__81_n_3 ;
  wire \q0_reg[0]_i_3__81_0 ;
  wire \q0_reg[0]_i_3__81_1 ;
  wire \q0_reg[0]_i_3__81_2 ;
  wire \q0_reg[0]_i_3__81_3 ;
  wire \q0_reg[0]_i_3__81_4 ;
  wire \q0_reg[0]_i_3__81_n_3 ;

  LUT6 #(
    .INIT(64'h000880000000C000)) 
    \q0[0]_i_4__91 
       (.I0(\q0_reg[0]_i_3__81_0 ),
        .I1(\q0_reg[0]_i_3__81_1 ),
        .I2(\q0_reg[0]_i_3__81_2 ),
        .I3(Q),
        .I4(\q0_reg[0]_i_3__81_3 ),
        .I5(\q0_reg[0]_i_3__81_4 ),
        .O(\q0[0]_i_4__91_n_3 ));
  LUT6 #(
    .INIT(64'h4080400000100001)) 
    \q0[0]_i_5__81 
       (.I0(\q0_reg[0]_i_3__81_0 ),
        .I1(\q0_reg[0]_i_3__81_4 ),
        .I2(\q0_reg[0]_i_3__81_1 ),
        .I3(\q0_reg[0]_i_3__81_2 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_3__81_3 ),
        .O(\q0[0]_i_5__81_n_3 ));
  LUT6 #(
    .INIT(64'h0020400A02000005)) 
    \q0[0]_i_6__81 
       (.I0(\q0_reg[0]_i_3__81_0 ),
        .I1(\q0_reg[0]_i_3__81_2 ),
        .I2(\q0_reg[0]_i_3__81_4 ),
        .I3(\q0_reg[0]_i_3__81_3 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_3__81_1 ),
        .O(\q0[0]_i_6__81_n_3 ));
  LUT6 #(
    .INIT(64'h0800090002008202)) 
    \q0[0]_i_7__81 
       (.I0(\q0_reg[0]_i_3__81_0 ),
        .I1(\q0_reg[0]_i_3__81_1 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_3__81_2 ),
        .I4(\q0_reg[0]_i_3__81_3 ),
        .I5(\q0_reg[0]_i_3__81_4 ),
        .O(\q0[0]_i_7__81_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__81_n_3 ),
        .Q(p_ZL14storage_matrix_43_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__81 
       (.I0(\q0_reg[0]_i_2__81_n_3 ),
        .I1(\q0_reg[0]_i_3__81_n_3 ),
        .O(\q0_reg[0]_i_1__81_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__81 
       (.I0(\q0[0]_i_4__91_n_3 ),
        .I1(\q0[0]_i_5__81_n_3 ),
        .O(\q0_reg[0]_i_2__81_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__81 
       (.I0(\q0[0]_i_6__81_n_3 ),
        .I1(\q0[0]_i_7__81_n_3 ),
        .O(\q0_reg[0]_i_3__81_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    address0,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [1:0]\q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [1:0]address0;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__27_n_3 ;
  wire \q0[0]_i_2__26_n_3 ;
  wire \q0[0]_i_3__23_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [1:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT4 #(
    .INIT(16'h02A2)) 
    \q0[0]_i_1__27 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0[0]_i_2__26_n_3 ),
        .I2(\q0_reg[0]_2 [0]),
        .I3(\q0[0]_i_3__23_n_3 ),
        .O(\q0[0]_i_1__27_n_3 ));
  LUT6 #(
    .INIT(64'hB7FFFFDAFFFFFFEF)) 
    \q0[0]_i_2__26 
       (.I0(\q0_reg[0]_2 [1]),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(address0[0]),
        .I4(\q0_reg[0]_5 ),
        .I5(address0[1]),
        .O(\q0[0]_i_2__26_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFF7FFFF)) 
    \q0[0]_i_3__23 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_5 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_2 [1]),
        .O(\q0[0]_i_3__23_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__27_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R
   (p_ZL14storage_matrix_45_q0,
    Q,
    \q0_reg[0]_i_3__127_0 ,
    \q0_reg[0]_i_3__127_1 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_45_q0;
  input [5:0]Q;
  input \q0_reg[0]_i_3__127_0 ;
  input \q0_reg[0]_i_3__127_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_45_q0;
  wire \q0[0]_i_4__146_n_3 ;
  wire \q0[0]_i_5__128_n_3 ;
  wire \q0[0]_i_6__128_n_3 ;
  wire \q0[0]_i_7__127_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__127_n_3 ;
  wire \q0_reg[0]_i_2__127_n_3 ;
  wire \q0_reg[0]_i_3__127_0 ;
  wire \q0_reg[0]_i_3__127_1 ;
  wire \q0_reg[0]_i_3__127_n_3 ;

  LUT6 #(
    .INIT(64'h10000A0040800013)) 
    \q0[0]_i_4__146 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\q0_reg[0]_i_3__127_0 ),
        .I5(\q0_reg[0]_i_3__127_1 ),
        .O(\q0[0]_i_4__146_n_3 ));
  LUT6 #(
    .INIT(64'h10000800A0010402)) 
    \q0[0]_i_5__128 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\q0_reg[0]_i_3__127_0 ),
        .I5(\q0_reg[0]_i_3__127_1 ),
        .O(\q0[0]_i_5__128_n_3 ));
  LUT6 #(
    .INIT(64'h0000000018040080)) 
    \q0[0]_i_6__128 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\q0_reg[0]_i_3__127_0 ),
        .I3(\q0_reg[0]_i_3__127_1 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\q0[0]_i_6__128_n_3 ));
  LUT6 #(
    .INIT(64'h0808000024215100)) 
    \q0[0]_i_7__127 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\q0_reg[0]_i_3__127_1 ),
        .I4(Q[3]),
        .I5(\q0_reg[0]_i_3__127_0 ),
        .O(\q0[0]_i_7__127_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__127_n_3 ),
        .Q(p_ZL14storage_matrix_45_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__127 
       (.I0(\q0_reg[0]_i_2__127_n_3 ),
        .I1(\q0_reg[0]_i_3__127_n_3 ),
        .O(\q0_reg[0]_i_1__127_n_3 ),
        .S(Q[2]));
  MUXF7 \q0_reg[0]_i_2__127 
       (.I0(\q0[0]_i_4__146_n_3 ),
        .I1(\q0[0]_i_5__128_n_3 ),
        .O(\q0_reg[0]_i_2__127_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__127 
       (.I0(\q0[0]_i_6__128_n_3 ),
        .I1(\q0[0]_i_7__127_n_3 ),
        .O(\q0_reg[0]_i_3__127_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R
   (p_ZL14storage_matrix_46_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__151_0 ,
    \q0_reg[0]_i_2__151_1 ,
    \q0_reg[0]_i_2__151_2 ,
    \q0_reg[0]_i_2__151_3 ,
    \q0_reg[0]_i_2__151_4 ,
    \q0_reg[0]_i_2__151_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_46_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__151_0 ;
  input \q0_reg[0]_i_2__151_1 ;
  input \q0_reg[0]_i_2__151_2 ;
  input \q0_reg[0]_i_2__151_3 ;
  input \q0_reg[0]_i_2__151_4 ;
  input \q0_reg[0]_i_2__151_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_46_q0;
  wire \q0[0]_i_4__177_n_3 ;
  wire \q0[0]_i_5__152_n_3 ;
  wire \q0[0]_i_6__152_n_3 ;
  wire \q0[0]_i_7__151_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__151_n_3 ;
  wire \q0_reg[0]_i_2__151_0 ;
  wire \q0_reg[0]_i_2__151_1 ;
  wire \q0_reg[0]_i_2__151_2 ;
  wire \q0_reg[0]_i_2__151_3 ;
  wire \q0_reg[0]_i_2__151_4 ;
  wire \q0_reg[0]_i_2__151_5 ;
  wire \q0_reg[0]_i_2__151_n_3 ;
  wire \q0_reg[0]_i_3__151_n_3 ;

  LUT6 #(
    .INIT(64'h0000830800800800)) 
    \q0[0]_i_4__177 
       (.I0(\q0_reg[0]_i_2__151_1 ),
        .I1(\q0_reg[0]_i_2__151_0 ),
        .I2(\q0_reg[0]_i_2__151_2 ),
        .I3(\q0_reg[0]_i_2__151_3 ),
        .I4(\q0_reg[0]_i_2__151_4 ),
        .I5(\q0_reg[0]_i_2__151_5 ),
        .O(\q0[0]_i_4__177_n_3 ));
  LUT6 #(
    .INIT(64'h0082240408044009)) 
    \q0[0]_i_5__152 
       (.I0(\q0_reg[0]_i_2__151_0 ),
        .I1(\q0_reg[0]_i_2__151_1 ),
        .I2(\q0_reg[0]_i_2__151_2 ),
        .I3(\q0_reg[0]_i_2__151_3 ),
        .I4(\q0_reg[0]_i_2__151_4 ),
        .I5(\q0_reg[0]_i_2__151_5 ),
        .O(\q0[0]_i_5__152_n_3 ));
  LUT6 #(
    .INIT(64'h04C0080100020000)) 
    \q0[0]_i_6__152 
       (.I0(\q0_reg[0]_i_2__151_0 ),
        .I1(\q0_reg[0]_i_2__151_1 ),
        .I2(\q0_reg[0]_i_2__151_2 ),
        .I3(\q0_reg[0]_i_2__151_3 ),
        .I4(\q0_reg[0]_i_2__151_4 ),
        .I5(\q0_reg[0]_i_2__151_5 ),
        .O(\q0[0]_i_6__152_n_3 ));
  LUT6 #(
    .INIT(64'h1804200000015008)) 
    \q0[0]_i_7__151 
       (.I0(\q0_reg[0]_i_2__151_0 ),
        .I1(\q0_reg[0]_i_2__151_1 ),
        .I2(\q0_reg[0]_i_2__151_5 ),
        .I3(\q0_reg[0]_i_2__151_4 ),
        .I4(\q0_reg[0]_i_2__151_3 ),
        .I5(\q0_reg[0]_i_2__151_2 ),
        .O(\q0[0]_i_7__151_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__151_n_3 ),
        .Q(p_ZL14storage_matrix_46_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__151 
       (.I0(\q0_reg[0]_i_2__151_n_3 ),
        .I1(\q0_reg[0]_i_3__151_n_3 ),
        .O(\q0_reg[0]_i_1__151_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__151 
       (.I0(\q0[0]_i_4__177_n_3 ),
        .I1(\q0[0]_i_5__152_n_3 ),
        .O(\q0_reg[0]_i_2__151_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__151 
       (.I0(\q0[0]_i_6__152_n_3 ),
        .I1(\q0[0]_i_7__151_n_3 ),
        .O(\q0_reg[0]_i_3__151_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [1:0]address0;
  input [4:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__50_n_3 ;
  wire \q0[0]_i_2__49_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [4:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;

  LUT3 #(
    .INIT(8'h80)) 
    \q0[0]_i_1__50 
       (.I0(address0[1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0[0]_i_2__49_n_3 ),
        .O(\q0[0]_i_1__50_n_3 ));
  LUT6 #(
    .INIT(64'h0400000040000810)) 
    \q0[0]_i_2__49 
       (.I0(\q0_reg[0]_1 [2]),
        .I1(\q0_reg[0]_1 [3]),
        .I2(\q0_reg[0]_1 [1]),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_1 [4]),
        .I5(address0[0]),
        .O(\q0[0]_i_2__49_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__50_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R
   (p_ZL14storage_matrix_48_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__4_0 ,
    \q0_reg[0]_i_3__4_1 ,
    \q0_reg[0]_i_3__4_2 ,
    \q0_reg[0]_i_3__4_3 ,
    \q0_reg[0]_i_3__4_4 ,
    \q0_reg[0]_i_3__4_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_48_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__4_0 ;
  input \q0_reg[0]_i_3__4_1 ;
  input \q0_reg[0]_i_3__4_2 ;
  input \q0_reg[0]_i_3__4_3 ;
  input \q0_reg[0]_i_3__4_4 ;
  input \q0_reg[0]_i_3__4_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_48_q0;
  wire \q0[0]_i_4__4_n_3 ;
  wire \q0[0]_i_5__4_n_3 ;
  wire \q0[0]_i_6__4_n_3 ;
  wire \q0[0]_i_7__4_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__4_n_3 ;
  wire \q0_reg[0]_i_2__4_n_3 ;
  wire \q0_reg[0]_i_3__4_0 ;
  wire \q0_reg[0]_i_3__4_1 ;
  wire \q0_reg[0]_i_3__4_2 ;
  wire \q0_reg[0]_i_3__4_3 ;
  wire \q0_reg[0]_i_3__4_4 ;
  wire \q0_reg[0]_i_3__4_5 ;
  wire \q0_reg[0]_i_3__4_n_3 ;

  LUT6 #(
    .INIT(64'h6025802020000000)) 
    \q0[0]_i_4__4 
       (.I0(\q0_reg[0]_i_3__4_0 ),
        .I1(\q0_reg[0]_i_3__4_1 ),
        .I2(\q0_reg[0]_i_3__4_2 ),
        .I3(\q0_reg[0]_i_3__4_3 ),
        .I4(\q0_reg[0]_i_3__4_4 ),
        .I5(\q0_reg[0]_i_3__4_5 ),
        .O(\q0[0]_i_4__4_n_3 ));
  LUT6 #(
    .INIT(64'h1041000204000000)) 
    \q0[0]_i_5__4 
       (.I0(\q0_reg[0]_i_3__4_0 ),
        .I1(\q0_reg[0]_i_3__4_2 ),
        .I2(\q0_reg[0]_i_3__4_5 ),
        .I3(\q0_reg[0]_i_3__4_4 ),
        .I4(\q0_reg[0]_i_3__4_3 ),
        .I5(\q0_reg[0]_i_3__4_1 ),
        .O(\q0[0]_i_5__4_n_3 ));
  LUT6 #(
    .INIT(64'h0001080040308600)) 
    \q0[0]_i_6__4 
       (.I0(\q0_reg[0]_i_3__4_0 ),
        .I1(\q0_reg[0]_i_3__4_2 ),
        .I2(\q0_reg[0]_i_3__4_5 ),
        .I3(\q0_reg[0]_i_3__4_4 ),
        .I4(\q0_reg[0]_i_3__4_3 ),
        .I5(\q0_reg[0]_i_3__4_1 ),
        .O(\q0[0]_i_6__4_n_3 ));
  LUT6 #(
    .INIT(64'h4818054004000021)) 
    \q0[0]_i_7__4 
       (.I0(\q0_reg[0]_i_3__4_0 ),
        .I1(\q0_reg[0]_i_3__4_2 ),
        .I2(\q0_reg[0]_i_3__4_5 ),
        .I3(\q0_reg[0]_i_3__4_1 ),
        .I4(\q0_reg[0]_i_3__4_3 ),
        .I5(\q0_reg[0]_i_3__4_4 ),
        .O(\q0[0]_i_7__4_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__4_n_3 ),
        .Q(p_ZL14storage_matrix_48_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__4 
       (.I0(\q0_reg[0]_i_2__4_n_3 ),
        .I1(\q0_reg[0]_i_3__4_n_3 ),
        .O(\q0_reg[0]_i_1__4_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__4 
       (.I0(\q0[0]_i_4__4_n_3 ),
        .I1(\q0[0]_i_5__4_n_3 ),
        .O(\q0_reg[0]_i_2__4_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__4 
       (.I0(\q0[0]_i_6__4_n_3 ),
        .I1(\q0[0]_i_7__4_n_3 ),
        .O(\q0_reg[0]_i_3__4_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R
   (p_ZL14storage_matrix_49_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__32_0 ,
    \q0_reg[0]_i_2__32_1 ,
    \q0_reg[0]_i_2__32_2 ,
    \q0_reg[0]_i_2__32_3 ,
    \q0_reg[0]_i_2__32_4 ,
    \q0_reg[0]_i_2__32_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_49_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__32_0 ;
  input \q0_reg[0]_i_2__32_1 ;
  input \q0_reg[0]_i_2__32_2 ;
  input \q0_reg[0]_i_2__32_3 ;
  input \q0_reg[0]_i_2__32_4 ;
  input \q0_reg[0]_i_2__32_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_49_q0;
  wire \q0[0]_i_4__35_n_3 ;
  wire \q0[0]_i_5__32_n_3 ;
  wire \q0[0]_i_6__32_n_3 ;
  wire \q0[0]_i_7__32_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__32_n_3 ;
  wire \q0_reg[0]_i_2__32_0 ;
  wire \q0_reg[0]_i_2__32_1 ;
  wire \q0_reg[0]_i_2__32_2 ;
  wire \q0_reg[0]_i_2__32_3 ;
  wire \q0_reg[0]_i_2__32_4 ;
  wire \q0_reg[0]_i_2__32_5 ;
  wire \q0_reg[0]_i_2__32_n_3 ;
  wire \q0_reg[0]_i_3__32_n_3 ;

  LUT6 #(
    .INIT(64'h1200000420000000)) 
    \q0[0]_i_4__35 
       (.I0(\q0_reg[0]_i_2__32_0 ),
        .I1(\q0_reg[0]_i_2__32_4 ),
        .I2(\q0_reg[0]_i_2__32_3 ),
        .I3(\q0_reg[0]_i_2__32_2 ),
        .I4(\q0_reg[0]_i_2__32_1 ),
        .I5(\q0_reg[0]_i_2__32_5 ),
        .O(\q0[0]_i_4__35_n_3 ));
  LUT6 #(
    .INIT(64'h0008000400000080)) 
    \q0[0]_i_5__32 
       (.I0(\q0_reg[0]_i_2__32_0 ),
        .I1(\q0_reg[0]_i_2__32_1 ),
        .I2(\q0_reg[0]_i_2__32_2 ),
        .I3(\q0_reg[0]_i_2__32_3 ),
        .I4(\q0_reg[0]_i_2__32_4 ),
        .I5(\q0_reg[0]_i_2__32_5 ),
        .O(\q0[0]_i_5__32_n_3 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \q0[0]_i_6__32 
       (.I0(\q0_reg[0]_i_2__32_1 ),
        .I1(\q0_reg[0]_i_2__32_2 ),
        .I2(\q0_reg[0]_i_2__32_3 ),
        .I3(\q0_reg[0]_i_2__32_4 ),
        .I4(\q0_reg[0]_i_2__32_5 ),
        .O(\q0[0]_i_6__32_n_3 ));
  LUT6 #(
    .INIT(64'h068008080000A000)) 
    \q0[0]_i_7__32 
       (.I0(\q0_reg[0]_i_2__32_0 ),
        .I1(\q0_reg[0]_i_2__32_1 ),
        .I2(\q0_reg[0]_i_2__32_2 ),
        .I3(\q0_reg[0]_i_2__32_3 ),
        .I4(\q0_reg[0]_i_2__32_4 ),
        .I5(\q0_reg[0]_i_2__32_5 ),
        .O(\q0[0]_i_7__32_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__32_n_3 ),
        .Q(p_ZL14storage_matrix_49_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__32 
       (.I0(\q0_reg[0]_i_2__32_n_3 ),
        .I1(\q0_reg[0]_i_3__32_n_3 ),
        .O(\q0_reg[0]_i_1__32_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__32 
       (.I0(\q0[0]_i_4__35_n_3 ),
        .I1(\q0[0]_i_5__32_n_3 ),
        .O(\q0_reg[0]_i_2__32_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__32 
       (.I0(\q0[0]_i_6__32_n_3 ),
        .I1(\q0[0]_i_7__32_n_3 ),
        .O(\q0_reg[0]_i_3__32_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R
   (p_ZL14storage_matrix_4_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__102_0 ,
    \q0_reg[0]_i_2__102_1 ,
    address0,
    \q0_reg[0]_i_2__102_2 ,
    \q0_reg[0]_i_2__102_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_4_q0;
  input \q0_reg[0]_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__102_0 ;
  input \q0_reg[0]_i_2__102_1 ;
  input [0:0]address0;
  input \q0_reg[0]_i_2__102_2 ;
  input \q0_reg[0]_i_2__102_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [0:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_4_q0;
  wire \q0[0]_i_4__114_n_3 ;
  wire \q0[0]_i_5__102_n_3 ;
  wire \q0[0]_i_6__102_n_3 ;
  wire \q0[0]_i_7__102_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__102_n_3 ;
  wire \q0_reg[0]_i_2__102_0 ;
  wire \q0_reg[0]_i_2__102_1 ;
  wire \q0_reg[0]_i_2__102_2 ;
  wire \q0_reg[0]_i_2__102_3 ;
  wire \q0_reg[0]_i_2__102_n_3 ;
  wire \q0_reg[0]_i_3__102_n_3 ;

  LUT5 #(
    .INIT(32'h00008000)) 
    \q0[0]_i_4__114 
       (.I0(\q0_reg[0]_i_2__102_3 ),
        .I1(\q0_reg[0]_i_2__102_2 ),
        .I2(\q0_reg[0]_i_2__102_1 ),
        .I3(\q0_reg[0]_i_2__102_0 ),
        .I4(Q[1]),
        .O(\q0[0]_i_4__114_n_3 ));
  LUT6 #(
    .INIT(64'h0002080000000024)) 
    \q0[0]_i_5__102 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__102_0 ),
        .I2(\q0_reg[0]_i_2__102_1 ),
        .I3(address0),
        .I4(\q0_reg[0]_i_2__102_2 ),
        .I5(\q0_reg[0]_i_2__102_3 ),
        .O(\q0[0]_i_5__102_n_3 ));
  LUT6 #(
    .INIT(64'h0010082100000000)) 
    \q0[0]_i_6__102 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__102_0 ),
        .I2(\q0_reg[0]_i_2__102_2 ),
        .I3(address0),
        .I4(\q0_reg[0]_i_2__102_1 ),
        .I5(\q0_reg[0]_i_2__102_3 ),
        .O(\q0[0]_i_6__102_n_3 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \q0[0]_i_7__102 
       (.I0(\q0_reg[0]_i_2__102_0 ),
        .I1(\q0_reg[0]_i_2__102_1 ),
        .I2(address0),
        .I3(\q0_reg[0]_i_2__102_2 ),
        .I4(\q0_reg[0]_i_2__102_3 ),
        .O(\q0[0]_i_7__102_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__102_n_3 ),
        .Q(p_ZL14storage_matrix_4_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__102 
       (.I0(\q0_reg[0]_i_2__102_n_3 ),
        .I1(\q0_reg[0]_i_3__102_n_3 ),
        .O(\q0_reg[0]_i_1__102_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__102 
       (.I0(\q0[0]_i_4__114_n_3 ),
        .I1(\q0[0]_i_5__102_n_3 ),
        .O(\q0_reg[0]_i_2__102_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__102 
       (.I0(\q0[0]_i_6__102_n_3 ),
        .I1(\q0[0]_i_7__102_n_3 ),
        .O(\q0_reg[0]_i_3__102_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    address0);
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;
  input [1:0]address0;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__11_n_3 ;
  wire \q0[0]_i_2__11_n_3 ;
  wire \q0[0]_i_3__9_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT4 #(
    .INIT(16'h0CAA)) 
    \q0[0]_i_1__11 
       (.I0(\q0[0]_i_2__11_n_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0[0]_i_3__9_n_3 ),
        .I3(\q0_reg[0]_2 ),
        .O(\q0[0]_i_1__11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \q0[0]_i_2__11 
       (.I0(\q0_reg[0]_3 ),
        .I1(address0[0]),
        .I2(address0[1]),
        .I3(\q0_reg[0]_6 ),
        .I4(\q0_reg[0]_5 ),
        .I5(\q0_reg[0]_1 ),
        .O(\q0[0]_i_2__11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFBBBFFFFFFFF7C)) 
    \q0[0]_i_3__9 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_5 ),
        .I3(\q0_reg[0]_6 ),
        .I4(address0[1]),
        .I5(address0[0]),
        .O(\q0[0]_i_3__9_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__11_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R
   (p_ZL14storage_matrix_51_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__82_0 ,
    \q0_reg[0]_i_2__82_1 ,
    \q0_reg[0]_i_2__82_2 ,
    \q0_reg[0]_i_2__82_3 ,
    \q0_reg[0]_i_2__82_4 ,
    \q0_reg[0]_i_2__82_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_51_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__82_0 ;
  input \q0_reg[0]_i_2__82_1 ;
  input \q0_reg[0]_i_2__82_2 ;
  input \q0_reg[0]_i_2__82_3 ;
  input \q0_reg[0]_i_2__82_4 ;
  input \q0_reg[0]_i_2__82_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_51_q0;
  wire \q0[0]_i_4__92_n_3 ;
  wire \q0[0]_i_5__82_n_3 ;
  wire \q0[0]_i_6__82_n_3 ;
  wire \q0[0]_i_7__82_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__82_n_3 ;
  wire \q0_reg[0]_i_2__82_0 ;
  wire \q0_reg[0]_i_2__82_1 ;
  wire \q0_reg[0]_i_2__82_2 ;
  wire \q0_reg[0]_i_2__82_3 ;
  wire \q0_reg[0]_i_2__82_4 ;
  wire \q0_reg[0]_i_2__82_5 ;
  wire \q0_reg[0]_i_2__82_n_3 ;
  wire \q0_reg[0]_i_3__82_n_3 ;

  LUT6 #(
    .INIT(64'h0200040500820000)) 
    \q0[0]_i_4__92 
       (.I0(\q0_reg[0]_i_2__82_0 ),
        .I1(\q0_reg[0]_i_2__82_1 ),
        .I2(\q0_reg[0]_i_2__82_2 ),
        .I3(\q0_reg[0]_i_2__82_4 ),
        .I4(\q0_reg[0]_i_2__82_3 ),
        .I5(\q0_reg[0]_i_2__82_5 ),
        .O(\q0[0]_i_4__92_n_3 ));
  LUT6 #(
    .INIT(64'h000000E410000000)) 
    \q0[0]_i_5__82 
       (.I0(\q0_reg[0]_i_2__82_0 ),
        .I1(\q0_reg[0]_i_2__82_1 ),
        .I2(\q0_reg[0]_i_2__82_2 ),
        .I3(\q0_reg[0]_i_2__82_4 ),
        .I4(\q0_reg[0]_i_2__82_3 ),
        .I5(\q0_reg[0]_i_2__82_5 ),
        .O(\q0[0]_i_5__82_n_3 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \q0[0]_i_6__82 
       (.I0(\q0_reg[0]_i_2__82_5 ),
        .I1(\q0_reg[0]_i_2__82_3 ),
        .I2(\q0_reg[0]_i_2__82_4 ),
        .I3(\q0_reg[0]_i_2__82_2 ),
        .I4(\q0_reg[0]_i_2__82_1 ),
        .O(\q0[0]_i_6__82_n_3 ));
  LUT6 #(
    .INIT(64'h0080080089000041)) 
    \q0[0]_i_7__82 
       (.I0(\q0_reg[0]_i_2__82_0 ),
        .I1(\q0_reg[0]_i_2__82_1 ),
        .I2(\q0_reg[0]_i_2__82_2 ),
        .I3(\q0_reg[0]_i_2__82_3 ),
        .I4(\q0_reg[0]_i_2__82_4 ),
        .I5(\q0_reg[0]_i_2__82_5 ),
        .O(\q0[0]_i_7__82_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__82_n_3 ),
        .Q(p_ZL14storage_matrix_51_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__82 
       (.I0(\q0_reg[0]_i_2__82_n_3 ),
        .I1(\q0_reg[0]_i_3__82_n_3 ),
        .O(\q0_reg[0]_i_1__82_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__82 
       (.I0(\q0[0]_i_4__92_n_3 ),
        .I1(\q0[0]_i_5__82_n_3 ),
        .O(\q0_reg[0]_i_2__82_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__82 
       (.I0(\q0[0]_i_6__82_n_3 ),
        .I1(\q0[0]_i_7__82_n_3 ),
        .O(\q0_reg[0]_i_3__82_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [1:0]address0;
  input \q0_reg[0]_2 ;
  input [1:0]\q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__28_n_3 ;
  wire \q0[0]_i_2__27_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [1:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'h0000000000008A08)) 
    \q0[0]_i_1__28 
       (.I0(\q0[0]_i_2__27_n_3 ),
        .I1(\q0_reg[0]_1 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_3 [1]),
        .I5(address0[0]),
        .O(\q0[0]_i_1__28_n_3 ));
  LUT6 #(
    .INIT(64'h0000440400402222)) 
    \q0[0]_i_2__27 
       (.I0(\q0_reg[0]_3 [0]),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_1 ),
        .I3(address0[1]),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_5 ),
        .O(\q0[0]_i_2__27_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__28_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R
   (p_ZL14storage_matrix_53_q0,
    Q,
    \q0_reg[0]_i_2__128_0 ,
    \q0_reg[0]_i_2__128_1 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_53_q0;
  input [5:0]Q;
  input \q0_reg[0]_i_2__128_0 ;
  input \q0_reg[0]_i_2__128_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_53_q0;
  wire \q0[0]_i_4__147_n_3 ;
  wire \q0[0]_i_5__129_n_3 ;
  wire \q0[0]_i_6__129_n_3 ;
  wire \q0[0]_i_7__128_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__128_n_3 ;
  wire \q0_reg[0]_i_2__128_0 ;
  wire \q0_reg[0]_i_2__128_1 ;
  wire \q0_reg[0]_i_2__128_n_3 ;
  wire \q0_reg[0]_i_3__128_n_3 ;

  LUT6 #(
    .INIT(64'h0088040000800300)) 
    \q0[0]_i_4__147 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\q0_reg[0]_i_2__128_1 ),
        .I4(Q[4]),
        .I5(\q0_reg[0]_i_2__128_0 ),
        .O(\q0[0]_i_4__147_n_3 ));
  LUT6 #(
    .INIT(64'h0180400000250218)) 
    \q0[0]_i_5__129 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(\q0_reg[0]_i_2__128_0 ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\q0_reg[0]_i_2__128_1 ),
        .O(\q0[0]_i_5__129_n_3 ));
  LUT6 #(
    .INIT(64'h1060000100000242)) 
    \q0[0]_i_6__129 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\q0_reg[0]_i_2__128_1 ),
        .I4(Q[5]),
        .I5(\q0_reg[0]_i_2__128_0 ),
        .O(\q0[0]_i_6__129_n_3 ));
  LUT6 #(
    .INIT(64'h8048070008000800)) 
    \q0[0]_i_7__128 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\q0_reg[0]_i_2__128_1 ),
        .I4(Q[4]),
        .I5(\q0_reg[0]_i_2__128_0 ),
        .O(\q0[0]_i_7__128_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__128_n_3 ),
        .Q(p_ZL14storage_matrix_53_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__128 
       (.I0(\q0_reg[0]_i_2__128_n_3 ),
        .I1(\q0_reg[0]_i_3__128_n_3 ),
        .O(\q0_reg[0]_i_1__128_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_2__128 
       (.I0(\q0[0]_i_4__147_n_3 ),
        .I1(\q0[0]_i_5__129_n_3 ),
        .O(\q0_reg[0]_i_2__128_n_3 ),
        .S(Q[2]));
  MUXF7 \q0_reg[0]_i_3__128 
       (.I0(\q0[0]_i_6__129_n_3 ),
        .I1(\q0[0]_i_7__128_n_3 ),
        .O(\q0_reg[0]_i_3__128_n_3 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R
   (p_ZL14storage_matrix_54_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__152_0 ,
    \q0_reg[0]_i_3__152_1 ,
    \q0_reg[0]_i_3__152_2 ,
    \q0_reg[0]_i_3__152_3 ,
    \q0_reg[0]_i_3__152_4 ,
    \q0_reg[0]_i_3__152_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_54_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__152_0 ;
  input \q0_reg[0]_i_3__152_1 ;
  input \q0_reg[0]_i_3__152_2 ;
  input \q0_reg[0]_i_3__152_3 ;
  input \q0_reg[0]_i_3__152_4 ;
  input \q0_reg[0]_i_3__152_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_54_q0;
  wire \q0[0]_i_4__178_n_3 ;
  wire \q0[0]_i_5__153_n_3 ;
  wire \q0[0]_i_6__153_n_3 ;
  wire \q0[0]_i_7__152_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__152_n_3 ;
  wire \q0_reg[0]_i_2__152_n_3 ;
  wire \q0_reg[0]_i_3__152_0 ;
  wire \q0_reg[0]_i_3__152_1 ;
  wire \q0_reg[0]_i_3__152_2 ;
  wire \q0_reg[0]_i_3__152_3 ;
  wire \q0_reg[0]_i_3__152_4 ;
  wire \q0_reg[0]_i_3__152_5 ;
  wire \q0_reg[0]_i_3__152_n_3 ;

  LUT6 #(
    .INIT(64'h890070430CC04404)) 
    \q0[0]_i_4__178 
       (.I0(\q0_reg[0]_i_3__152_0 ),
        .I1(\q0_reg[0]_i_3__152_1 ),
        .I2(\q0_reg[0]_i_3__152_2 ),
        .I3(\q0_reg[0]_i_3__152_3 ),
        .I4(\q0_reg[0]_i_3__152_4 ),
        .I5(\q0_reg[0]_i_3__152_5 ),
        .O(\q0[0]_i_4__178_n_3 ));
  LUT6 #(
    .INIT(64'h04200020011001B9)) 
    \q0[0]_i_5__153 
       (.I0(\q0_reg[0]_i_3__152_0 ),
        .I1(\q0_reg[0]_i_3__152_1 ),
        .I2(\q0_reg[0]_i_3__152_5 ),
        .I3(\q0_reg[0]_i_3__152_2 ),
        .I4(\q0_reg[0]_i_3__152_4 ),
        .I5(\q0_reg[0]_i_3__152_3 ),
        .O(\q0[0]_i_5__153_n_3 ));
  LUT6 #(
    .INIT(64'h4060033000000000)) 
    \q0[0]_i_6__153 
       (.I0(\q0_reg[0]_i_3__152_0 ),
        .I1(\q0_reg[0]_i_3__152_4 ),
        .I2(\q0_reg[0]_i_3__152_3 ),
        .I3(\q0_reg[0]_i_3__152_2 ),
        .I4(\q0_reg[0]_i_3__152_5 ),
        .I5(\q0_reg[0]_i_3__152_1 ),
        .O(\q0[0]_i_6__153_n_3 ));
  LUT6 #(
    .INIT(64'h488000000000000B)) 
    \q0[0]_i_7__152 
       (.I0(\q0_reg[0]_i_3__152_1 ),
        .I1(\q0_reg[0]_i_3__152_0 ),
        .I2(\q0_reg[0]_i_3__152_4 ),
        .I3(\q0_reg[0]_i_3__152_2 ),
        .I4(\q0_reg[0]_i_3__152_3 ),
        .I5(\q0_reg[0]_i_3__152_5 ),
        .O(\q0[0]_i_7__152_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__152_n_3 ),
        .Q(p_ZL14storage_matrix_54_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__152 
       (.I0(\q0_reg[0]_i_2__152_n_3 ),
        .I1(\q0_reg[0]_i_3__152_n_3 ),
        .O(\q0_reg[0]_i_1__152_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__152 
       (.I0(\q0[0]_i_4__178_n_3 ),
        .I1(\q0[0]_i_5__153_n_3 ),
        .O(\q0_reg[0]_i_2__152_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__152 
       (.I0(\q0[0]_i_6__153_n_3 ),
        .I1(\q0[0]_i_7__152_n_3 ),
        .O(\q0_reg[0]_i_3__152_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R
   (p_ZL14storage_matrix_55_q0,
    Q,
    address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_55_q0;
  input [4:0]Q;
  input [1:0]address0;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [4:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_55_q0;
  wire \q0[0]_i_1__51_n_3 ;
  wire \q0[0]_i_2__50_n_3 ;
  wire \q0[0]_i_3__44_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;

  LUT4 #(
    .INIT(16'h8830)) 
    \q0[0]_i_1__51 
       (.I0(\q0[0]_i_2__50_n_3 ),
        .I1(Q[0]),
        .I2(\q0[0]_i_3__44_n_3 ),
        .I3(Q[1]),
        .O(\q0[0]_i_1__51_n_3 ));
  LUT6 #(
    .INIT(64'h0100400000000000)) 
    \q0[0]_i_2__50 
       (.I0(address0[1]),
        .I1(address0[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\q0_reg[0]_0 ),
        .O(\q0[0]_i_2__50_n_3 ));
  LUT6 #(
    .INIT(64'h0020000020800128)) 
    \q0[0]_i_3__44 
       (.I0(\q0_reg[0]_0 ),
        .I1(address0[1]),
        .I2(address0[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\q0[0]_i_3__44_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0[0]_i_1__51_n_3 ),
        .Q(p_ZL14storage_matrix_55_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R
   (p_ZL14storage_matrix_56_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__5_0 ,
    \q0_reg[0]_i_3__5_1 ,
    \q0_reg[0]_i_3__5_2 ,
    \q0_reg[0]_i_3__5_3 ,
    \q0_reg[0]_i_3__5_4 ,
    \q0_reg[0]_i_3__5_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_56_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__5_0 ;
  input \q0_reg[0]_i_3__5_1 ;
  input \q0_reg[0]_i_3__5_2 ;
  input \q0_reg[0]_i_3__5_3 ;
  input \q0_reg[0]_i_3__5_4 ;
  input \q0_reg[0]_i_3__5_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_56_q0;
  wire \q0[0]_i_4__5_n_3 ;
  wire \q0[0]_i_5__5_n_3 ;
  wire \q0[0]_i_6__5_n_3 ;
  wire \q0[0]_i_7__5_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__5_n_3 ;
  wire \q0_reg[0]_i_2__5_n_3 ;
  wire \q0_reg[0]_i_3__5_0 ;
  wire \q0_reg[0]_i_3__5_1 ;
  wire \q0_reg[0]_i_3__5_2 ;
  wire \q0_reg[0]_i_3__5_3 ;
  wire \q0_reg[0]_i_3__5_4 ;
  wire \q0_reg[0]_i_3__5_5 ;
  wire \q0_reg[0]_i_3__5_n_3 ;

  LUT6 #(
    .INIT(64'h00000088000A4820)) 
    \q0[0]_i_4__5 
       (.I0(\q0_reg[0]_i_3__5_0 ),
        .I1(\q0_reg[0]_i_3__5_2 ),
        .I2(\q0_reg[0]_i_3__5_3 ),
        .I3(\q0_reg[0]_i_3__5_5 ),
        .I4(\q0_reg[0]_i_3__5_4 ),
        .I5(\q0_reg[0]_i_3__5_1 ),
        .O(\q0[0]_i_4__5_n_3 ));
  LUT6 #(
    .INIT(64'h3801410118B00048)) 
    \q0[0]_i_5__5 
       (.I0(\q0_reg[0]_i_3__5_0 ),
        .I1(\q0_reg[0]_i_3__5_1 ),
        .I2(\q0_reg[0]_i_3__5_2 ),
        .I3(\q0_reg[0]_i_3__5_3 ),
        .I4(\q0_reg[0]_i_3__5_4 ),
        .I5(\q0_reg[0]_i_3__5_5 ),
        .O(\q0[0]_i_5__5_n_3 ));
  LUT6 #(
    .INIT(64'h4206880009480010)) 
    \q0[0]_i_6__5 
       (.I0(\q0_reg[0]_i_3__5_0 ),
        .I1(\q0_reg[0]_i_3__5_1 ),
        .I2(\q0_reg[0]_i_3__5_2 ),
        .I3(\q0_reg[0]_i_3__5_3 ),
        .I4(\q0_reg[0]_i_3__5_5 ),
        .I5(\q0_reg[0]_i_3__5_4 ),
        .O(\q0[0]_i_6__5_n_3 ));
  LUT6 #(
    .INIT(64'h0A08210000080204)) 
    \q0[0]_i_7__5 
       (.I0(\q0_reg[0]_i_3__5_0 ),
        .I1(\q0_reg[0]_i_3__5_1 ),
        .I2(\q0_reg[0]_i_3__5_4 ),
        .I3(\q0_reg[0]_i_3__5_3 ),
        .I4(\q0_reg[0]_i_3__5_5 ),
        .I5(\q0_reg[0]_i_3__5_2 ),
        .O(\q0[0]_i_7__5_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__5_n_3 ),
        .Q(p_ZL14storage_matrix_56_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__5 
       (.I0(\q0_reg[0]_i_2__5_n_3 ),
        .I1(\q0_reg[0]_i_3__5_n_3 ),
        .O(\q0_reg[0]_i_1__5_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__5 
       (.I0(\q0[0]_i_4__5_n_3 ),
        .I1(\q0[0]_i_5__5_n_3 ),
        .O(\q0_reg[0]_i_2__5_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__5 
       (.I0(\q0[0]_i_6__5_n_3 ),
        .I1(\q0[0]_i_7__5_n_3 ),
        .O(\q0_reg[0]_i_3__5_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R
   (p_ZL14storage_matrix_57_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__33_0 ,
    \q0_reg[0]_i_3__33_1 ,
    \q0_reg[0]_i_3__33_2 ,
    \q0_reg[0]_i_3__33_3 ,
    \q0_reg[0]_i_3__33_4 ,
    \q0_reg[0]_i_3__33_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_57_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__33_0 ;
  input \q0_reg[0]_i_3__33_1 ;
  input \q0_reg[0]_i_3__33_2 ;
  input \q0_reg[0]_i_3__33_3 ;
  input \q0_reg[0]_i_3__33_4 ;
  input \q0_reg[0]_i_3__33_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_57_q0;
  wire \q0[0]_i_4__36_n_3 ;
  wire \q0[0]_i_5__33_n_3 ;
  wire \q0[0]_i_6__33_n_3 ;
  wire \q0[0]_i_7__33_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__33_n_3 ;
  wire \q0_reg[0]_i_2__33_n_3 ;
  wire \q0_reg[0]_i_3__33_0 ;
  wire \q0_reg[0]_i_3__33_1 ;
  wire \q0_reg[0]_i_3__33_2 ;
  wire \q0_reg[0]_i_3__33_3 ;
  wire \q0_reg[0]_i_3__33_4 ;
  wire \q0_reg[0]_i_3__33_5 ;
  wire \q0_reg[0]_i_3__33_n_3 ;

  LUT6 #(
    .INIT(64'h0000300000200080)) 
    \q0[0]_i_4__36 
       (.I0(\q0_reg[0]_i_3__33_0 ),
        .I1(\q0_reg[0]_i_3__33_2 ),
        .I2(\q0_reg[0]_i_3__33_3 ),
        .I3(\q0_reg[0]_i_3__33_4 ),
        .I4(\q0_reg[0]_i_3__33_5 ),
        .I5(\q0_reg[0]_i_3__33_1 ),
        .O(\q0[0]_i_4__36_n_3 ));
  LUT6 #(
    .INIT(64'h0021880812200260)) 
    \q0[0]_i_5__33 
       (.I0(\q0_reg[0]_i_3__33_0 ),
        .I1(\q0_reg[0]_i_3__33_1 ),
        .I2(\q0_reg[0]_i_3__33_2 ),
        .I3(\q0_reg[0]_i_3__33_3 ),
        .I4(\q0_reg[0]_i_3__33_4 ),
        .I5(\q0_reg[0]_i_3__33_5 ),
        .O(\q0[0]_i_5__33_n_3 ));
  LUT6 #(
    .INIT(64'h0820000001020004)) 
    \q0[0]_i_6__33 
       (.I0(\q0_reg[0]_i_3__33_0 ),
        .I1(\q0_reg[0]_i_3__33_1 ),
        .I2(\q0_reg[0]_i_3__33_5 ),
        .I3(\q0_reg[0]_i_3__33_4 ),
        .I4(\q0_reg[0]_i_3__33_3 ),
        .I5(\q0_reg[0]_i_3__33_2 ),
        .O(\q0[0]_i_6__33_n_3 ));
  LUT6 #(
    .INIT(64'h0000800000003400)) 
    \q0[0]_i_7__33 
       (.I0(\q0_reg[0]_i_3__33_2 ),
        .I1(\q0_reg[0]_i_3__33_0 ),
        .I2(\q0_reg[0]_i_3__33_5 ),
        .I3(\q0_reg[0]_i_3__33_4 ),
        .I4(\q0_reg[0]_i_3__33_3 ),
        .I5(\q0_reg[0]_i_3__33_1 ),
        .O(\q0[0]_i_7__33_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__33_n_3 ),
        .Q(p_ZL14storage_matrix_57_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__33 
       (.I0(\q0_reg[0]_i_2__33_n_3 ),
        .I1(\q0_reg[0]_i_3__33_n_3 ),
        .O(\q0_reg[0]_i_1__33_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__33 
       (.I0(\q0[0]_i_4__36_n_3 ),
        .I1(\q0[0]_i_5__33_n_3 ),
        .O(\q0_reg[0]_i_2__33_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__33 
       (.I0(\q0[0]_i_6__33_n_3 ),
        .I1(\q0[0]_i_7__33_n_3 ),
        .O(\q0_reg[0]_i_3__33_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R
   (p_ZL14storage_matrix_58_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__57_0 ,
    \q0_reg[0]_i_3__57_1 ,
    \q0_reg[0]_i_3__57_2 ,
    \q0_reg[0]_i_3__57_3 ,
    \q0_reg[0]_i_3__57_4 ,
    \q0_reg[0]_i_3__57_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_58_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__57_0 ;
  input \q0_reg[0]_i_3__57_1 ;
  input \q0_reg[0]_i_3__57_2 ;
  input \q0_reg[0]_i_3__57_3 ;
  input \q0_reg[0]_i_3__57_4 ;
  input \q0_reg[0]_i_3__57_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_58_q0;
  wire \q0[0]_i_4__63_n_3 ;
  wire \q0[0]_i_5__57_n_3 ;
  wire \q0[0]_i_6__57_n_3 ;
  wire \q0[0]_i_7__57_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__57_n_3 ;
  wire \q0_reg[0]_i_2__57_n_3 ;
  wire \q0_reg[0]_i_3__57_0 ;
  wire \q0_reg[0]_i_3__57_1 ;
  wire \q0_reg[0]_i_3__57_2 ;
  wire \q0_reg[0]_i_3__57_3 ;
  wire \q0_reg[0]_i_3__57_4 ;
  wire \q0_reg[0]_i_3__57_5 ;
  wire \q0_reg[0]_i_3__57_n_3 ;

  LUT6 #(
    .INIT(64'h0008000004080000)) 
    \q0[0]_i_4__63 
       (.I0(\q0_reg[0]_i_3__57_0 ),
        .I1(\q0_reg[0]_i_3__57_1 ),
        .I2(\q0_reg[0]_i_3__57_3 ),
        .I3(\q0_reg[0]_i_3__57_4 ),
        .I4(\q0_reg[0]_i_3__57_2 ),
        .I5(\q0_reg[0]_i_3__57_5 ),
        .O(\q0[0]_i_4__63_n_3 ));
  LUT6 #(
    .INIT(64'h0000000021020401)) 
    \q0[0]_i_5__57 
       (.I0(\q0_reg[0]_i_3__57_2 ),
        .I1(\q0_reg[0]_i_3__57_4 ),
        .I2(\q0_reg[0]_i_3__57_3 ),
        .I3(\q0_reg[0]_i_3__57_1 ),
        .I4(\q0_reg[0]_i_3__57_5 ),
        .I5(\q0_reg[0]_i_3__57_0 ),
        .O(\q0[0]_i_5__57_n_3 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \q0[0]_i_6__57 
       (.I0(\q0_reg[0]_i_3__57_5 ),
        .I1(\q0_reg[0]_i_3__57_2 ),
        .I2(\q0_reg[0]_i_3__57_4 ),
        .I3(\q0_reg[0]_i_3__57_3 ),
        .I4(\q0_reg[0]_i_3__57_1 ),
        .I5(\q0_reg[0]_i_3__57_0 ),
        .O(\q0[0]_i_6__57_n_3 ));
  LUT6 #(
    .INIT(64'h0010810000000000)) 
    \q0[0]_i_7__57 
       (.I0(\q0_reg[0]_i_3__57_0 ),
        .I1(\q0_reg[0]_i_3__57_1 ),
        .I2(\q0_reg[0]_i_3__57_2 ),
        .I3(\q0_reg[0]_i_3__57_3 ),
        .I4(\q0_reg[0]_i_3__57_4 ),
        .I5(\q0_reg[0]_i_3__57_5 ),
        .O(\q0[0]_i_7__57_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__57_n_3 ),
        .Q(p_ZL14storage_matrix_58_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__57 
       (.I0(\q0_reg[0]_i_2__57_n_3 ),
        .I1(\q0_reg[0]_i_3__57_n_3 ),
        .O(\q0_reg[0]_i_1__57_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__57 
       (.I0(\q0[0]_i_4__63_n_3 ),
        .I1(\q0[0]_i_5__57_n_3 ),
        .O(\q0_reg[0]_i_2__57_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__57 
       (.I0(\q0[0]_i_6__57_n_3 ),
        .I1(\q0[0]_i_7__57_n_3 ),
        .O(\q0_reg[0]_i_3__57_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R
   (p_ZL14storage_matrix_59_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__83_0 ,
    \q0_reg[0]_i_2__83_1 ,
    \q0_reg[0]_i_2__83_2 ,
    Q,
    \q0_reg[0]_i_2__83_3 ,
    \q0_reg[0]_i_2__83_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_59_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__83_0 ;
  input \q0_reg[0]_i_2__83_1 ;
  input \q0_reg[0]_i_2__83_2 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__83_3 ;
  input \q0_reg[0]_i_2__83_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_59_q0;
  wire \q0[0]_i_4__93_n_3 ;
  wire \q0[0]_i_5__83_n_3 ;
  wire \q0[0]_i_6__83_n_3 ;
  wire \q0[0]_i_7__83_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__83_n_3 ;
  wire \q0_reg[0]_i_2__83_0 ;
  wire \q0_reg[0]_i_2__83_1 ;
  wire \q0_reg[0]_i_2__83_2 ;
  wire \q0_reg[0]_i_2__83_3 ;
  wire \q0_reg[0]_i_2__83_4 ;
  wire \q0_reg[0]_i_2__83_n_3 ;
  wire \q0_reg[0]_i_3__83_n_3 ;

  LUT6 #(
    .INIT(64'h0208020000008400)) 
    \q0[0]_i_4__93 
       (.I0(\q0_reg[0]_i_2__83_0 ),
        .I1(\q0_reg[0]_i_2__83_4 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_2__83_2 ),
        .I4(\q0_reg[0]_i_2__83_3 ),
        .I5(\q0_reg[0]_i_2__83_1 ),
        .O(\q0[0]_i_4__93_n_3 ));
  LUT6 #(
    .INIT(64'h08008000010000A0)) 
    \q0[0]_i_5__83 
       (.I0(\q0_reg[0]_i_2__83_0 ),
        .I1(\q0_reg[0]_i_2__83_4 ),
        .I2(Q),
        .I3(\q0_reg[0]_i_2__83_2 ),
        .I4(\q0_reg[0]_i_2__83_3 ),
        .I5(\q0_reg[0]_i_2__83_1 ),
        .O(\q0[0]_i_5__83_n_3 ));
  LUT6 #(
    .INIT(64'h8042820000110900)) 
    \q0[0]_i_6__83 
       (.I0(\q0_reg[0]_i_2__83_0 ),
        .I1(\q0_reg[0]_i_2__83_1 ),
        .I2(\q0_reg[0]_i_2__83_2 ),
        .I3(Q),
        .I4(\q0_reg[0]_i_2__83_3 ),
        .I5(\q0_reg[0]_i_2__83_4 ),
        .O(\q0[0]_i_6__83_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000900108)) 
    \q0[0]_i_7__83 
       (.I0(\q0_reg[0]_i_2__83_0 ),
        .I1(\q0_reg[0]_i_2__83_4 ),
        .I2(\q0_reg[0]_i_2__83_3 ),
        .I3(\q0_reg[0]_i_2__83_2 ),
        .I4(Q),
        .I5(\q0_reg[0]_i_2__83_1 ),
        .O(\q0[0]_i_7__83_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__83_n_3 ),
        .Q(p_ZL14storage_matrix_59_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__83 
       (.I0(\q0_reg[0]_i_2__83_n_3 ),
        .I1(\q0_reg[0]_i_3__83_n_3 ),
        .O(\q0_reg[0]_i_1__83_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__83 
       (.I0(\q0[0]_i_4__93_n_3 ),
        .I1(\q0[0]_i_5__83_n_3 ),
        .O(\q0_reg[0]_i_2__83_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__83 
       (.I0(\q0[0]_i_6__83_n_3 ),
        .I1(\q0[0]_i_7__83_n_3 ),
        .O(\q0_reg[0]_i_3__83_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R
   (p_ZL14storage_matrix_5_q0,
    Q,
    \q0_reg[0]_i_3__123_0 ,
    \q0_reg[0]_i_3__123_1 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_5_q0;
  input [5:0]Q;
  input \q0_reg[0]_i_3__123_0 ;
  input \q0_reg[0]_i_3__123_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_5_q0;
  wire \q0[0]_i_4__141_n_3 ;
  wire \q0[0]_i_5__124_n_3 ;
  wire \q0[0]_i_6__124_n_3 ;
  wire \q0[0]_i_7__123_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__123_n_3 ;
  wire \q0_reg[0]_i_2__123_n_3 ;
  wire \q0_reg[0]_i_3__123_0 ;
  wire \q0_reg[0]_i_3__123_1 ;
  wire \q0_reg[0]_i_3__123_n_3 ;

  LUT6 #(
    .INIT(64'h0800000000040001)) 
    \q0[0]_i_4__141 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\q0_reg[0]_i_3__123_1 ),
        .I3(\q0_reg[0]_i_3__123_0 ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q0[0]_i_4__141_n_3 ));
  LUT6 #(
    .INIT(64'h0000800090800104)) 
    \q0[0]_i_5__124 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(\q0_reg[0]_i_3__123_0 ),
        .I3(\q0_reg[0]_i_3__123_1 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\q0[0]_i_5__124_n_3 ));
  LUT6 #(
    .INIT(64'h0800020100000000)) 
    \q0[0]_i_6__124 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(\q0_reg[0]_i_3__123_0 ),
        .I3(\q0_reg[0]_i_3__123_1 ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\q0[0]_i_6__124_n_3 ));
  LUT6 #(
    .INIT(64'h0004003000020000)) 
    \q0[0]_i_7__123 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\q0_reg[0]_i_3__123_0 ),
        .I3(\q0_reg[0]_i_3__123_1 ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q0[0]_i_7__123_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__123_n_3 ),
        .Q(p_ZL14storage_matrix_5_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__123 
       (.I0(\q0_reg[0]_i_2__123_n_3 ),
        .I1(\q0_reg[0]_i_3__123_n_3 ),
        .O(\q0_reg[0]_i_1__123_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__123 
       (.I0(\q0[0]_i_4__141_n_3 ),
        .I1(\q0[0]_i_5__124_n_3 ),
        .O(\q0_reg[0]_i_2__123_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__123 
       (.I0(\q0[0]_i_6__124_n_3 ),
        .I1(\q0[0]_i_7__123_n_3 ),
        .O(\q0_reg[0]_i_3__123_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R
   (p_ZL14storage_matrix_60_q0,
    Q,
    \q0_reg[0]_i_3__104_0 ,
    \q0_reg[0]_i_3__104_1 ,
    \q0_reg[0]_i_3__104_2 ,
    \q0_reg[0]_i_3__104_3 ,
    \q0_reg[0]_i_3__104_4 ,
    \q0_reg[0]_i_3__104_5 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_60_q0;
  input [1:0]Q;
  input \q0_reg[0]_i_3__104_0 ;
  input \q0_reg[0]_i_3__104_1 ;
  input \q0_reg[0]_i_3__104_2 ;
  input \q0_reg[0]_i_3__104_3 ;
  input \q0_reg[0]_i_3__104_4 ;
  input \q0_reg[0]_i_3__104_5 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_60_q0;
  wire \q0[0]_i_4__117_n_3 ;
  wire \q0[0]_i_5__104_n_3 ;
  wire \q0[0]_i_6__104_n_3 ;
  wire \q0[0]_i_7__104_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__104_n_3 ;
  wire \q0_reg[0]_i_2__104_n_3 ;
  wire \q0_reg[0]_i_3__104_0 ;
  wire \q0_reg[0]_i_3__104_1 ;
  wire \q0_reg[0]_i_3__104_2 ;
  wire \q0_reg[0]_i_3__104_3 ;
  wire \q0_reg[0]_i_3__104_4 ;
  wire \q0_reg[0]_i_3__104_5 ;
  wire \q0_reg[0]_i_3__104_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \q0[0]_i_4__117 
       (.I0(\q0_reg[0]_i_3__104_0 ),
        .I1(\q0_reg[0]_i_3__104_1 ),
        .I2(\q0_reg[0]_i_3__104_2 ),
        .I3(\q0_reg[0]_i_3__104_3 ),
        .I4(\q0_reg[0]_i_3__104_4 ),
        .I5(\q0_reg[0]_i_3__104_5 ),
        .O(\q0[0]_i_4__117_n_3 ));
  LUT6 #(
    .INIT(64'h0000010000080802)) 
    \q0[0]_i_5__104 
       (.I0(\q0_reg[0]_i_3__104_5 ),
        .I1(\q0_reg[0]_i_3__104_4 ),
        .I2(\q0_reg[0]_i_3__104_2 ),
        .I3(\q0_reg[0]_i_3__104_3 ),
        .I4(\q0_reg[0]_i_3__104_1 ),
        .I5(\q0_reg[0]_i_3__104_0 ),
        .O(\q0[0]_i_5__104_n_3 ));
  LUT6 #(
    .INIT(64'h0100080000000088)) 
    \q0[0]_i_6__104 
       (.I0(\q0_reg[0]_i_3__104_5 ),
        .I1(\q0_reg[0]_i_3__104_4 ),
        .I2(\q0_reg[0]_i_3__104_2 ),
        .I3(\q0_reg[0]_i_3__104_3 ),
        .I4(\q0_reg[0]_i_3__104_1 ),
        .I5(\q0_reg[0]_i_3__104_0 ),
        .O(\q0[0]_i_6__104_n_3 ));
  LUT6 #(
    .INIT(64'h0800000008000100)) 
    \q0[0]_i_7__104 
       (.I0(\q0_reg[0]_i_3__104_5 ),
        .I1(\q0_reg[0]_i_3__104_4 ),
        .I2(\q0_reg[0]_i_3__104_3 ),
        .I3(\q0_reg[0]_i_3__104_2 ),
        .I4(\q0_reg[0]_i_3__104_1 ),
        .I5(\q0_reg[0]_i_3__104_0 ),
        .O(\q0[0]_i_7__104_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__104_n_3 ),
        .Q(p_ZL14storage_matrix_60_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__104 
       (.I0(\q0_reg[0]_i_2__104_n_3 ),
        .I1(\q0_reg[0]_i_3__104_n_3 ),
        .O(\q0_reg[0]_i_1__104_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__104 
       (.I0(\q0[0]_i_4__117_n_3 ),
        .I1(\q0[0]_i_5__104_n_3 ),
        .O(\q0_reg[0]_i_2__104_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__104 
       (.I0(\q0[0]_i_6__104_n_3 ),
        .I1(\q0[0]_i_7__104_n_3 ),
        .O(\q0_reg[0]_i_3__104_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R
   (p_ZL14storage_matrix_61_q0,
    Q,
    address0,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_61_q0;
  input [5:0]Q;
  input [1:0]address0;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [5:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_61_q0;
  wire \q0[0]_i_1__36_n_3 ;
  wire \q0[0]_i_2__35_n_3 ;
  wire \q0[0]_i_3__31_n_3 ;
  wire \q0[0]_i_4__148_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;

  LUT5 #(
    .INIT(32'h20202F20)) 
    \q0[0]_i_1__36 
       (.I0(\q0[0]_i_2__35_n_3 ),
        .I1(\q0[0]_i_3__31_n_3 ),
        .I2(Q[0]),
        .I3(\q0[0]_i_4__148_n_3 ),
        .I4(address0[1]),
        .O(\q0[0]_i_1__36_n_3 ));
  LUT5 #(
    .INIT(32'h03000838)) 
    \q0[0]_i_2__35 
       (.I0(address0[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\q0[0]_i_2__35_n_3 ));
  LUT4 #(
    .INIT(16'hD7FD)) 
    \q0[0]_i_3__31 
       (.I0(Q[5]),
        .I1(address0[0]),
        .I2(address0[1]),
        .I3(Q[4]),
        .O(\q0[0]_i_3__31_n_3 ));
  LUT6 #(
    .INIT(64'h40210020000A2000)) 
    \q0[0]_i_4__148 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(address0[0]),
        .O(\q0[0]_i_4__148_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[0]_i_1__36_n_3 ),
        .Q(p_ZL14storage_matrix_61_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R
   (p_ZL14storage_matrix_62_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__153_0 ,
    \q0_reg[0]_i_2__153_1 ,
    \q0_reg[0]_i_2__153_2 ,
    Q,
    \q0_reg[0]_i_2__153_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_62_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__153_0 ;
  input \q0_reg[0]_i_2__153_1 ;
  input \q0_reg[0]_i_2__153_2 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__153_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_62_q0;
  wire \q0[0]_i_4__179_n_3 ;
  wire \q0[0]_i_5__154_n_3 ;
  wire \q0[0]_i_6__154_n_3 ;
  wire \q0[0]_i_7__153_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__153_n_3 ;
  wire \q0_reg[0]_i_2__153_0 ;
  wire \q0_reg[0]_i_2__153_1 ;
  wire \q0_reg[0]_i_2__153_2 ;
  wire \q0_reg[0]_i_2__153_3 ;
  wire \q0_reg[0]_i_2__153_n_3 ;
  wire \q0_reg[0]_i_3__153_n_3 ;

  LUT6 #(
    .INIT(64'h0240500002040000)) 
    \q0[0]_i_4__179 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__153_3 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__153_2 ),
        .I4(\q0_reg[0]_i_2__153_1 ),
        .I5(\q0_reg[0]_i_2__153_0 ),
        .O(\q0[0]_i_4__179_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001001000)) 
    \q0[0]_i_5__154 
       (.I0(\q0_reg[0]_i_2__153_0 ),
        .I1(\q0_reg[0]_i_2__153_1 ),
        .I2(\q0_reg[0]_i_2__153_2 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__153_3 ),
        .I5(Q[0]),
        .O(\q0[0]_i_5__154_n_3 ));
  LUT6 #(
    .INIT(64'h0100200000000000)) 
    \q0[0]_i_6__154 
       (.I0(\q0_reg[0]_i_2__153_0 ),
        .I1(\q0_reg[0]_i_2__153_1 ),
        .I2(\q0_reg[0]_i_2__153_2 ),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_2__153_3 ),
        .I5(Q[0]),
        .O(\q0[0]_i_6__154_n_3 ));
  LUT6 #(
    .INIT(64'h000404A100004000)) 
    \q0[0]_i_7__153 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__153_3 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_2__153_1 ),
        .I4(\q0_reg[0]_i_2__153_2 ),
        .I5(\q0_reg[0]_i_2__153_0 ),
        .O(\q0[0]_i_7__153_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__153_n_3 ),
        .Q(p_ZL14storage_matrix_62_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__153 
       (.I0(\q0_reg[0]_i_2__153_n_3 ),
        .I1(\q0_reg[0]_i_3__153_n_3 ),
        .O(\q0_reg[0]_i_1__153_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__153 
       (.I0(\q0[0]_i_4__179_n_3 ),
        .I1(\q0[0]_i_5__154_n_3 ),
        .O(\q0_reg[0]_i_2__153_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__153 
       (.I0(\q0[0]_i_6__154_n_3 ),
        .I1(\q0[0]_i_7__153_n_3 ),
        .O(\q0_reg[0]_i_3__153_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    address0);
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [4:0]\q0_reg[0]_2 ;
  input [1:0]address0;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__52_n_3 ;
  wire \q0[0]_i_2__51_n_3 ;
  wire \q0[0]_i_3__45_n_3 ;
  wire \q0[0]_i_4__209_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [4:0]\q0_reg[0]_2 ;

  LUT5 #(
    .INIT(32'h20202F20)) 
    \q0[0]_i_1__52 
       (.I0(\q0[0]_i_2__51_n_3 ),
        .I1(\q0[0]_i_3__45_n_3 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0[0]_i_4__209_n_3 ),
        .I4(\q0_reg[0]_2 [0]),
        .O(\q0[0]_i_1__52_n_3 ));
  LUT4 #(
    .INIT(16'hB008)) 
    \q0[0]_i_2__51 
       (.I0(\q0_reg[0]_2 [0]),
        .I1(\q0_reg[0]_2 [4]),
        .I2(\q0_reg[0]_2 [2]),
        .I3(\q0_reg[0]_2 [1]),
        .O(\q0[0]_i_2__51_n_3 ));
  LUT4 #(
    .INIT(16'hFF9F)) 
    \q0[0]_i_3__45 
       (.I0(\q0_reg[0]_2 [2]),
        .I1(\q0_reg[0]_2 [3]),
        .I2(address0[1]),
        .I3(address0[0]),
        .O(\q0[0]_i_3__45_n_3 ));
  LUT6 #(
    .INIT(64'h0200080000001002)) 
    \q0[0]_i_4__209 
       (.I0(\q0_reg[0]_2 [1]),
        .I1(\q0_reg[0]_2 [3]),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(\q0_reg[0]_2 [2]),
        .I5(\q0_reg[0]_2 [4]),
        .O(\q0[0]_i_4__209_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__52_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R
   (p_ZL14storage_matrix_64_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__6_0 ,
    \q0_reg[0]_i_3__6_1 ,
    \q0_reg[0]_i_3__6_2 ,
    \q0_reg[0]_i_3__6_3 ,
    \q0_reg[0]_i_3__6_4 ,
    \q0_reg[0]_i_3__6_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_64_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__6_0 ;
  input \q0_reg[0]_i_3__6_1 ;
  input \q0_reg[0]_i_3__6_2 ;
  input \q0_reg[0]_i_3__6_3 ;
  input \q0_reg[0]_i_3__6_4 ;
  input \q0_reg[0]_i_3__6_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_64_q0;
  wire \q0[0]_i_4__6_n_3 ;
  wire \q0[0]_i_5__6_n_3 ;
  wire \q0[0]_i_6__6_n_3 ;
  wire \q0[0]_i_7__6_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__6_n_3 ;
  wire \q0_reg[0]_i_2__6_n_3 ;
  wire \q0_reg[0]_i_3__6_0 ;
  wire \q0_reg[0]_i_3__6_1 ;
  wire \q0_reg[0]_i_3__6_2 ;
  wire \q0_reg[0]_i_3__6_3 ;
  wire \q0_reg[0]_i_3__6_4 ;
  wire \q0_reg[0]_i_3__6_5 ;
  wire \q0_reg[0]_i_3__6_n_3 ;

  LUT6 #(
    .INIT(64'hC01A001200020000)) 
    \q0[0]_i_4__6 
       (.I0(\q0_reg[0]_i_3__6_5 ),
        .I1(\q0_reg[0]_i_3__6_2 ),
        .I2(\q0_reg[0]_i_3__6_1 ),
        .I3(\q0_reg[0]_i_3__6_4 ),
        .I4(\q0_reg[0]_i_3__6_3 ),
        .I5(\q0_reg[0]_i_3__6_0 ),
        .O(\q0[0]_i_4__6_n_3 ));
  LUT6 #(
    .INIT(64'h0111000000000000)) 
    \q0[0]_i_5__6 
       (.I0(\q0_reg[0]_i_3__6_0 ),
        .I1(\q0_reg[0]_i_3__6_1 ),
        .I2(\q0_reg[0]_i_3__6_2 ),
        .I3(\q0_reg[0]_i_3__6_3 ),
        .I4(\q0_reg[0]_i_3__6_4 ),
        .I5(\q0_reg[0]_i_3__6_5 ),
        .O(\q0[0]_i_5__6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000104804)) 
    \q0[0]_i_6__6 
       (.I0(\q0_reg[0]_i_3__6_2 ),
        .I1(\q0_reg[0]_i_3__6_1 ),
        .I2(\q0_reg[0]_i_3__6_3 ),
        .I3(\q0_reg[0]_i_3__6_4 ),
        .I4(\q0_reg[0]_i_3__6_0 ),
        .I5(\q0_reg[0]_i_3__6_5 ),
        .O(\q0[0]_i_6__6_n_3 ));
  LUT6 #(
    .INIT(64'h8002010020000200)) 
    \q0[0]_i_7__6 
       (.I0(\q0_reg[0]_i_3__6_5 ),
        .I1(\q0_reg[0]_i_3__6_4 ),
        .I2(\q0_reg[0]_i_3__6_3 ),
        .I3(\q0_reg[0]_i_3__6_1 ),
        .I4(\q0_reg[0]_i_3__6_2 ),
        .I5(\q0_reg[0]_i_3__6_0 ),
        .O(\q0[0]_i_7__6_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__6_n_3 ),
        .Q(p_ZL14storage_matrix_64_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__6 
       (.I0(\q0_reg[0]_i_2__6_n_3 ),
        .I1(\q0_reg[0]_i_3__6_n_3 ),
        .O(\q0_reg[0]_i_1__6_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__6 
       (.I0(\q0[0]_i_4__6_n_3 ),
        .I1(\q0[0]_i_5__6_n_3 ),
        .O(\q0_reg[0]_i_2__6_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__6 
       (.I0(\q0[0]_i_6__6_n_3 ),
        .I1(\q0[0]_i_7__6_n_3 ),
        .O(\q0_reg[0]_i_3__6_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R
   (p_ZL14storage_matrix_65_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__34_0 ,
    \q0_reg[0]_i_2__34_1 ,
    \q0_reg[0]_i_2__34_2 ,
    \q0_reg[0]_i_2__34_3 ,
    \q0_reg[0]_i_2__34_4 ,
    \q0_reg[0]_i_2__34_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_65_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__34_0 ;
  input \q0_reg[0]_i_2__34_1 ;
  input \q0_reg[0]_i_2__34_2 ;
  input \q0_reg[0]_i_2__34_3 ;
  input \q0_reg[0]_i_2__34_4 ;
  input \q0_reg[0]_i_2__34_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_65_q0;
  wire \q0[0]_i_4__37_n_3 ;
  wire \q0[0]_i_5__34_n_3 ;
  wire \q0[0]_i_6__34_n_3 ;
  wire \q0[0]_i_7__34_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__34_n_3 ;
  wire \q0_reg[0]_i_2__34_0 ;
  wire \q0_reg[0]_i_2__34_1 ;
  wire \q0_reg[0]_i_2__34_2 ;
  wire \q0_reg[0]_i_2__34_3 ;
  wire \q0_reg[0]_i_2__34_4 ;
  wire \q0_reg[0]_i_2__34_5 ;
  wire \q0_reg[0]_i_2__34_n_3 ;
  wire \q0_reg[0]_i_3__34_n_3 ;

  LUT6 #(
    .INIT(64'h8000080100000000)) 
    \q0[0]_i_4__37 
       (.I0(\q0_reg[0]_i_2__34_4 ),
        .I1(\q0_reg[0]_i_2__34_2 ),
        .I2(\q0_reg[0]_i_2__34_1 ),
        .I3(\q0_reg[0]_i_2__34_3 ),
        .I4(\q0_reg[0]_i_2__34_5 ),
        .I5(\q0_reg[0]_i_2__34_0 ),
        .O(\q0[0]_i_4__37_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \q0[0]_i_5__34 
       (.I0(\q0_reg[0]_i_2__34_5 ),
        .I1(\q0_reg[0]_i_2__34_4 ),
        .I2(\q0_reg[0]_i_2__34_2 ),
        .I3(\q0_reg[0]_i_2__34_1 ),
        .I4(\q0_reg[0]_i_2__34_3 ),
        .I5(\q0_reg[0]_i_2__34_0 ),
        .O(\q0[0]_i_5__34_n_3 ));
  LUT6 #(
    .INIT(64'h0000020000420140)) 
    \q0[0]_i_6__34 
       (.I0(\q0_reg[0]_i_2__34_0 ),
        .I1(\q0_reg[0]_i_2__34_1 ),
        .I2(\q0_reg[0]_i_2__34_2 ),
        .I3(\q0_reg[0]_i_2__34_3 ),
        .I4(\q0_reg[0]_i_2__34_4 ),
        .I5(\q0_reg[0]_i_2__34_5 ),
        .O(\q0[0]_i_6__34_n_3 ));
  LUT6 #(
    .INIT(64'h0000400080000000)) 
    \q0[0]_i_7__34 
       (.I0(\q0_reg[0]_i_2__34_0 ),
        .I1(\q0_reg[0]_i_2__34_3 ),
        .I2(\q0_reg[0]_i_2__34_1 ),
        .I3(\q0_reg[0]_i_2__34_2 ),
        .I4(\q0_reg[0]_i_2__34_4 ),
        .I5(\q0_reg[0]_i_2__34_5 ),
        .O(\q0[0]_i_7__34_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__34_n_3 ),
        .Q(p_ZL14storage_matrix_65_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__34 
       (.I0(\q0_reg[0]_i_2__34_n_3 ),
        .I1(\q0_reg[0]_i_3__34_n_3 ),
        .O(\q0_reg[0]_i_1__34_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__34 
       (.I0(\q0[0]_i_4__37_n_3 ),
        .I1(\q0[0]_i_5__34_n_3 ),
        .O(\q0_reg[0]_i_2__34_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__34 
       (.I0(\q0[0]_i_6__34_n_3 ),
        .I1(\q0[0]_i_7__34_n_3 ),
        .O(\q0_reg[0]_i_3__34_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R
   (p_ZL14storage_matrix_66_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__58_0 ,
    \q0_reg[0]_i_3__58_1 ,
    \q0_reg[0]_i_3__58_2 ,
    \q0_reg[0]_i_3__58_3 ,
    \q0_reg[0]_i_3__58_4 ,
    \q0_reg[0]_i_3__58_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_66_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__58_0 ;
  input \q0_reg[0]_i_3__58_1 ;
  input \q0_reg[0]_i_3__58_2 ;
  input \q0_reg[0]_i_3__58_3 ;
  input \q0_reg[0]_i_3__58_4 ;
  input \q0_reg[0]_i_3__58_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_66_q0;
  wire \q0[0]_i_4__64_n_3 ;
  wire \q0[0]_i_5__58_n_3 ;
  wire \q0[0]_i_6__58_n_3 ;
  wire \q0[0]_i_7__58_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__58_n_3 ;
  wire \q0_reg[0]_i_2__58_n_3 ;
  wire \q0_reg[0]_i_3__58_0 ;
  wire \q0_reg[0]_i_3__58_1 ;
  wire \q0_reg[0]_i_3__58_2 ;
  wire \q0_reg[0]_i_3__58_3 ;
  wire \q0_reg[0]_i_3__58_4 ;
  wire \q0_reg[0]_i_3__58_5 ;
  wire \q0_reg[0]_i_3__58_n_3 ;

  LUT6 #(
    .INIT(64'h0284000040000009)) 
    \q0[0]_i_4__64 
       (.I0(\q0_reg[0]_i_3__58_0 ),
        .I1(\q0_reg[0]_i_3__58_1 ),
        .I2(\q0_reg[0]_i_3__58_2 ),
        .I3(\q0_reg[0]_i_3__58_4 ),
        .I4(\q0_reg[0]_i_3__58_3 ),
        .I5(\q0_reg[0]_i_3__58_5 ),
        .O(\q0[0]_i_4__64_n_3 ));
  LUT6 #(
    .INIT(64'h0400002008822000)) 
    \q0[0]_i_5__58 
       (.I0(\q0_reg[0]_i_3__58_0 ),
        .I1(\q0_reg[0]_i_3__58_5 ),
        .I2(\q0_reg[0]_i_3__58_3 ),
        .I3(\q0_reg[0]_i_3__58_4 ),
        .I4(\q0_reg[0]_i_3__58_2 ),
        .I5(\q0_reg[0]_i_3__58_1 ),
        .O(\q0[0]_i_5__58_n_3 ));
  LUT6 #(
    .INIT(64'h0002100000402200)) 
    \q0[0]_i_6__58 
       (.I0(\q0_reg[0]_i_3__58_0 ),
        .I1(\q0_reg[0]_i_3__58_1 ),
        .I2(\q0_reg[0]_i_3__58_2 ),
        .I3(\q0_reg[0]_i_3__58_4 ),
        .I4(\q0_reg[0]_i_3__58_3 ),
        .I5(\q0_reg[0]_i_3__58_5 ),
        .O(\q0[0]_i_6__58_n_3 ));
  LUT6 #(
    .INIT(64'h0204000021400205)) 
    \q0[0]_i_7__58 
       (.I0(\q0_reg[0]_i_3__58_0 ),
        .I1(\q0_reg[0]_i_3__58_1 ),
        .I2(\q0_reg[0]_i_3__58_2 ),
        .I3(\q0_reg[0]_i_3__58_3 ),
        .I4(\q0_reg[0]_i_3__58_4 ),
        .I5(\q0_reg[0]_i_3__58_5 ),
        .O(\q0[0]_i_7__58_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__58_n_3 ),
        .Q(p_ZL14storage_matrix_66_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__58 
       (.I0(\q0_reg[0]_i_2__58_n_3 ),
        .I1(\q0_reg[0]_i_3__58_n_3 ),
        .O(\q0_reg[0]_i_1__58_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__58 
       (.I0(\q0[0]_i_4__64_n_3 ),
        .I1(\q0[0]_i_5__58_n_3 ),
        .O(\q0_reg[0]_i_2__58_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__58 
       (.I0(\q0[0]_i_6__58_n_3 ),
        .I1(\q0[0]_i_7__58_n_3 ),
        .O(\q0_reg[0]_i_3__58_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R
   (p_ZL14storage_matrix_67_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__84_0 ,
    \q0_reg[0]_i_2__84_1 ,
    \q0_reg[0]_i_2__84_2 ,
    \q0_reg[0]_i_2__84_3 ,
    \q0_reg[0]_i_2__84_4 ,
    \q0_reg[0]_i_2__84_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_67_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__84_0 ;
  input \q0_reg[0]_i_2__84_1 ;
  input \q0_reg[0]_i_2__84_2 ;
  input \q0_reg[0]_i_2__84_3 ;
  input \q0_reg[0]_i_2__84_4 ;
  input \q0_reg[0]_i_2__84_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_67_q0;
  wire \q0[0]_i_4__94_n_3 ;
  wire \q0[0]_i_5__84_n_3 ;
  wire \q0[0]_i_6__84_n_3 ;
  wire \q0[0]_i_7__84_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__84_n_3 ;
  wire \q0_reg[0]_i_2__84_0 ;
  wire \q0_reg[0]_i_2__84_1 ;
  wire \q0_reg[0]_i_2__84_2 ;
  wire \q0_reg[0]_i_2__84_3 ;
  wire \q0_reg[0]_i_2__84_4 ;
  wire \q0_reg[0]_i_2__84_5 ;
  wire \q0_reg[0]_i_2__84_n_3 ;
  wire \q0_reg[0]_i_3__84_n_3 ;

  LUT6 #(
    .INIT(64'h0000000002001028)) 
    \q0[0]_i_4__94 
       (.I0(\q0_reg[0]_i_2__84_2 ),
        .I1(\q0_reg[0]_i_2__84_3 ),
        .I2(\q0_reg[0]_i_2__84_4 ),
        .I3(\q0_reg[0]_i_2__84_5 ),
        .I4(\q0_reg[0]_i_2__84_1 ),
        .I5(\q0_reg[0]_i_2__84_0 ),
        .O(\q0[0]_i_4__94_n_3 ));
  LUT6 #(
    .INIT(64'h2080050040040002)) 
    \q0[0]_i_5__84 
       (.I0(\q0_reg[0]_i_2__84_0 ),
        .I1(\q0_reg[0]_i_2__84_1 ),
        .I2(\q0_reg[0]_i_2__84_2 ),
        .I3(\q0_reg[0]_i_2__84_3 ),
        .I4(\q0_reg[0]_i_2__84_4 ),
        .I5(\q0_reg[0]_i_2__84_5 ),
        .O(\q0[0]_i_5__84_n_3 ));
  LUT6 #(
    .INIT(64'h08B0900008000000)) 
    \q0[0]_i_6__84 
       (.I0(\q0_reg[0]_i_2__84_0 ),
        .I1(\q0_reg[0]_i_2__84_2 ),
        .I2(\q0_reg[0]_i_2__84_4 ),
        .I3(\q0_reg[0]_i_2__84_3 ),
        .I4(\q0_reg[0]_i_2__84_5 ),
        .I5(\q0_reg[0]_i_2__84_1 ),
        .O(\q0[0]_i_6__84_n_3 ));
  LUT6 #(
    .INIT(64'h080040000000B000)) 
    \q0[0]_i_7__84 
       (.I0(\q0_reg[0]_i_2__84_5 ),
        .I1(\q0_reg[0]_i_2__84_0 ),
        .I2(\q0_reg[0]_i_2__84_2 ),
        .I3(\q0_reg[0]_i_2__84_3 ),
        .I4(\q0_reg[0]_i_2__84_4 ),
        .I5(\q0_reg[0]_i_2__84_1 ),
        .O(\q0[0]_i_7__84_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__84_n_3 ),
        .Q(p_ZL14storage_matrix_67_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__84 
       (.I0(\q0_reg[0]_i_2__84_n_3 ),
        .I1(\q0_reg[0]_i_3__84_n_3 ),
        .O(\q0_reg[0]_i_1__84_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__84 
       (.I0(\q0[0]_i_4__94_n_3 ),
        .I1(\q0[0]_i_5__84_n_3 ),
        .O(\q0_reg[0]_i_2__84_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__84 
       (.I0(\q0[0]_i_6__84_n_3 ),
        .I1(\q0[0]_i_7__84_n_3 ),
        .O(\q0_reg[0]_i_3__84_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R
   (p_ZL14storage_matrix_68_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__105_0 ,
    \q0_reg[0]_i_3__105_1 ,
    \q0_reg[0]_i_3__105_2 ,
    \q0_reg[0]_i_3__105_3 ,
    \q0_reg[0]_i_3__105_4 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_68_q0;
  input [1:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__105_0 ;
  input \q0_reg[0]_i_3__105_1 ;
  input \q0_reg[0]_i_3__105_2 ;
  input \q0_reg[0]_i_3__105_3 ;
  input \q0_reg[0]_i_3__105_4 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_68_q0;
  wire \q0[0]_i_4__118_n_3 ;
  wire \q0[0]_i_5__105_n_3 ;
  wire \q0[0]_i_6__105_n_3 ;
  wire \q0[0]_i_7__105_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__105_n_3 ;
  wire \q0_reg[0]_i_2__105_n_3 ;
  wire \q0_reg[0]_i_3__105_0 ;
  wire \q0_reg[0]_i_3__105_1 ;
  wire \q0_reg[0]_i_3__105_2 ;
  wire \q0_reg[0]_i_3__105_3 ;
  wire \q0_reg[0]_i_3__105_4 ;
  wire \q0_reg[0]_i_3__105_n_3 ;

  LUT6 #(
    .INIT(64'h0800006000003000)) 
    \q0[0]_i_4__118 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__105_0 ),
        .I2(\q0_reg[0]_i_3__105_1 ),
        .I3(\q0_reg[0]_i_3__105_2 ),
        .I4(\q0_reg[0]_i_3__105_3 ),
        .I5(\q0_reg[0]_i_3__105_4 ),
        .O(\q0[0]_i_4__118_n_3 ));
  LUT6 #(
    .INIT(64'h0020204000000000)) 
    \q0[0]_i_5__105 
       (.I0(\q0_reg[0]_i_3__105_1 ),
        .I1(\q0_reg[0]_i_3__105_2 ),
        .I2(\q0_reg[0]_i_3__105_3 ),
        .I3(\q0_reg[0]_i_3__105_4 ),
        .I4(\q0_reg[0]_i_3__105_0 ),
        .I5(Q[0]),
        .O(\q0[0]_i_5__105_n_3 ));
  LUT6 #(
    .INIT(64'h0002000100400804)) 
    \q0[0]_i_6__105 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_3__105_0 ),
        .I2(\q0_reg[0]_i_3__105_1 ),
        .I3(\q0_reg[0]_i_3__105_2 ),
        .I4(\q0_reg[0]_i_3__105_3 ),
        .I5(\q0_reg[0]_i_3__105_4 ),
        .O(\q0[0]_i_6__105_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000800201)) 
    \q0[0]_i_7__105 
       (.I0(\q0_reg[0]_i_3__105_1 ),
        .I1(\q0_reg[0]_i_3__105_2 ),
        .I2(\q0_reg[0]_i_3__105_3 ),
        .I3(\q0_reg[0]_i_3__105_4 ),
        .I4(\q0_reg[0]_i_3__105_0 ),
        .I5(Q[0]),
        .O(\q0[0]_i_7__105_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__105_n_3 ),
        .Q(p_ZL14storage_matrix_68_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__105 
       (.I0(\q0_reg[0]_i_2__105_n_3 ),
        .I1(\q0_reg[0]_i_3__105_n_3 ),
        .O(\q0_reg[0]_i_1__105_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_2__105 
       (.I0(\q0[0]_i_4__118_n_3 ),
        .I1(\q0[0]_i_5__105_n_3 ),
        .O(\q0_reg[0]_i_2__105_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__105 
       (.I0(\q0[0]_i_6__105_n_3 ),
        .I1(\q0[0]_i_7__105_n_3 ),
        .O(\q0_reg[0]_i_3__105_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R
   (p_ZL14storage_matrix_69_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_i_2__129_0 ,
    \q0_reg[0]_i_2__129_1 ,
    \q0_reg[0]_i_2__129_2 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_69_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [2:0]Q;
  input \q0_reg[0]_i_2__129_0 ;
  input \q0_reg[0]_i_2__129_1 ;
  input \q0_reg[0]_i_2__129_2 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_69_q0;
  wire \q0[0]_i_4__149_n_3 ;
  wire \q0[0]_i_5__130_n_3 ;
  wire \q0[0]_i_6__130_n_3 ;
  wire \q0[0]_i_7__129_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__129_n_3 ;
  wire \q0_reg[0]_i_2__129_0 ;
  wire \q0_reg[0]_i_2__129_1 ;
  wire \q0_reg[0]_i_2__129_2 ;
  wire \q0_reg[0]_i_2__129_n_3 ;
  wire \q0_reg[0]_i_3__129_n_3 ;

  LUT6 #(
    .INIT(64'h2000001000400000)) 
    \q0[0]_i_4__149 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__129_0 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_2__129_1 ),
        .I5(\q0_reg[0]_i_2__129_2 ),
        .O(\q0[0]_i_4__149_n_3 ));
  LUT6 #(
    .INIT(64'h0008020000840040)) 
    \q0[0]_i_5__130 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_i_2__129_0 ),
        .I2(\q0_reg[0]_i_2__129_1 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_2__129_2 ),
        .I5(Q[1]),
        .O(\q0[0]_i_5__130_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000050080)) 
    \q0[0]_i_6__130 
       (.I0(\q0_reg[0]_i_2__129_2 ),
        .I1(\q0_reg[0]_i_2__129_1 ),
        .I2(Q[2]),
        .I3(\q0_reg[0]_i_2__129_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\q0[0]_i_6__130_n_3 ));
  LUT6 #(
    .INIT(64'h0300000C0A802010)) 
    \q0[0]_i_7__129 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__129_2 ),
        .I3(\q0_reg[0]_i_2__129_1 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_2__129_0 ),
        .O(\q0[0]_i_7__129_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__129_n_3 ),
        .Q(p_ZL14storage_matrix_69_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__129 
       (.I0(\q0_reg[0]_i_2__129_n_3 ),
        .I1(\q0_reg[0]_i_3__129_n_3 ),
        .O(\q0_reg[0]_i_1__129_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__129 
       (.I0(\q0[0]_i_4__149_n_3 ),
        .I1(\q0[0]_i_5__130_n_3 ),
        .O(\q0_reg[0]_i_2__129_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__129 
       (.I0(\q0[0]_i_6__130_n_3 ),
        .I1(\q0[0]_i_7__129_n_3 ),
        .O(\q0_reg[0]_i_3__129_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R
   (p_ZL14storage_matrix_6_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__147_0 ,
    Q,
    \q0_reg[0]_i_2__147_1 ,
    \q0_reg[0]_i_2__147_2 ,
    \q0_reg[0]_i_2__147_3 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_6_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__147_0 ;
  input [1:0]Q;
  input \q0_reg[0]_i_2__147_1 ;
  input \q0_reg[0]_i_2__147_2 ;
  input \q0_reg[0]_i_2__147_3 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_6_q0;
  wire \q0[0]_i_4__172_n_3 ;
  wire \q0[0]_i_5__148_n_3 ;
  wire \q0[0]_i_6__148_n_3 ;
  wire \q0[0]_i_7__147_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__147_n_3 ;
  wire \q0_reg[0]_i_2__147_0 ;
  wire \q0_reg[0]_i_2__147_1 ;
  wire \q0_reg[0]_i_2__147_2 ;
  wire \q0_reg[0]_i_2__147_3 ;
  wire \q0_reg[0]_i_2__147_n_3 ;
  wire \q0_reg[0]_i_3__147_n_3 ;

  LUT6 #(
    .INIT(64'h0040014000000000)) 
    \q0[0]_i_4__172 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__147_1 ),
        .I2(\q0_reg[0]_i_2__147_2 ),
        .I3(\q0_reg[0]_i_2__147_3 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__147_0 ),
        .O(\q0[0]_i_4__172_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001040000)) 
    \q0[0]_i_5__148 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__147_1 ),
        .I2(\q0_reg[0]_i_2__147_2 ),
        .I3(\q0_reg[0]_i_2__147_3 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_2__147_0 ),
        .O(\q0[0]_i_5__148_n_3 ));
  LUT6 #(
    .INIT(64'h0820100000800051)) 
    \q0[0]_i_6__148 
       (.I0(\q0_reg[0]_i_2__147_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__147_1 ),
        .I3(\q0_reg[0]_i_2__147_2 ),
        .I4(\q0_reg[0]_i_2__147_3 ),
        .I5(Q[0]),
        .O(\q0[0]_i_6__148_n_3 ));
  LUT6 #(
    .INIT(64'h0002140000000000)) 
    \q0[0]_i_7__147 
       (.I0(\q0_reg[0]_i_2__147_1 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_i_2__147_3 ),
        .I3(\q0_reg[0]_i_2__147_2 ),
        .I4(Q[1]),
        .I5(\q0_reg[0]_i_2__147_0 ),
        .O(\q0[0]_i_7__147_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__147_n_3 ),
        .Q(p_ZL14storage_matrix_6_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__147 
       (.I0(\q0_reg[0]_i_2__147_n_3 ),
        .I1(\q0_reg[0]_i_3__147_n_3 ),
        .O(\q0_reg[0]_i_1__147_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__147 
       (.I0(\q0[0]_i_4__172_n_3 ),
        .I1(\q0[0]_i_5__148_n_3 ),
        .O(\q0_reg[0]_i_2__147_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__147 
       (.I0(\q0[0]_i_6__148_n_3 ),
        .I1(\q0[0]_i_7__147_n_3 ),
        .O(\q0_reg[0]_i_3__147_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R
   (p_ZL14storage_matrix_70_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    address0,
    Q,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_70_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [1:0]address0;
  input [0:0]Q;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_70_q0;
  wire \q0[0]_i_1__44_n_3 ;
  wire \q0[0]_i_2__43_n_3 ;
  wire \q0[0]_i_3__38_n_3 ;
  wire \q0[0]_i_4__180_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT5 #(
    .INIT(32'hB8F3B8C0)) 
    \q0[0]_i_1__44 
       (.I0(\q0[0]_i_2__43_n_3 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0[0]_i_3__38_n_3 ),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0[0]_i_4__180_n_3 ),
        .O(\q0[0]_i_1__44_n_3 ));
  LUT6 #(
    .INIT(64'h0200000000040002)) 
    \q0[0]_i_2__43 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_4 ),
        .I2(Q),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_2__43_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \q0[0]_i_3__38 
       (.I0(\q0_reg[0]_3 ),
        .I1(address0[0]),
        .I2(address0[1]),
        .I3(Q),
        .I4(\q0_reg[0]_4 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_3__38_n_3 ));
  LUT6 #(
    .INIT(64'h004008020A800001)) 
    \q0[0]_i_4__180 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[0]),
        .I3(address0[1]),
        .I4(Q),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_4__180_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__44_n_3 ),
        .Q(p_ZL14storage_matrix_70_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    address0,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [1:0]address0;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [0:0]\q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire \q0[0]_i_1__53_n_3 ;
  wire \q0[0]_i_2__52_n_3 ;
  wire \q0[0]_i_3__46_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;

  LUT6 #(
    .INIT(64'h202000002020FF00)) 
    \q0[0]_i_1__53 
       (.I0(\q0[0]_i_2__52_n_3 ),
        .I1(address0[1]),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0[0]_i_3__46_n_3 ),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_1__53_n_3 ));
  LUT5 #(
    .INIT(32'h10000083)) 
    \q0[0]_i_2__52 
       (.I0(\q0_reg[0]_4 ),
        .I1(\q0_reg[0]_5 ),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_6 ),
        .I4(address0[0]),
        .O(\q0[0]_i_2__52_n_3 ));
  LUT6 #(
    .INIT(64'h2400000000000208)) 
    \q0[0]_i_3__46 
       (.I0(\q0_reg[0]_6 ),
        .I1(\q0_reg[0]_5 ),
        .I2(\q0_reg[0]_1 ),
        .I3(address0[1]),
        .I4(address0[0]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_3__46_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0[0]_i_1__53_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R
   (p_ZL14storage_matrix_72_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__7_0 ,
    \q0_reg[0]_i_3__7_1 ,
    \q0_reg[0]_i_3__7_2 ,
    \q0_reg[0]_i_3__7_3 ,
    \q0_reg[0]_i_3__7_4 ,
    \q0_reg[0]_i_3__7_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_72_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__7_0 ;
  input \q0_reg[0]_i_3__7_1 ;
  input \q0_reg[0]_i_3__7_2 ;
  input \q0_reg[0]_i_3__7_3 ;
  input \q0_reg[0]_i_3__7_4 ;
  input \q0_reg[0]_i_3__7_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_72_q0;
  wire \q0[0]_i_4__7_n_3 ;
  wire \q0[0]_i_5__7_n_3 ;
  wire \q0[0]_i_6__7_n_3 ;
  wire \q0[0]_i_7__7_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__7_n_3 ;
  wire \q0_reg[0]_i_2__7_n_3 ;
  wire \q0_reg[0]_i_3__7_0 ;
  wire \q0_reg[0]_i_3__7_1 ;
  wire \q0_reg[0]_i_3__7_2 ;
  wire \q0_reg[0]_i_3__7_3 ;
  wire \q0_reg[0]_i_3__7_4 ;
  wire \q0_reg[0]_i_3__7_5 ;
  wire \q0_reg[0]_i_3__7_n_3 ;

  LUT6 #(
    .INIT(64'h8300002002008000)) 
    \q0[0]_i_4__7 
       (.I0(\q0_reg[0]_i_3__7_0 ),
        .I1(\q0_reg[0]_i_3__7_1 ),
        .I2(\q0_reg[0]_i_3__7_3 ),
        .I3(\q0_reg[0]_i_3__7_2 ),
        .I4(\q0_reg[0]_i_3__7_4 ),
        .I5(\q0_reg[0]_i_3__7_5 ),
        .O(\q0[0]_i_4__7_n_3 ));
  LUT6 #(
    .INIT(64'h080800120A100405)) 
    \q0[0]_i_5__7 
       (.I0(\q0_reg[0]_i_3__7_0 ),
        .I1(\q0_reg[0]_i_3__7_5 ),
        .I2(\q0_reg[0]_i_3__7_1 ),
        .I3(\q0_reg[0]_i_3__7_2 ),
        .I4(\q0_reg[0]_i_3__7_3 ),
        .I5(\q0_reg[0]_i_3__7_4 ),
        .O(\q0[0]_i_5__7_n_3 ));
  LUT6 #(
    .INIT(64'h2000000240001011)) 
    \q0[0]_i_6__7 
       (.I0(\q0_reg[0]_i_3__7_0 ),
        .I1(\q0_reg[0]_i_3__7_4 ),
        .I2(\q0_reg[0]_i_3__7_3 ),
        .I3(\q0_reg[0]_i_3__7_2 ),
        .I4(\q0_reg[0]_i_3__7_1 ),
        .I5(\q0_reg[0]_i_3__7_5 ),
        .O(\q0[0]_i_6__7_n_3 ));
  LUT6 #(
    .INIT(64'h0002446000000000)) 
    \q0[0]_i_7__7 
       (.I0(\q0_reg[0]_i_3__7_0 ),
        .I1(\q0_reg[0]_i_3__7_1 ),
        .I2(\q0_reg[0]_i_3__7_2 ),
        .I3(\q0_reg[0]_i_3__7_3 ),
        .I4(\q0_reg[0]_i_3__7_4 ),
        .I5(\q0_reg[0]_i_3__7_5 ),
        .O(\q0[0]_i_7__7_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__7_n_3 ),
        .Q(p_ZL14storage_matrix_72_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__7 
       (.I0(\q0_reg[0]_i_2__7_n_3 ),
        .I1(\q0_reg[0]_i_3__7_n_3 ),
        .O(\q0_reg[0]_i_1__7_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__7 
       (.I0(\q0[0]_i_4__7_n_3 ),
        .I1(\q0[0]_i_5__7_n_3 ),
        .O(\q0_reg[0]_i_2__7_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__7 
       (.I0(\q0[0]_i_6__7_n_3 ),
        .I1(\q0[0]_i_7__7_n_3 ),
        .O(\q0_reg[0]_i_3__7_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R
   (p_ZL14storage_matrix_73_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__35_0 ,
    \q0_reg[0]_i_3__35_1 ,
    \q0_reg[0]_i_3__35_2 ,
    \q0_reg[0]_i_3__35_3 ,
    \q0_reg[0]_i_3__35_4 ,
    \q0_reg[0]_i_3__35_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_73_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__35_0 ;
  input \q0_reg[0]_i_3__35_1 ;
  input \q0_reg[0]_i_3__35_2 ;
  input \q0_reg[0]_i_3__35_3 ;
  input \q0_reg[0]_i_3__35_4 ;
  input \q0_reg[0]_i_3__35_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_73_q0;
  wire \q0[0]_i_4__38_n_3 ;
  wire \q0[0]_i_5__35_n_3 ;
  wire \q0[0]_i_6__35_n_3 ;
  wire \q0[0]_i_7__35_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__35_n_3 ;
  wire \q0_reg[0]_i_2__35_n_3 ;
  wire \q0_reg[0]_i_3__35_0 ;
  wire \q0_reg[0]_i_3__35_1 ;
  wire \q0_reg[0]_i_3__35_2 ;
  wire \q0_reg[0]_i_3__35_3 ;
  wire \q0_reg[0]_i_3__35_4 ;
  wire \q0_reg[0]_i_3__35_5 ;
  wire \q0_reg[0]_i_3__35_n_3 ;

  LUT6 #(
    .INIT(64'h0120002200000000)) 
    \q0[0]_i_4__38 
       (.I0(\q0_reg[0]_i_3__35_0 ),
        .I1(\q0_reg[0]_i_3__35_1 ),
        .I2(\q0_reg[0]_i_3__35_2 ),
        .I3(\q0_reg[0]_i_3__35_3 ),
        .I4(\q0_reg[0]_i_3__35_4 ),
        .I5(\q0_reg[0]_i_3__35_5 ),
        .O(\q0[0]_i_4__38_n_3 ));
  LUT6 #(
    .INIT(64'h0120000000000000)) 
    \q0[0]_i_5__35 
       (.I0(\q0_reg[0]_i_3__35_0 ),
        .I1(\q0_reg[0]_i_3__35_1 ),
        .I2(\q0_reg[0]_i_3__35_3 ),
        .I3(\q0_reg[0]_i_3__35_2 ),
        .I4(\q0_reg[0]_i_3__35_4 ),
        .I5(\q0_reg[0]_i_3__35_5 ),
        .O(\q0[0]_i_5__35_n_3 ));
  LUT6 #(
    .INIT(64'h1000010080800040)) 
    \q0[0]_i_6__35 
       (.I0(\q0_reg[0]_i_3__35_0 ),
        .I1(\q0_reg[0]_i_3__35_5 ),
        .I2(\q0_reg[0]_i_3__35_3 ),
        .I3(\q0_reg[0]_i_3__35_2 ),
        .I4(\q0_reg[0]_i_3__35_4 ),
        .I5(\q0_reg[0]_i_3__35_1 ),
        .O(\q0[0]_i_6__35_n_3 ));
  LUT6 #(
    .INIT(64'h0140080100000200)) 
    \q0[0]_i_7__35 
       (.I0(\q0_reg[0]_i_3__35_0 ),
        .I1(\q0_reg[0]_i_3__35_4 ),
        .I2(\q0_reg[0]_i_3__35_2 ),
        .I3(\q0_reg[0]_i_3__35_3 ),
        .I4(\q0_reg[0]_i_3__35_1 ),
        .I5(\q0_reg[0]_i_3__35_5 ),
        .O(\q0[0]_i_7__35_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__35_n_3 ),
        .Q(p_ZL14storage_matrix_73_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__35 
       (.I0(\q0_reg[0]_i_2__35_n_3 ),
        .I1(\q0_reg[0]_i_3__35_n_3 ),
        .O(\q0_reg[0]_i_1__35_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__35 
       (.I0(\q0[0]_i_4__38_n_3 ),
        .I1(\q0[0]_i_5__35_n_3 ),
        .O(\q0_reg[0]_i_2__35_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__35 
       (.I0(\q0[0]_i_6__35_n_3 ),
        .I1(\q0[0]_i_7__35_n_3 ),
        .O(\q0_reg[0]_i_3__35_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R
   (p_ZL14storage_matrix_74_q0,
    \q0_reg[0]_0 ,
    address0,
    Q,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_74_q0;
  input \q0_reg[0]_0 ;
  input [1:0]address0;
  input [0:0]Q;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_74_q0;
  wire \q0[0]_i_1__12_n_3 ;
  wire \q0[0]_i_2__12_n_3 ;
  wire \q0[0]_i_3__10_n_3 ;
  wire \q0[0]_i_4__65_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'hAFA0A0A0C0C0C0C0)) 
    \q0[0]_i_1__12 
       (.I0(\q0[0]_i_2__12_n_3 ),
        .I1(\q0[0]_i_3__10_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_4__65_n_3 ),
        .I4(address0[1]),
        .I5(Q),
        .O(\q0[0]_i_1__12_n_3 ));
  LUT6 #(
    .INIT(64'h8200020000101002)) 
    \q0[0]_i_2__12 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_4 ),
        .I5(address0[1]),
        .O(\q0[0]_i_2__12_n_3 ));
  LUT6 #(
    .INIT(64'h0000020010000004)) 
    \q0[0]_i_3__10 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_4 ),
        .I4(address0[0]),
        .I5(address0[1]),
        .O(\q0[0]_i_3__10_n_3 ));
  LUT5 #(
    .INIT(32'h20C08140)) 
    \q0[0]_i_4__65 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[0]_4 ),
        .I4(address0[0]),
        .O(\q0[0]_i_4__65_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__12_n_3 ),
        .Q(p_ZL14storage_matrix_74_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R
   (p_ZL14storage_matrix_75_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__85_0 ,
    \q0_reg[0]_i_3__85_1 ,
    \q0_reg[0]_i_3__85_2 ,
    \q0_reg[0]_i_3__85_3 ,
    \q0_reg[0]_i_3__85_4 ,
    \q0_reg[0]_i_3__85_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_75_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__85_0 ;
  input \q0_reg[0]_i_3__85_1 ;
  input \q0_reg[0]_i_3__85_2 ;
  input \q0_reg[0]_i_3__85_3 ;
  input \q0_reg[0]_i_3__85_4 ;
  input \q0_reg[0]_i_3__85_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_75_q0;
  wire \q0[0]_i_4__95_n_3 ;
  wire \q0[0]_i_5__85_n_3 ;
  wire \q0[0]_i_6__85_n_3 ;
  wire \q0[0]_i_7__85_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__85_n_3 ;
  wire \q0_reg[0]_i_2__85_n_3 ;
  wire \q0_reg[0]_i_3__85_0 ;
  wire \q0_reg[0]_i_3__85_1 ;
  wire \q0_reg[0]_i_3__85_2 ;
  wire \q0_reg[0]_i_3__85_3 ;
  wire \q0_reg[0]_i_3__85_4 ;
  wire \q0_reg[0]_i_3__85_5 ;
  wire \q0_reg[0]_i_3__85_n_3 ;

  LUT6 #(
    .INIT(64'h00000080400000A4)) 
    \q0[0]_i_4__95 
       (.I0(\q0_reg[0]_i_3__85_0 ),
        .I1(\q0_reg[0]_i_3__85_2 ),
        .I2(\q0_reg[0]_i_3__85_4 ),
        .I3(\q0_reg[0]_i_3__85_3 ),
        .I4(\q0_reg[0]_i_3__85_5 ),
        .I5(\q0_reg[0]_i_3__85_1 ),
        .O(\q0[0]_i_4__95_n_3 ));
  LUT6 #(
    .INIT(64'h0008100004000020)) 
    \q0[0]_i_5__85 
       (.I0(\q0_reg[0]_i_3__85_0 ),
        .I1(\q0_reg[0]_i_3__85_1 ),
        .I2(\q0_reg[0]_i_3__85_2 ),
        .I3(\q0_reg[0]_i_3__85_4 ),
        .I4(\q0_reg[0]_i_3__85_3 ),
        .I5(\q0_reg[0]_i_3__85_5 ),
        .O(\q0[0]_i_5__85_n_3 ));
  LUT6 #(
    .INIT(64'h048800A000001802)) 
    \q0[0]_i_6__85 
       (.I0(\q0_reg[0]_i_3__85_0 ),
        .I1(\q0_reg[0]_i_3__85_1 ),
        .I2(\q0_reg[0]_i_3__85_2 ),
        .I3(\q0_reg[0]_i_3__85_3 ),
        .I4(\q0_reg[0]_i_3__85_4 ),
        .I5(\q0_reg[0]_i_3__85_5 ),
        .O(\q0[0]_i_6__85_n_3 ));
  LUT6 #(
    .INIT(64'h8000000080043000)) 
    \q0[0]_i_7__85 
       (.I0(\q0_reg[0]_i_3__85_1 ),
        .I1(\q0_reg[0]_i_3__85_0 ),
        .I2(\q0_reg[0]_i_3__85_2 ),
        .I3(\q0_reg[0]_i_3__85_4 ),
        .I4(\q0_reg[0]_i_3__85_3 ),
        .I5(\q0_reg[0]_i_3__85_5 ),
        .O(\q0[0]_i_7__85_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__85_n_3 ),
        .Q(p_ZL14storage_matrix_75_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__85 
       (.I0(\q0_reg[0]_i_2__85_n_3 ),
        .I1(\q0_reg[0]_i_3__85_n_3 ),
        .O(\q0_reg[0]_i_1__85_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__85 
       (.I0(\q0[0]_i_4__95_n_3 ),
        .I1(\q0[0]_i_5__85_n_3 ),
        .O(\q0_reg[0]_i_2__85_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__85 
       (.I0(\q0[0]_i_6__85_n_3 ),
        .I1(\q0[0]_i_7__85_n_3 ),
        .O(\q0_reg[0]_i_3__85_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R
   (p_ZL14storage_matrix_76_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_2__106_0 ,
    \q0_reg[0]_i_2__106_1 ,
    \q0_reg[0]_i_2__106_2 ,
    \q0_reg[0]_i_2__106_3 ,
    \q0_reg[0]_i_2__106_4 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_76_q0;
  input [1:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_2__106_0 ;
  input \q0_reg[0]_i_2__106_1 ;
  input \q0_reg[0]_i_2__106_2 ;
  input \q0_reg[0]_i_2__106_3 ;
  input \q0_reg[0]_i_2__106_4 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_76_q0;
  wire \q0[0]_i_4__119_n_3 ;
  wire \q0[0]_i_5__106_n_3 ;
  wire \q0[0]_i_6__106_n_3 ;
  wire \q0[0]_i_7__106_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__106_n_3 ;
  wire \q0_reg[0]_i_2__106_0 ;
  wire \q0_reg[0]_i_2__106_1 ;
  wire \q0_reg[0]_i_2__106_2 ;
  wire \q0_reg[0]_i_2__106_3 ;
  wire \q0_reg[0]_i_2__106_4 ;
  wire \q0_reg[0]_i_2__106_n_3 ;
  wire \q0_reg[0]_i_3__106_n_3 ;

  LUT6 #(
    .INIT(64'h000000004000800B)) 
    \q0[0]_i_4__119 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__106_0 ),
        .I2(\q0_reg[0]_i_2__106_4 ),
        .I3(\q0_reg[0]_i_2__106_2 ),
        .I4(\q0_reg[0]_i_2__106_3 ),
        .I5(\q0_reg[0]_i_2__106_1 ),
        .O(\q0[0]_i_4__119_n_3 ));
  LUT6 #(
    .INIT(64'h0850108402000020)) 
    \q0[0]_i_5__106 
       (.I0(\q0_reg[0]_i_2__106_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__106_3 ),
        .I3(\q0_reg[0]_i_2__106_2 ),
        .I4(\q0_reg[0]_i_2__106_4 ),
        .I5(\q0_reg[0]_i_2__106_1 ),
        .O(\q0[0]_i_5__106_n_3 ));
  LUT6 #(
    .INIT(64'h0001600800000410)) 
    \q0[0]_i_6__106 
       (.I0(\q0_reg[0]_i_2__106_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_2__106_1 ),
        .I3(\q0_reg[0]_i_2__106_2 ),
        .I4(\q0_reg[0]_i_2__106_3 ),
        .I5(\q0_reg[0]_i_2__106_4 ),
        .O(\q0[0]_i_6__106_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \q0[0]_i_7__106 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__106_4 ),
        .I2(\q0_reg[0]_i_2__106_2 ),
        .I3(\q0_reg[0]_i_2__106_3 ),
        .I4(\q0_reg[0]_i_2__106_1 ),
        .I5(\q0_reg[0]_i_2__106_0 ),
        .O(\q0[0]_i_7__106_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__106_n_3 ),
        .Q(p_ZL14storage_matrix_76_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__106 
       (.I0(\q0_reg[0]_i_2__106_n_3 ),
        .I1(\q0_reg[0]_i_3__106_n_3 ),
        .O(\q0_reg[0]_i_1__106_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__106 
       (.I0(\q0[0]_i_4__119_n_3 ),
        .I1(\q0[0]_i_5__106_n_3 ),
        .O(\q0_reg[0]_i_2__106_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__106 
       (.I0(\q0[0]_i_6__106_n_3 ),
        .I1(\q0[0]_i_7__106_n_3 ),
        .O(\q0_reg[0]_i_3__106_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R
   (p_ZL14storage_matrix_77_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__130_0 ,
    \q0_reg[0]_i_3__130_1 ,
    \q0_reg[0]_i_3__130_2 ,
    \q0_reg[0]_i_3__130_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_77_q0;
  input [2:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__130_0 ;
  input \q0_reg[0]_i_3__130_1 ;
  input \q0_reg[0]_i_3__130_2 ;
  input \q0_reg[0]_i_3__130_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_77_q0;
  wire \q0[0]_i_4__150_n_3 ;
  wire \q0[0]_i_5__131_n_3 ;
  wire \q0[0]_i_6__131_n_3 ;
  wire \q0[0]_i_7__130_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__130_n_3 ;
  wire \q0_reg[0]_i_2__130_n_3 ;
  wire \q0_reg[0]_i_3__130_0 ;
  wire \q0_reg[0]_i_3__130_1 ;
  wire \q0_reg[0]_i_3__130_2 ;
  wire \q0_reg[0]_i_3__130_3 ;
  wire \q0_reg[0]_i_3__130_n_3 ;

  LUT6 #(
    .INIT(64'h0100000000002000)) 
    \q0[0]_i_4__150 
       (.I0(\q0_reg[0]_i_3__130_0 ),
        .I1(\q0_reg[0]_i_3__130_3 ),
        .I2(Q[2]),
        .I3(\q0_reg[0]_i_3__130_2 ),
        .I4(\q0_reg[0]_i_3__130_1 ),
        .I5(Q[1]),
        .O(\q0[0]_i_4__150_n_3 ));
  LUT6 #(
    .INIT(64'h0002080000001000)) 
    \q0[0]_i_5__131 
       (.I0(\q0_reg[0]_i_3__130_0 ),
        .I1(\q0_reg[0]_i_3__130_3 ),
        .I2(\q0_reg[0]_i_3__130_2 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__130_1 ),
        .I5(Q[1]),
        .O(\q0[0]_i_5__131_n_3 ));
  LUT6 #(
    .INIT(64'h0030008012002005)) 
    \q0[0]_i_6__131 
       (.I0(\q0_reg[0]_i_3__130_0 ),
        .I1(\q0_reg[0]_i_3__130_2 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__130_1 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__130_3 ),
        .O(\q0[0]_i_6__131_n_3 ));
  LUT6 #(
    .INIT(64'h0028004044080001)) 
    \q0[0]_i_7__130 
       (.I0(\q0_reg[0]_i_3__130_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__130_1 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__130_2 ),
        .I5(\q0_reg[0]_i_3__130_3 ),
        .O(\q0[0]_i_7__130_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__130_n_3 ),
        .Q(p_ZL14storage_matrix_77_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__130 
       (.I0(\q0_reg[0]_i_2__130_n_3 ),
        .I1(\q0_reg[0]_i_3__130_n_3 ),
        .O(\q0_reg[0]_i_1__130_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__130 
       (.I0(\q0[0]_i_4__150_n_3 ),
        .I1(\q0[0]_i_5__131_n_3 ),
        .O(\q0_reg[0]_i_2__130_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__130 
       (.I0(\q0[0]_i_6__131_n_3 ),
        .I1(\q0[0]_i_7__130_n_3 ),
        .O(\q0_reg[0]_i_3__130_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R
   (p_ZL14storage_matrix_78_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__154_0 ,
    \q0_reg[0]_i_3__154_1 ,
    Q,
    \q0_reg[0]_i_3__154_2 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_78_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__154_0 ;
  input \q0_reg[0]_i_3__154_1 ;
  input [2:0]Q;
  input \q0_reg[0]_i_3__154_2 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_78_q0;
  wire \q0[0]_i_4__181_n_3 ;
  wire \q0[0]_i_5__155_n_3 ;
  wire \q0[0]_i_6__155_n_3 ;
  wire \q0[0]_i_7__154_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__154_n_3 ;
  wire \q0_reg[0]_i_2__154_n_3 ;
  wire \q0_reg[0]_i_3__154_0 ;
  wire \q0_reg[0]_i_3__154_1 ;
  wire \q0_reg[0]_i_3__154_2 ;
  wire \q0_reg[0]_i_3__154_n_3 ;

  LUT6 #(
    .INIT(64'h0440160000000013)) 
    \q0[0]_i_4__181 
       (.I0(\q0_reg[0]_i_3__154_0 ),
        .I1(\q0_reg[0]_i_3__154_1 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_i_3__154_2 ),
        .I5(Q[2]),
        .O(\q0[0]_i_4__181_n_3 ));
  LUT6 #(
    .INIT(64'h0100002000080000)) 
    \q0[0]_i_5__155 
       (.I0(\q0_reg[0]_i_3__154_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__154_2 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__154_1 ),
        .O(\q0[0]_i_5__155_n_3 ));
  LUT6 #(
    .INIT(64'h0008000080012000)) 
    \q0[0]_i_6__155 
       (.I0(\q0_reg[0]_i_3__154_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__154_2 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__154_1 ),
        .O(\q0[0]_i_6__155_n_3 ));
  LUT6 #(
    .INIT(64'h0800080028010000)) 
    \q0[0]_i_7__154 
       (.I0(\q0_reg[0]_i_3__154_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__154_2 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__154_1 ),
        .O(\q0[0]_i_7__154_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__154_n_3 ),
        .Q(p_ZL14storage_matrix_78_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__154 
       (.I0(\q0_reg[0]_i_2__154_n_3 ),
        .I1(\q0_reg[0]_i_3__154_n_3 ),
        .O(\q0_reg[0]_i_1__154_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__154 
       (.I0(\q0[0]_i_4__181_n_3 ),
        .I1(\q0[0]_i_5__155_n_3 ),
        .O(\q0_reg[0]_i_2__154_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__154 
       (.I0(\q0[0]_i_6__155_n_3 ),
        .I1(\q0[0]_i_7__154_n_3 ),
        .O(\q0_reg[0]_i_3__154_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R
   (p_ZL14storage_matrix_79_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__177_0 ,
    \q0_reg[0]_i_3__177_1 ,
    \q0_reg[0]_i_3__177_2 ,
    \q0_reg[0]_i_3__177_3 ,
    \q0_reg[0]_i_3__177_4 ,
    \q0_reg[0]_i_3__177_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_79_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_3__177_0 ;
  input \q0_reg[0]_i_3__177_1 ;
  input \q0_reg[0]_i_3__177_2 ;
  input \q0_reg[0]_i_3__177_3 ;
  input \q0_reg[0]_i_3__177_4 ;
  input \q0_reg[0]_i_3__177_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_79_q0;
  wire \q0[0]_i_4__210_n_3 ;
  wire \q0[0]_i_5__179_n_3 ;
  wire \q0[0]_i_6__178_n_3 ;
  wire \q0[0]_i_7__177_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__177_n_3 ;
  wire \q0_reg[0]_i_2__177_n_3 ;
  wire \q0_reg[0]_i_3__177_0 ;
  wire \q0_reg[0]_i_3__177_1 ;
  wire \q0_reg[0]_i_3__177_2 ;
  wire \q0_reg[0]_i_3__177_3 ;
  wire \q0_reg[0]_i_3__177_4 ;
  wire \q0_reg[0]_i_3__177_5 ;
  wire \q0_reg[0]_i_3__177_n_3 ;

  LUT6 #(
    .INIT(64'h0108004088008000)) 
    \q0[0]_i_4__210 
       (.I0(\q0_reg[0]_i_3__177_0 ),
        .I1(\q0_reg[0]_i_3__177_2 ),
        .I2(\q0_reg[0]_i_3__177_3 ),
        .I3(\q0_reg[0]_i_3__177_4 ),
        .I4(\q0_reg[0]_i_3__177_5 ),
        .I5(\q0_reg[0]_i_3__177_1 ),
        .O(\q0[0]_i_4__210_n_3 ));
  LUT6 #(
    .INIT(64'h0448204030480000)) 
    \q0[0]_i_5__179 
       (.I0(\q0_reg[0]_i_3__177_0 ),
        .I1(\q0_reg[0]_i_3__177_1 ),
        .I2(\q0_reg[0]_i_3__177_2 ),
        .I3(\q0_reg[0]_i_3__177_3 ),
        .I4(\q0_reg[0]_i_3__177_4 ),
        .I5(\q0_reg[0]_i_3__177_5 ),
        .O(\q0[0]_i_5__179_n_3 ));
  LUT6 #(
    .INIT(64'h02000000040A0010)) 
    \q0[0]_i_6__178 
       (.I0(\q0_reg[0]_i_3__177_0 ),
        .I1(\q0_reg[0]_i_3__177_2 ),
        .I2(\q0_reg[0]_i_3__177_3 ),
        .I3(\q0_reg[0]_i_3__177_4 ),
        .I4(\q0_reg[0]_i_3__177_5 ),
        .I5(\q0_reg[0]_i_3__177_1 ),
        .O(\q0[0]_i_6__178_n_3 ));
  LUT6 #(
    .INIT(64'h0000400008011000)) 
    \q0[0]_i_7__177 
       (.I0(\q0_reg[0]_i_3__177_0 ),
        .I1(\q0_reg[0]_i_3__177_1 ),
        .I2(\q0_reg[0]_i_3__177_5 ),
        .I3(\q0_reg[0]_i_3__177_3 ),
        .I4(\q0_reg[0]_i_3__177_4 ),
        .I5(\q0_reg[0]_i_3__177_2 ),
        .O(\q0[0]_i_7__177_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__177_n_3 ),
        .Q(p_ZL14storage_matrix_79_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__177 
       (.I0(\q0_reg[0]_i_2__177_n_3 ),
        .I1(\q0_reg[0]_i_3__177_n_3 ),
        .O(\q0_reg[0]_i_1__177_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__177 
       (.I0(\q0[0]_i_4__210_n_3 ),
        .I1(\q0[0]_i_5__179_n_3 ),
        .O(\q0_reg[0]_i_2__177_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__177 
       (.I0(\q0[0]_i_6__178_n_3 ),
        .I1(\q0[0]_i_7__177_n_3 ),
        .O(\q0_reg[0]_i_3__177_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R
   (p_ZL14storage_matrix_7_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_7_q0;
  input [6:0]Q;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [6:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_7_q0;
  wire \q0[0]_i_4__204_n_3 ;
  wire \q0[0]_i_5__174_n_3 ;
  wire \q0[0]_i_6__173_n_3 ;
  wire \q0[0]_i_7__172_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__172_n_3 ;
  wire \q0_reg[0]_i_2__172_n_3 ;
  wire \q0_reg[0]_i_3__172_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000400001)) 
    \q0[0]_i_4__204 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\q0[0]_i_4__204_n_3 ));
  LUT6 #(
    .INIT(64'h0800008020000100)) 
    \q0[0]_i_5__174 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[6]),
        .O(\q0[0]_i_5__174_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \q0[0]_i_6__173 
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\q0[0]_i_6__173_n_3 ));
  LUT6 #(
    .INIT(64'h0400100100000080)) 
    \q0[0]_i_7__172 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\q0[0]_i_7__172_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__172_n_3 ),
        .Q(p_ZL14storage_matrix_7_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__172 
       (.I0(\q0_reg[0]_i_2__172_n_3 ),
        .I1(\q0_reg[0]_i_3__172_n_3 ),
        .O(\q0_reg[0]_i_1__172_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__172 
       (.I0(\q0[0]_i_4__204_n_3 ),
        .I1(\q0[0]_i_5__174_n_3 ),
        .O(\q0_reg[0]_i_2__172_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__172 
       (.I0(\q0[0]_i_6__173_n_3 ),
        .I1(\q0[0]_i_7__172_n_3 ),
        .O(\q0_reg[0]_i_3__172_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R
   (p_ZL14storage_matrix_80_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__8_0 ,
    \q0_reg[0]_i_2__8_1 ,
    \q0_reg[0]_i_2__8_2 ,
    \q0_reg[0]_i_2__8_3 ,
    \q0_reg[0]_i_2__8_4 ,
    \q0_reg[0]_i_2__8_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_80_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__8_0 ;
  input \q0_reg[0]_i_2__8_1 ;
  input \q0_reg[0]_i_2__8_2 ;
  input \q0_reg[0]_i_2__8_3 ;
  input \q0_reg[0]_i_2__8_4 ;
  input \q0_reg[0]_i_2__8_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_80_q0;
  wire \q0[0]_i_4__8_n_3 ;
  wire \q0[0]_i_5__8_n_3 ;
  wire \q0[0]_i_6__8_n_3 ;
  wire \q0[0]_i_7__8_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__8_n_3 ;
  wire \q0_reg[0]_i_2__8_0 ;
  wire \q0_reg[0]_i_2__8_1 ;
  wire \q0_reg[0]_i_2__8_2 ;
  wire \q0_reg[0]_i_2__8_3 ;
  wire \q0_reg[0]_i_2__8_4 ;
  wire \q0_reg[0]_i_2__8_5 ;
  wire \q0_reg[0]_i_2__8_n_3 ;
  wire \q0_reg[0]_i_3__8_n_3 ;

  LUT6 #(
    .INIT(64'h0000040000000800)) 
    \q0[0]_i_4__8 
       (.I0(\q0_reg[0]_i_2__8_0 ),
        .I1(\q0_reg[0]_i_2__8_5 ),
        .I2(\q0_reg[0]_i_2__8_4 ),
        .I3(\q0_reg[0]_i_2__8_3 ),
        .I4(\q0_reg[0]_i_2__8_2 ),
        .I5(\q0_reg[0]_i_2__8_1 ),
        .O(\q0[0]_i_4__8_n_3 ));
  LUT6 #(
    .INIT(64'h0120200000005111)) 
    \q0[0]_i_5__8 
       (.I0(\q0_reg[0]_i_2__8_0 ),
        .I1(\q0_reg[0]_i_2__8_1 ),
        .I2(\q0_reg[0]_i_2__8_3 ),
        .I3(\q0_reg[0]_i_2__8_5 ),
        .I4(\q0_reg[0]_i_2__8_4 ),
        .I5(\q0_reg[0]_i_2__8_2 ),
        .O(\q0[0]_i_5__8_n_3 ));
  LUT6 #(
    .INIT(64'h4003000000001408)) 
    \q0[0]_i_6__8 
       (.I0(\q0_reg[0]_i_2__8_0 ),
        .I1(\q0_reg[0]_i_2__8_1 ),
        .I2(\q0_reg[0]_i_2__8_5 ),
        .I3(\q0_reg[0]_i_2__8_3 ),
        .I4(\q0_reg[0]_i_2__8_4 ),
        .I5(\q0_reg[0]_i_2__8_2 ),
        .O(\q0[0]_i_6__8_n_3 ));
  LUT6 #(
    .INIT(64'h0800000A40000003)) 
    \q0[0]_i_7__8 
       (.I0(\q0_reg[0]_i_2__8_0 ),
        .I1(\q0_reg[0]_i_2__8_1 ),
        .I2(\q0_reg[0]_i_2__8_2 ),
        .I3(\q0_reg[0]_i_2__8_3 ),
        .I4(\q0_reg[0]_i_2__8_4 ),
        .I5(\q0_reg[0]_i_2__8_5 ),
        .O(\q0[0]_i_7__8_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__8_n_3 ),
        .Q(p_ZL14storage_matrix_80_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__8 
       (.I0(\q0_reg[0]_i_2__8_n_3 ),
        .I1(\q0_reg[0]_i_3__8_n_3 ),
        .O(\q0_reg[0]_i_1__8_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__8 
       (.I0(\q0[0]_i_4__8_n_3 ),
        .I1(\q0[0]_i_5__8_n_3 ),
        .O(\q0_reg[0]_i_2__8_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__8 
       (.I0(\q0[0]_i_6__8_n_3 ),
        .I1(\q0[0]_i_7__8_n_3 ),
        .O(\q0_reg[0]_i_3__8_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R
   (p_ZL14storage_matrix_81_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_i_3__36_0 ,
    \q0_reg[0]_i_3__36_1 ,
    \q0_reg[0]_i_3__36_2 ,
    \q0_reg[0]_i_3__36_3 ,
    \q0_reg[0]_i_3__36_4 ,
    \q0_reg[0]_i_3__36_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_81_q0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_i_3__36_0 ;
  input \q0_reg[0]_i_3__36_1 ;
  input \q0_reg[0]_i_3__36_2 ;
  input \q0_reg[0]_i_3__36_3 ;
  input \q0_reg[0]_i_3__36_4 ;
  input \q0_reg[0]_i_3__36_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_81_q0;
  wire \q0[0]_i_4__39_n_3 ;
  wire \q0[0]_i_5__36_n_3 ;
  wire \q0[0]_i_6__36_n_3 ;
  wire \q0[0]_i_7__36_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__36_n_3 ;
  wire \q0_reg[0]_i_2__36_n_3 ;
  wire \q0_reg[0]_i_3__36_0 ;
  wire \q0_reg[0]_i_3__36_1 ;
  wire \q0_reg[0]_i_3__36_2 ;
  wire \q0_reg[0]_i_3__36_3 ;
  wire \q0_reg[0]_i_3__36_4 ;
  wire \q0_reg[0]_i_3__36_5 ;
  wire \q0_reg[0]_i_3__36_n_3 ;

  LUT6 #(
    .INIT(64'h2004028002022002)) 
    \q0[0]_i_4__39 
       (.I0(\q0_reg[0]_i_3__36_0 ),
        .I1(\q0_reg[0]_i_3__36_2 ),
        .I2(\q0_reg[0]_i_3__36_3 ),
        .I3(\q0_reg[0]_i_3__36_4 ),
        .I4(\q0_reg[0]_i_3__36_5 ),
        .I5(\q0_reg[0]_i_3__36_1 ),
        .O(\q0[0]_i_4__39_n_3 ));
  LUT6 #(
    .INIT(64'h2004020004081004)) 
    \q0[0]_i_5__36 
       (.I0(\q0_reg[0]_i_3__36_0 ),
        .I1(\q0_reg[0]_i_3__36_1 ),
        .I2(\q0_reg[0]_i_3__36_5 ),
        .I3(\q0_reg[0]_i_3__36_4 ),
        .I4(\q0_reg[0]_i_3__36_3 ),
        .I5(\q0_reg[0]_i_3__36_2 ),
        .O(\q0[0]_i_5__36_n_3 ));
  LUT6 #(
    .INIT(64'h8004010000000000)) 
    \q0[0]_i_6__36 
       (.I0(\q0_reg[0]_i_3__36_0 ),
        .I1(\q0_reg[0]_i_3__36_1 ),
        .I2(\q0_reg[0]_i_3__36_5 ),
        .I3(\q0_reg[0]_i_3__36_4 ),
        .I4(\q0_reg[0]_i_3__36_3 ),
        .I5(\q0_reg[0]_i_3__36_2 ),
        .O(\q0[0]_i_6__36_n_3 ));
  LUT6 #(
    .INIT(64'h00C0902200210030)) 
    \q0[0]_i_7__36 
       (.I0(\q0_reg[0]_i_3__36_0 ),
        .I1(\q0_reg[0]_i_3__36_1 ),
        .I2(\q0_reg[0]_i_3__36_2 ),
        .I3(\q0_reg[0]_i_3__36_3 ),
        .I4(\q0_reg[0]_i_3__36_4 ),
        .I5(\q0_reg[0]_i_3__36_5 ),
        .O(\q0[0]_i_7__36_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__36_n_3 ),
        .Q(p_ZL14storage_matrix_81_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__36 
       (.I0(\q0_reg[0]_i_2__36_n_3 ),
        .I1(\q0_reg[0]_i_3__36_n_3 ),
        .O(\q0_reg[0]_i_1__36_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_2__36 
       (.I0(\q0[0]_i_4__39_n_3 ),
        .I1(\q0[0]_i_5__36_n_3 ),
        .O(\q0_reg[0]_i_2__36_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_3__36 
       (.I0(\q0[0]_i_6__36_n_3 ),
        .I1(\q0[0]_i_7__36_n_3 ),
        .O(\q0_reg[0]_i_3__36_n_3 ),
        .S(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R
   (p_ZL14storage_matrix_82_q0,
    address0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_82_q0;
  input [1:0]address0;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_82_q0;
  wire \q0[0]_i_1__13_n_3 ;
  wire \q0[0]_i_2__13_n_3 ;
  wire \q0[0]_i_3__11_n_3 ;
  wire \q0[0]_i_4__66_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'h1F101F1F1F101010)) 
    \q0[0]_i_1__13 
       (.I0(address0[0]),
        .I1(\q0[0]_i_2__13_n_3 ),
        .I2(Q),
        .I3(\q0[0]_i_3__11_n_3 ),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0[0]_i_4__66_n_3 ),
        .O(\q0[0]_i_1__13_n_3 ));
  LUT6 #(
    .INIT(64'h9B7AAFFEFFFAFBFF)) 
    \q0[0]_i_2__13 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_3 ),
        .I3(address0[1]),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_2__13_n_3 ));
  LUT6 #(
    .INIT(64'h0000000803004848)) 
    \q0[0]_i_3__11 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_3 ),
        .I2(address0[1]),
        .I3(\q0_reg[0]_4 ),
        .I4(\q0_reg[0]_1 ),
        .I5(\q0_reg[0]_2 ),
        .O(\q0[0]_i_3__11_n_3 ));
  LUT6 #(
    .INIT(64'h4000200000000100)) 
    \q0[0]_i_4__66 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_1 ),
        .I4(address0[0]),
        .I5(address0[1]),
        .O(\q0[0]_i_4__66_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__13_n_3 ),
        .Q(p_ZL14storage_matrix_82_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R
   (p_ZL14storage_matrix_83_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__86_0 ,
    \q0_reg[0]_i_3__86_1 ,
    \q0_reg[0]_i_3__86_2 ,
    \q0_reg[0]_i_3__86_3 ,
    \q0_reg[0]_i_3__86_4 ,
    \q0_reg[0]_i_3__86_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_83_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__86_0 ;
  input \q0_reg[0]_i_3__86_1 ;
  input \q0_reg[0]_i_3__86_2 ;
  input \q0_reg[0]_i_3__86_3 ;
  input \q0_reg[0]_i_3__86_4 ;
  input \q0_reg[0]_i_3__86_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_83_q0;
  wire \q0[0]_i_4__96_n_3 ;
  wire \q0[0]_i_5__86_n_3 ;
  wire \q0[0]_i_6__86_n_3 ;
  wire \q0[0]_i_7__86_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__86_n_3 ;
  wire \q0_reg[0]_i_2__86_n_3 ;
  wire \q0_reg[0]_i_3__86_0 ;
  wire \q0_reg[0]_i_3__86_1 ;
  wire \q0_reg[0]_i_3__86_2 ;
  wire \q0_reg[0]_i_3__86_3 ;
  wire \q0_reg[0]_i_3__86_4 ;
  wire \q0_reg[0]_i_3__86_5 ;
  wire \q0_reg[0]_i_3__86_n_3 ;

  LUT6 #(
    .INIT(64'h0801503240044818)) 
    \q0[0]_i_4__96 
       (.I0(\q0_reg[0]_i_3__86_0 ),
        .I1(\q0_reg[0]_i_3__86_1 ),
        .I2(\q0_reg[0]_i_3__86_5 ),
        .I3(\q0_reg[0]_i_3__86_2 ),
        .I4(\q0_reg[0]_i_3__86_3 ),
        .I5(\q0_reg[0]_i_3__86_4 ),
        .O(\q0[0]_i_4__96_n_3 ));
  LUT6 #(
    .INIT(64'h0600100E00040008)) 
    \q0[0]_i_5__86 
       (.I0(\q0_reg[0]_i_3__86_0 ),
        .I1(\q0_reg[0]_i_3__86_1 ),
        .I2(\q0_reg[0]_i_3__86_4 ),
        .I3(\q0_reg[0]_i_3__86_2 ),
        .I4(\q0_reg[0]_i_3__86_3 ),
        .I5(\q0_reg[0]_i_3__86_5 ),
        .O(\q0[0]_i_5__86_n_3 ));
  LUT6 #(
    .INIT(64'h6A22000000009000)) 
    \q0[0]_i_6__86 
       (.I0(\q0_reg[0]_i_3__86_0 ),
        .I1(\q0_reg[0]_i_3__86_1 ),
        .I2(\q0_reg[0]_i_3__86_4 ),
        .I3(\q0_reg[0]_i_3__86_2 ),
        .I4(\q0_reg[0]_i_3__86_3 ),
        .I5(\q0_reg[0]_i_3__86_5 ),
        .O(\q0[0]_i_6__86_n_3 ));
  LUT6 #(
    .INIT(64'h8040000000109661)) 
    \q0[0]_i_7__86 
       (.I0(\q0_reg[0]_i_3__86_0 ),
        .I1(\q0_reg[0]_i_3__86_1 ),
        .I2(\q0_reg[0]_i_3__86_2 ),
        .I3(\q0_reg[0]_i_3__86_3 ),
        .I4(\q0_reg[0]_i_3__86_4 ),
        .I5(\q0_reg[0]_i_3__86_5 ),
        .O(\q0[0]_i_7__86_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__86_n_3 ),
        .Q(p_ZL14storage_matrix_83_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__86 
       (.I0(\q0_reg[0]_i_2__86_n_3 ),
        .I1(\q0_reg[0]_i_3__86_n_3 ),
        .O(\q0_reg[0]_i_1__86_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__86 
       (.I0(\q0[0]_i_4__96_n_3 ),
        .I1(\q0[0]_i_5__86_n_3 ),
        .O(\q0_reg[0]_i_2__86_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__86 
       (.I0(\q0[0]_i_6__86_n_3 ),
        .I1(\q0[0]_i_7__86_n_3 ),
        .O(\q0_reg[0]_i_3__86_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R
   (p_ZL14storage_matrix_84_q0,
    Q,
    \q0_reg[0]_i_3__107_0 ,
    \q0_reg[0]_i_3__107_1 ,
    \q0_reg[0]_i_3__107_2 ,
    \q0_reg[0]_i_3__107_3 ,
    \q0_reg[0]_i_3__107_4 ,
    \q0_reg[0]_i_3__107_5 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output p_ZL14storage_matrix_84_q0;
  input [1:0]Q;
  input \q0_reg[0]_i_3__107_0 ;
  input \q0_reg[0]_i_3__107_1 ;
  input \q0_reg[0]_i_3__107_2 ;
  input \q0_reg[0]_i_3__107_3 ;
  input \q0_reg[0]_i_3__107_4 ;
  input \q0_reg[0]_i_3__107_5 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_84_q0;
  wire \q0[0]_i_4__120_n_3 ;
  wire \q0[0]_i_5__107_n_3 ;
  wire \q0[0]_i_6__107_n_3 ;
  wire \q0[0]_i_7__107_n_3 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_i_1__107_n_3 ;
  wire \q0_reg[0]_i_2__107_n_3 ;
  wire \q0_reg[0]_i_3__107_0 ;
  wire \q0_reg[0]_i_3__107_1 ;
  wire \q0_reg[0]_i_3__107_2 ;
  wire \q0_reg[0]_i_3__107_3 ;
  wire \q0_reg[0]_i_3__107_4 ;
  wire \q0_reg[0]_i_3__107_5 ;
  wire \q0_reg[0]_i_3__107_n_3 ;

  LUT6 #(
    .INIT(64'h0C0800000811A100)) 
    \q0[0]_i_4__120 
       (.I0(\q0_reg[0]_i_3__107_0 ),
        .I1(\q0_reg[0]_i_3__107_5 ),
        .I2(\q0_reg[0]_i_3__107_1 ),
        .I3(\q0_reg[0]_i_3__107_4 ),
        .I4(\q0_reg[0]_i_3__107_3 ),
        .I5(\q0_reg[0]_i_3__107_2 ),
        .O(\q0[0]_i_4__120_n_3 ));
  LUT6 #(
    .INIT(64'h0002022005400140)) 
    \q0[0]_i_5__107 
       (.I0(\q0_reg[0]_i_3__107_0 ),
        .I1(\q0_reg[0]_i_3__107_1 ),
        .I2(\q0_reg[0]_i_3__107_2 ),
        .I3(\q0_reg[0]_i_3__107_3 ),
        .I4(\q0_reg[0]_i_3__107_4 ),
        .I5(\q0_reg[0]_i_3__107_5 ),
        .O(\q0[0]_i_5__107_n_3 ));
  LUT6 #(
    .INIT(64'h1852000500000062)) 
    \q0[0]_i_6__107 
       (.I0(\q0_reg[0]_i_3__107_0 ),
        .I1(\q0_reg[0]_i_3__107_4 ),
        .I2(\q0_reg[0]_i_3__107_5 ),
        .I3(\q0_reg[0]_i_3__107_1 ),
        .I4(\q0_reg[0]_i_3__107_2 ),
        .I5(\q0_reg[0]_i_3__107_3 ),
        .O(\q0[0]_i_6__107_n_3 ));
  LUT6 #(
    .INIT(64'h4905112001020020)) 
    \q0[0]_i_7__107 
       (.I0(\q0_reg[0]_i_3__107_0 ),
        .I1(\q0_reg[0]_i_3__107_5 ),
        .I2(\q0_reg[0]_i_3__107_4 ),
        .I3(\q0_reg[0]_i_3__107_3 ),
        .I4(\q0_reg[0]_i_3__107_2 ),
        .I5(\q0_reg[0]_i_3__107_1 ),
        .O(\q0[0]_i_7__107_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0_reg[0]_i_1__107_n_3 ),
        .Q(p_ZL14storage_matrix_84_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__107 
       (.I0(\q0_reg[0]_i_2__107_n_3 ),
        .I1(\q0_reg[0]_i_3__107_n_3 ),
        .O(\q0_reg[0]_i_1__107_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_2__107 
       (.I0(\q0[0]_i_4__120_n_3 ),
        .I1(\q0[0]_i_5__107_n_3 ),
        .O(\q0_reg[0]_i_2__107_n_3 ),
        .S(Q[1]));
  MUXF7 \q0_reg[0]_i_3__107 
       (.I0(\q0[0]_i_6__107_n_3 ),
        .I1(\q0[0]_i_7__107_n_3 ),
        .O(\q0_reg[0]_i_3__107_n_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R
   (p_ZL14storage_matrix_85_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_3__131_0 ,
    \q0_reg[0]_i_3__131_1 ,
    \q0_reg[0]_i_3__131_2 ,
    \q0_reg[0]_i_3__131_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_85_q0;
  input \q0_reg[0]_0 ;
  input [2:0]Q;
  input \q0_reg[0]_i_3__131_0 ;
  input \q0_reg[0]_i_3__131_1 ;
  input \q0_reg[0]_i_3__131_2 ;
  input \q0_reg[0]_i_3__131_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_85_q0;
  wire \q0[0]_i_4__151_n_3 ;
  wire \q0[0]_i_5__132_n_3 ;
  wire \q0[0]_i_6__132_n_3 ;
  wire \q0[0]_i_7__131_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__131_n_3 ;
  wire \q0_reg[0]_i_2__131_n_3 ;
  wire \q0_reg[0]_i_3__131_0 ;
  wire \q0_reg[0]_i_3__131_1 ;
  wire \q0_reg[0]_i_3__131_2 ;
  wire \q0_reg[0]_i_3__131_3 ;
  wire \q0_reg[0]_i_3__131_n_3 ;

  LUT6 #(
    .INIT(64'h4D10400001010008)) 
    \q0[0]_i_4__151 
       (.I0(\q0_reg[0]_i_3__131_0 ),
        .I1(\q0_reg[0]_i_3__131_3 ),
        .I2(Q[1]),
        .I3(\q0_reg[0]_i_3__131_1 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__131_2 ),
        .O(\q0[0]_i_4__151_n_3 ));
  LUT6 #(
    .INIT(64'h0040400600A00002)) 
    \q0[0]_i_5__132 
       (.I0(\q0_reg[0]_i_3__131_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__131_1 ),
        .I3(\q0_reg[0]_i_3__131_2 ),
        .I4(Q[2]),
        .I5(\q0_reg[0]_i_3__131_3 ),
        .O(\q0[0]_i_5__132_n_3 ));
  LUT6 #(
    .INIT(64'h4004040082000000)) 
    \q0[0]_i_6__132 
       (.I0(\q0_reg[0]_i_3__131_0 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_i_3__131_1 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__131_2 ),
        .I5(\q0_reg[0]_i_3__131_3 ),
        .O(\q0[0]_i_6__132_n_3 ));
  LUT6 #(
    .INIT(64'h0400000300008080)) 
    \q0[0]_i_7__131 
       (.I0(\q0_reg[0]_i_3__131_2 ),
        .I1(\q0_reg[0]_i_3__131_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_3__131_1 ),
        .I5(\q0_reg[0]_i_3__131_3 ),
        .O(\q0[0]_i_7__131_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__131_n_3 ),
        .Q(p_ZL14storage_matrix_85_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__131 
       (.I0(\q0_reg[0]_i_2__131_n_3 ),
        .I1(\q0_reg[0]_i_3__131_n_3 ),
        .O(\q0_reg[0]_i_1__131_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__131 
       (.I0(\q0[0]_i_4__151_n_3 ),
        .I1(\q0[0]_i_5__132_n_3 ),
        .O(\q0_reg[0]_i_2__131_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__131 
       (.I0(\q0[0]_i_6__132_n_3 ),
        .I1(\q0[0]_i_7__131_n_3 ),
        .O(\q0_reg[0]_i_3__131_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R
   (p_ZL14storage_matrix_86_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    address0,
    Q,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk);
  output p_ZL14storage_matrix_86_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [1:0]address0;
  input [0:0]Q;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]\q0_reg[0]_5 ;
  input ap_clk;

  wire [0:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_86_q0;
  wire \q0[0]_i_1__45_n_3 ;
  wire \q0[0]_i_2__44_n_3 ;
  wire \q0[0]_i_3__39_n_3 ;
  wire \q0[0]_i_4__182_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[0]_5 ;

  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \q0[0]_i_1__45 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0[0]_i_2__44_n_3 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0[0]_i_3__39_n_3 ),
        .I4(\q0_reg[0]_2 ),
        .I5(\q0[0]_i_4__182_n_3 ),
        .O(\q0[0]_i_1__45_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFF7E57FFFFFFF)) 
    \q0[0]_i_2__44 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_4 ),
        .I2(Q),
        .I3(\q0_reg[0]_2 ),
        .I4(address0[0]),
        .I5(address0[1]),
        .O(\q0[0]_i_2__44_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000002400)) 
    \q0[0]_i_3__39 
       (.I0(address0[0]),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[0]_4 ),
        .I3(Q),
        .I4(address0[1]),
        .I5(\q0_reg[0]_0 ),
        .O(\q0[0]_i_3__39_n_3 ));
  LUT6 #(
    .INIT(64'h0002000010020004)) 
    \q0[0]_i_4__182 
       (.I0(address0[1]),
        .I1(Q),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_0 ),
        .I4(address0[0]),
        .I5(\q0_reg[0]_4 ),
        .O(\q0[0]_i_4__182_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_5 ),
        .D(\q0[0]_i_1__45_n_3 ),
        .Q(p_ZL14storage_matrix_86_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R
   (p_ZL14storage_matrix_87_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__178_0 ,
    \q0_reg[0]_i_2__178_1 ,
    \q0_reg[0]_i_2__178_2 ,
    \q0_reg[0]_i_2__178_3 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_87_q0;
  input \q0_reg[0]_0 ;
  input [2:0]Q;
  input \q0_reg[0]_i_2__178_0 ;
  input \q0_reg[0]_i_2__178_1 ;
  input \q0_reg[0]_i_2__178_2 ;
  input \q0_reg[0]_i_2__178_3 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_87_q0;
  wire \q0[0]_i_4__211_n_3 ;
  wire \q0[0]_i_5__180_n_3 ;
  wire \q0[0]_i_6__179_n_3 ;
  wire \q0[0]_i_7__178_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__178_n_3 ;
  wire \q0_reg[0]_i_2__178_0 ;
  wire \q0_reg[0]_i_2__178_1 ;
  wire \q0_reg[0]_i_2__178_2 ;
  wire \q0_reg[0]_i_2__178_3 ;
  wire \q0_reg[0]_i_2__178_n_3 ;
  wire \q0_reg[0]_i_3__178_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000206220)) 
    \q0[0]_i_4__211 
       (.I0(\q0_reg[0]_i_2__178_0 ),
        .I1(\q0_reg[0]_i_2__178_1 ),
        .I2(\q0_reg[0]_i_2__178_2 ),
        .I3(\q0_reg[0]_i_2__178_3 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\q0[0]_i_4__211_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002200000)) 
    \q0[0]_i_5__180 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_i_2__178_3 ),
        .I2(\q0_reg[0]_i_2__178_2 ),
        .I3(Q[2]),
        .I4(\q0_reg[0]_i_2__178_1 ),
        .I5(\q0_reg[0]_i_2__178_0 ),
        .O(\q0[0]_i_5__180_n_3 ));
  LUT6 #(
    .INIT(64'h0080008000001000)) 
    \q0[0]_i_6__179 
       (.I0(\q0_reg[0]_i_2__178_0 ),
        .I1(\q0_reg[0]_i_2__178_1 ),
        .I2(\q0_reg[0]_i_2__178_2 ),
        .I3(\q0_reg[0]_i_2__178_3 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\q0[0]_i_6__179_n_3 ));
  LUT6 #(
    .INIT(64'h200100000000008A)) 
    \q0[0]_i_7__178 
       (.I0(\q0_reg[0]_i_2__178_0 ),
        .I1(\q0_reg[0]_i_2__178_1 ),
        .I2(\q0_reg[0]_i_2__178_2 ),
        .I3(\q0_reg[0]_i_2__178_3 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\q0[0]_i_7__178_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__178_n_3 ),
        .Q(p_ZL14storage_matrix_87_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__178 
       (.I0(\q0_reg[0]_i_2__178_n_3 ),
        .I1(\q0_reg[0]_i_3__178_n_3 ),
        .O(\q0_reg[0]_i_1__178_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__178 
       (.I0(\q0[0]_i_4__211_n_3 ),
        .I1(\q0[0]_i_5__180_n_3 ),
        .O(\q0_reg[0]_i_2__178_n_3 ),
        .S(Q[0]));
  MUXF7 \q0_reg[0]_i_3__178 
       (.I0(\q0[0]_i_6__179_n_3 ),
        .I1(\q0[0]_i_7__178_n_3 ),
        .O(\q0_reg[0]_i_3__178_n_3 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R
   (p_ZL14storage_matrix_88_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__9_0 ,
    \q0_reg[0]_i_2__9_1 ,
    \q0_reg[0]_i_2__9_2 ,
    \q0_reg[0]_i_2__9_3 ,
    \q0_reg[0]_i_2__9_4 ,
    \q0_reg[0]_i_2__9_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_88_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__9_0 ;
  input \q0_reg[0]_i_2__9_1 ;
  input \q0_reg[0]_i_2__9_2 ;
  input \q0_reg[0]_i_2__9_3 ;
  input \q0_reg[0]_i_2__9_4 ;
  input \q0_reg[0]_i_2__9_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_88_q0;
  wire \q0[0]_i_4__9_n_3 ;
  wire \q0[0]_i_5__9_n_3 ;
  wire \q0[0]_i_6__9_n_3 ;
  wire \q0[0]_i_7__9_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__9_n_3 ;
  wire \q0_reg[0]_i_2__9_0 ;
  wire \q0_reg[0]_i_2__9_1 ;
  wire \q0_reg[0]_i_2__9_2 ;
  wire \q0_reg[0]_i_2__9_3 ;
  wire \q0_reg[0]_i_2__9_4 ;
  wire \q0_reg[0]_i_2__9_5 ;
  wire \q0_reg[0]_i_2__9_n_3 ;
  wire \q0_reg[0]_i_3__9_n_3 ;

  LUT6 #(
    .INIT(64'h2001200000000000)) 
    \q0[0]_i_4__9 
       (.I0(\q0_reg[0]_i_2__9_3 ),
        .I1(\q0_reg[0]_i_2__9_2 ),
        .I2(\q0_reg[0]_i_2__9_5 ),
        .I3(\q0_reg[0]_i_2__9_1 ),
        .I4(\q0_reg[0]_i_2__9_0 ),
        .I5(\q0_reg[0]_i_2__9_4 ),
        .O(\q0[0]_i_4__9_n_3 ));
  LUT6 #(
    .INIT(64'h0480680100000000)) 
    \q0[0]_i_5__9 
       (.I0(\q0_reg[0]_i_2__9_4 ),
        .I1(\q0_reg[0]_i_2__9_2 ),
        .I2(\q0_reg[0]_i_2__9_5 ),
        .I3(\q0_reg[0]_i_2__9_1 ),
        .I4(\q0_reg[0]_i_2__9_3 ),
        .I5(\q0_reg[0]_i_2__9_0 ),
        .O(\q0[0]_i_5__9_n_3 ));
  LUT6 #(
    .INIT(64'h0110006000000008)) 
    \q0[0]_i_6__9 
       (.I0(\q0_reg[0]_i_2__9_4 ),
        .I1(\q0_reg[0]_i_2__9_1 ),
        .I2(\q0_reg[0]_i_2__9_2 ),
        .I3(\q0_reg[0]_i_2__9_5 ),
        .I4(\q0_reg[0]_i_2__9_3 ),
        .I5(\q0_reg[0]_i_2__9_0 ),
        .O(\q0[0]_i_6__9_n_3 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \q0[0]_i_7__9 
       (.I0(\q0_reg[0]_i_2__9_0 ),
        .I1(\q0_reg[0]_i_2__9_1 ),
        .I2(\q0_reg[0]_i_2__9_2 ),
        .I3(\q0_reg[0]_i_2__9_3 ),
        .I4(\q0_reg[0]_i_2__9_4 ),
        .O(\q0[0]_i_7__9_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__9_n_3 ),
        .Q(p_ZL14storage_matrix_88_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__9 
       (.I0(\q0_reg[0]_i_2__9_n_3 ),
        .I1(\q0_reg[0]_i_3__9_n_3 ),
        .O(\q0_reg[0]_i_1__9_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__9 
       (.I0(\q0[0]_i_4__9_n_3 ),
        .I1(\q0[0]_i_5__9_n_3 ),
        .O(\q0_reg[0]_i_2__9_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__9 
       (.I0(\q0[0]_i_6__9_n_3 ),
        .I1(\q0[0]_i_7__9_n_3 ),
        .O(\q0_reg[0]_i_3__9_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R
   (p_ZL14storage_matrix_89_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__37_0 ,
    Q,
    \q0_reg[0]_i_2__37_1 ,
    \q0_reg[0]_i_2__37_2 ,
    \q0_reg[0]_i_2__37_3 ,
    \q0_reg[0]_i_2__37_4 ,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_89_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__37_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__37_1 ;
  input \q0_reg[0]_i_2__37_2 ;
  input \q0_reg[0]_i_2__37_3 ;
  input \q0_reg[0]_i_2__37_4 ;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_89_q0;
  wire \q0[0]_i_4__40_n_3 ;
  wire \q0[0]_i_5__37_n_3 ;
  wire \q0[0]_i_6__37_n_3 ;
  wire \q0[0]_i_7__37_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__37_n_3 ;
  wire \q0_reg[0]_i_2__37_0 ;
  wire \q0_reg[0]_i_2__37_1 ;
  wire \q0_reg[0]_i_2__37_2 ;
  wire \q0_reg[0]_i_2__37_3 ;
  wire \q0_reg[0]_i_2__37_4 ;
  wire \q0_reg[0]_i_2__37_n_3 ;
  wire \q0_reg[0]_i_3__37_n_3 ;

  LUT6 #(
    .INIT(64'h0008000000101031)) 
    \q0[0]_i_4__40 
       (.I0(\q0_reg[0]_i_2__37_0 ),
        .I1(\q0_reg[0]_i_2__37_4 ),
        .I2(\q0_reg[0]_i_2__37_3 ),
        .I3(\q0_reg[0]_i_2__37_2 ),
        .I4(\q0_reg[0]_i_2__37_1 ),
        .I5(Q),
        .O(\q0[0]_i_4__40_n_3 ));
  LUT6 #(
    .INIT(64'h2008040020000200)) 
    \q0[0]_i_5__37 
       (.I0(\q0_reg[0]_i_2__37_0 ),
        .I1(\q0_reg[0]_i_2__37_4 ),
        .I2(\q0_reg[0]_i_2__37_2 ),
        .I3(\q0_reg[0]_i_2__37_1 ),
        .I4(\q0_reg[0]_i_2__37_3 ),
        .I5(Q),
        .O(\q0[0]_i_5__37_n_3 ));
  LUT6 #(
    .INIT(64'h1002101080060000)) 
    \q0[0]_i_6__37 
       (.I0(\q0_reg[0]_i_2__37_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__37_3 ),
        .I3(\q0_reg[0]_i_2__37_2 ),
        .I4(\q0_reg[0]_i_2__37_1 ),
        .I5(\q0_reg[0]_i_2__37_4 ),
        .O(\q0[0]_i_6__37_n_3 ));
  LUT6 #(
    .INIT(64'h1000010042000800)) 
    \q0[0]_i_7__37 
       (.I0(\q0_reg[0]_i_2__37_0 ),
        .I1(Q),
        .I2(\q0_reg[0]_i_2__37_1 ),
        .I3(\q0_reg[0]_i_2__37_2 ),
        .I4(\q0_reg[0]_i_2__37_3 ),
        .I5(\q0_reg[0]_i_2__37_4 ),
        .O(\q0[0]_i_7__37_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__37_n_3 ),
        .Q(p_ZL14storage_matrix_89_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__37 
       (.I0(\q0_reg[0]_i_2__37_n_3 ),
        .I1(\q0_reg[0]_i_3__37_n_3 ),
        .O(\q0_reg[0]_i_1__37_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__37 
       (.I0(\q0[0]_i_4__40_n_3 ),
        .I1(\q0[0]_i_5__37_n_3 ),
        .O(\q0_reg[0]_i_2__37_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__37 
       (.I0(\q0[0]_i_6__37_n_3 ),
        .I1(\q0[0]_i_7__37_n_3 ),
        .O(\q0_reg[0]_i_3__37_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R
   (p_ZL14storage_matrix_8_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__0_0 ,
    \q0_reg[0]_i_3__0_1 ,
    \q0_reg[0]_i_3__0_2 ,
    \q0_reg[0]_i_3__0_3 ,
    \q0_reg[0]_i_3__0_4 ,
    \q0_reg[0]_i_3__0_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_8_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__0_0 ;
  input \q0_reg[0]_i_3__0_1 ;
  input \q0_reg[0]_i_3__0_2 ;
  input \q0_reg[0]_i_3__0_3 ;
  input \q0_reg[0]_i_3__0_4 ;
  input \q0_reg[0]_i_3__0_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_8_q0;
  wire \q0[0]_i_4__0_n_3 ;
  wire \q0[0]_i_5__0_n_3 ;
  wire \q0[0]_i_6__0_n_3 ;
  wire \q0[0]_i_7__0_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__0_n_3 ;
  wire \q0_reg[0]_i_2__0_n_3 ;
  wire \q0_reg[0]_i_3__0_0 ;
  wire \q0_reg[0]_i_3__0_1 ;
  wire \q0_reg[0]_i_3__0_2 ;
  wire \q0_reg[0]_i_3__0_3 ;
  wire \q0_reg[0]_i_3__0_4 ;
  wire \q0_reg[0]_i_3__0_5 ;
  wire \q0_reg[0]_i_3__0_n_3 ;

  LUT6 #(
    .INIT(64'h1000080200000082)) 
    \q0[0]_i_4__0 
       (.I0(\q0_reg[0]_i_3__0_0 ),
        .I1(\q0_reg[0]_i_3__0_1 ),
        .I2(\q0_reg[0]_i_3__0_2 ),
        .I3(\q0_reg[0]_i_3__0_3 ),
        .I4(\q0_reg[0]_i_3__0_4 ),
        .I5(\q0_reg[0]_i_3__0_5 ),
        .O(\q0[0]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h1000A00000800000)) 
    \q0[0]_i_5__0 
       (.I0(\q0_reg[0]_i_3__0_0 ),
        .I1(\q0_reg[0]_i_3__0_1 ),
        .I2(\q0_reg[0]_i_3__0_2 ),
        .I3(\q0_reg[0]_i_3__0_3 ),
        .I4(\q0_reg[0]_i_3__0_4 ),
        .I5(\q0_reg[0]_i_3__0_5 ),
        .O(\q0[0]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h4000800000050000)) 
    \q0[0]_i_6__0 
       (.I0(\q0_reg[0]_i_3__0_0 ),
        .I1(\q0_reg[0]_i_3__0_3 ),
        .I2(\q0_reg[0]_i_3__0_5 ),
        .I3(\q0_reg[0]_i_3__0_4 ),
        .I4(\q0_reg[0]_i_3__0_2 ),
        .I5(\q0_reg[0]_i_3__0_1 ),
        .O(\q0[0]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h0010000180000000)) 
    \q0[0]_i_7__0 
       (.I0(\q0_reg[0]_i_3__0_0 ),
        .I1(\q0_reg[0]_i_3__0_1 ),
        .I2(\q0_reg[0]_i_3__0_4 ),
        .I3(\q0_reg[0]_i_3__0_3 ),
        .I4(\q0_reg[0]_i_3__0_2 ),
        .I5(\q0_reg[0]_i_3__0_5 ),
        .O(\q0[0]_i_7__0_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__0_n_3 ),
        .Q(p_ZL14storage_matrix_8_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__0 
       (.I0(\q0_reg[0]_i_2__0_n_3 ),
        .I1(\q0_reg[0]_i_3__0_n_3 ),
        .O(\q0_reg[0]_i_1__0_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__0 
       (.I0(\q0[0]_i_4__0_n_3 ),
        .I1(\q0[0]_i_5__0_n_3 ),
        .O(\q0_reg[0]_i_2__0_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__0 
       (.I0(\q0[0]_i_6__0_n_3 ),
        .I1(\q0[0]_i_7__0_n_3 ),
        .O(\q0_reg[0]_i_3__0_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_i_3__59_0 ,
    \q0_reg[0]_i_3__59_1 ,
    \q0_reg[0]_i_3__59_2 ,
    \q0_reg[0]_i_3__59_3 ,
    \q0_reg[0]_i_3__59_4 ,
    \q0_reg[0]_i_3__59_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[0]_2 ;
  input \q0_reg[0]_i_3__59_0 ;
  input \q0_reg[0]_i_3__59_1 ;
  input \q0_reg[0]_i_3__59_2 ;
  input \q0_reg[0]_i_3__59_3 ;
  input \q0_reg[0]_i_3__59_4 ;
  input \q0_reg[0]_i_3__59_5 ;

  wire [0:0]Q;
  wire ap_clk;
  wire \q0[0]_i_4__67_n_3 ;
  wire \q0[0]_i_5__59_n_3 ;
  wire \q0[0]_i_6__59_n_3 ;
  wire \q0[0]_i_7__59_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__59_n_3 ;
  wire \q0_reg[0]_i_2__59_n_3 ;
  wire \q0_reg[0]_i_3__59_0 ;
  wire \q0_reg[0]_i_3__59_1 ;
  wire \q0_reg[0]_i_3__59_2 ;
  wire \q0_reg[0]_i_3__59_3 ;
  wire \q0_reg[0]_i_3__59_4 ;
  wire \q0_reg[0]_i_3__59_5 ;
  wire \q0_reg[0]_i_3__59_n_3 ;

  LUT6 #(
    .INIT(64'h0300024000000000)) 
    \q0[0]_i_4__67 
       (.I0(\q0_reg[0]_i_3__59_0 ),
        .I1(\q0_reg[0]_i_3__59_1 ),
        .I2(\q0_reg[0]_i_3__59_2 ),
        .I3(\q0_reg[0]_i_3__59_3 ),
        .I4(\q0_reg[0]_i_3__59_4 ),
        .I5(\q0_reg[0]_i_3__59_5 ),
        .O(\q0[0]_i_4__67_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000820000)) 
    \q0[0]_i_5__59 
       (.I0(\q0_reg[0]_i_3__59_4 ),
        .I1(\q0_reg[0]_i_3__59_3 ),
        .I2(\q0_reg[0]_i_3__59_2 ),
        .I3(\q0_reg[0]_i_3__59_1 ),
        .I4(\q0_reg[0]_i_3__59_0 ),
        .I5(\q0_reg[0]_i_3__59_5 ),
        .O(\q0[0]_i_5__59_n_3 ));
  LUT6 #(
    .INIT(64'h0044000030000000)) 
    \q0[0]_i_6__59 
       (.I0(\q0_reg[0]_i_3__59_2 ),
        .I1(\q0_reg[0]_i_3__59_5 ),
        .I2(\q0_reg[0]_i_3__59_3 ),
        .I3(\q0_reg[0]_i_3__59_1 ),
        .I4(\q0_reg[0]_i_3__59_0 ),
        .I5(\q0_reg[0]_i_3__59_4 ),
        .O(\q0[0]_i_6__59_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \q0[0]_i_7__59 
       (.I0(\q0_reg[0]_i_3__59_4 ),
        .I1(\q0_reg[0]_i_3__59_0 ),
        .I2(\q0_reg[0]_i_3__59_1 ),
        .I3(\q0_reg[0]_i_3__59_2 ),
        .I4(\q0_reg[0]_i_3__59_3 ),
        .I5(\q0_reg[0]_i_3__59_5 ),
        .O(\q0[0]_i_7__59_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__59_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__59 
       (.I0(\q0_reg[0]_i_2__59_n_3 ),
        .I1(\q0_reg[0]_i_3__59_n_3 ),
        .O(\q0_reg[0]_i_1__59_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_2__59 
       (.I0(\q0[0]_i_4__67_n_3 ),
        .I1(\q0[0]_i_5__59_n_3 ),
        .O(\q0_reg[0]_i_2__59_n_3 ),
        .S(\q0_reg[0]_2 ));
  MUXF7 \q0_reg[0]_i_3__59 
       (.I0(\q0[0]_i_6__59_n_3 ),
        .I1(\q0[0]_i_7__59_n_3 ),
        .O(\q0_reg[0]_i_3__59_n_3 ),
        .S(\q0_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R
   (p_ZL14storage_matrix_91_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__87_0 ,
    \q0_reg[0]_i_2__87_1 ,
    \q0_reg[0]_i_2__87_2 ,
    \q0_reg[0]_i_2__87_3 ,
    \q0_reg[0]_i_2__87_4 ,
    \q0_reg[0]_i_2__87_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_91_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__87_0 ;
  input \q0_reg[0]_i_2__87_1 ;
  input \q0_reg[0]_i_2__87_2 ;
  input \q0_reg[0]_i_2__87_3 ;
  input \q0_reg[0]_i_2__87_4 ;
  input \q0_reg[0]_i_2__87_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_91_q0;
  wire \q0[0]_i_4__97_n_3 ;
  wire \q0[0]_i_5__87_n_3 ;
  wire \q0[0]_i_6__87_n_3 ;
  wire \q0[0]_i_7__87_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__87_n_3 ;
  wire \q0_reg[0]_i_2__87_0 ;
  wire \q0_reg[0]_i_2__87_1 ;
  wire \q0_reg[0]_i_2__87_2 ;
  wire \q0_reg[0]_i_2__87_3 ;
  wire \q0_reg[0]_i_2__87_4 ;
  wire \q0_reg[0]_i_2__87_5 ;
  wire \q0_reg[0]_i_2__87_n_3 ;
  wire \q0_reg[0]_i_3__87_n_3 ;

  LUT6 #(
    .INIT(64'h0000008203000200)) 
    \q0[0]_i_4__97 
       (.I0(\q0_reg[0]_i_2__87_0 ),
        .I1(\q0_reg[0]_i_2__87_5 ),
        .I2(\q0_reg[0]_i_2__87_3 ),
        .I3(\q0_reg[0]_i_2__87_4 ),
        .I4(\q0_reg[0]_i_2__87_2 ),
        .I5(\q0_reg[0]_i_2__87_1 ),
        .O(\q0[0]_i_4__97_n_3 ));
  LUT6 #(
    .INIT(64'h2000000041020000)) 
    \q0[0]_i_5__87 
       (.I0(\q0_reg[0]_i_2__87_0 ),
        .I1(\q0_reg[0]_i_2__87_1 ),
        .I2(\q0_reg[0]_i_2__87_2 ),
        .I3(\q0_reg[0]_i_2__87_3 ),
        .I4(\q0_reg[0]_i_2__87_4 ),
        .I5(\q0_reg[0]_i_2__87_5 ),
        .O(\q0[0]_i_5__87_n_3 ));
  LUT6 #(
    .INIT(64'h0110000000008000)) 
    \q0[0]_i_6__87 
       (.I0(\q0_reg[0]_i_2__87_0 ),
        .I1(\q0_reg[0]_i_2__87_5 ),
        .I2(\q0_reg[0]_i_2__87_3 ),
        .I3(\q0_reg[0]_i_2__87_4 ),
        .I4(\q0_reg[0]_i_2__87_2 ),
        .I5(\q0_reg[0]_i_2__87_1 ),
        .O(\q0[0]_i_6__87_n_3 ));
  LUT6 #(
    .INIT(64'h8424010400088000)) 
    \q0[0]_i_7__87 
       (.I0(\q0_reg[0]_i_2__87_0 ),
        .I1(\q0_reg[0]_i_2__87_1 ),
        .I2(\q0_reg[0]_i_2__87_2 ),
        .I3(\q0_reg[0]_i_2__87_3 ),
        .I4(\q0_reg[0]_i_2__87_4 ),
        .I5(\q0_reg[0]_i_2__87_5 ),
        .O(\q0[0]_i_7__87_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__87_n_3 ),
        .Q(p_ZL14storage_matrix_91_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__87 
       (.I0(\q0_reg[0]_i_2__87_n_3 ),
        .I1(\q0_reg[0]_i_3__87_n_3 ),
        .O(\q0_reg[0]_i_1__87_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__87 
       (.I0(\q0[0]_i_4__97_n_3 ),
        .I1(\q0[0]_i_5__87_n_3 ),
        .O(\q0_reg[0]_i_2__87_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__87 
       (.I0(\q0[0]_i_6__87_n_3 ),
        .I1(\q0[0]_i_7__87_n_3 ),
        .O(\q0_reg[0]_i_3__87_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R
   (p_ZL14storage_matrix_92_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_1 ,
    address0,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    ap_clk);
  output p_ZL14storage_matrix_92_q0;
  input \q0_reg[0]_0 ;
  input [1:0]Q;
  input \q0_reg[0]_1 ;
  input [1:0]address0;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [0:0]\q0_reg[0]_4 ;
  input ap_clk;

  wire [1:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_92_q0;
  wire \q0[0]_i_1__29_n_3 ;
  wire \q0[0]_i_2__28_n_3 ;
  wire \q0[0]_i_3__24_n_3 ;
  wire \q0[0]_i_4__121_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;

  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \q0[0]_i_1__29 
       (.I0(\q0[0]_i_2__28_n_3 ),
        .I1(\q0[0]_i_3__24_n_3 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0[0]_i_4__121_n_3 ),
        .I4(Q[0]),
        .O(\q0[0]_i_1__29_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \q0[0]_i_2__28 
       (.I0(\q0_reg[0]_3 ),
        .I1(address0[0]),
        .I2(\q0_reg[0]_2 ),
        .I3(address0[1]),
        .I4(\q0_reg[0]_1 ),
        .I5(Q[1]),
        .O(\q0[0]_i_2__28_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020020100)) 
    \q0[0]_i_3__24 
       (.I0(\q0_reg[0]_1 ),
        .I1(address0[1]),
        .I2(\q0_reg[0]_2 ),
        .I3(address0[0]),
        .I4(\q0_reg[0]_3 ),
        .I5(Q[1]),
        .O(\q0[0]_i_3__24_n_3 ));
  LUT6 #(
    .INIT(64'h1000800100000800)) 
    \q0[0]_i_4__121 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_1 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_2 ),
        .I4(address0[1]),
        .I5(\q0_reg[0]_3 ),
        .O(\q0[0]_i_4__121_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_4 ),
        .D(\q0[0]_i_1__29_n_3 ),
        .Q(p_ZL14storage_matrix_92_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R
   (p_ZL14storage_matrix_93_q0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    address0,
    \q0_reg[0]_3 ,
    ap_clk);
  output p_ZL14storage_matrix_93_q0;
  input [2:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [1:0]address0;
  input [0:0]\q0_reg[0]_3 ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire p_ZL14storage_matrix_93_q0;
  wire \q0[0]_i_1__37_n_3 ;
  wire \q0[0]_i_2__36_n_3 ;
  wire \q0[0]_i_3__32_n_3 ;
  wire \q0[0]_i_4__152_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [0:0]\q0_reg[0]_3 ;

  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \q0[0]_i_1__37 
       (.I0(\q0[0]_i_2__36_n_3 ),
        .I1(Q[1]),
        .I2(\q0[0]_i_3__32_n_3 ),
        .I3(Q[0]),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0[0]_i_4__152_n_3 ),
        .O(\q0[0]_i_1__37_n_3 ));
  LUT6 #(
    .INIT(64'h000000000A000043)) 
    \q0[0]_i_2__36 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(address0[0]),
        .I3(\q0_reg[0]_0 ),
        .I4(Q[2]),
        .I5(address0[1]),
        .O(\q0[0]_i_2__36_n_3 ));
  LUT6 #(
    .INIT(64'h0004000004400020)) 
    \q0[0]_i_3__32 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_0 ),
        .I3(address0[0]),
        .I4(address0[1]),
        .I5(Q[2]),
        .O(\q0[0]_i_3__32_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFF7FFBF7FFAF)) 
    \q0[0]_i_4__152 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_2 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(address0[0]),
        .I5(address0[1]),
        .O(\q0[0]_i_4__152_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_3 ),
        .D(\q0[0]_i_1__37_n_3 ),
        .Q(p_ZL14storage_matrix_93_q0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R
   (p_ZL14storage_matrix_94_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__155_0 ,
    \q0_reg[0]_i_3__155_0 ,
    \q0_reg[0]_i_3__155_1 ,
    Q,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_94_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__155_0 ;
  input \q0_reg[0]_i_3__155_0 ;
  input \q0_reg[0]_i_3__155_1 ;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_94_q0;
  wire \q0[0]_i_4__183_n_3 ;
  wire \q0[0]_i_5__156_n_3 ;
  wire \q0[0]_i_6__156_n_3 ;
  wire \q0[0]_i_7__155_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__155_n_3 ;
  wire \q0_reg[0]_i_2__155_0 ;
  wire \q0_reg[0]_i_2__155_n_3 ;
  wire \q0_reg[0]_i_3__155_0 ;
  wire \q0_reg[0]_i_3__155_1 ;
  wire \q0_reg[0]_i_3__155_n_3 ;

  LUT6 #(
    .INIT(64'h0802000800000100)) 
    \q0[0]_i_4__183 
       (.I0(\q0_reg[0]_i_2__155_0 ),
        .I1(\q0_reg[0]_i_3__155_0 ),
        .I2(\q0_reg[0]_i_3__155_1 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\q0[0]_i_4__183_n_3 ));
  LUT6 #(
    .INIT(64'h0000080040081800)) 
    \q0[0]_i_5__156 
       (.I0(\q0_reg[0]_i_2__155_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q0_reg[0]_i_3__155_1 ),
        .I4(Q[0]),
        .I5(\q0_reg[0]_i_3__155_0 ),
        .O(\q0[0]_i_5__156_n_3 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \q0[0]_i_6__156 
       (.I0(\q0_reg[0]_i_3__155_0 ),
        .I1(\q0_reg[0]_i_3__155_1 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\q0[0]_i_6__156_n_3 ));
  LUT6 #(
    .INIT(64'h0002000020008100)) 
    \q0[0]_i_7__155 
       (.I0(\q0_reg[0]_i_2__155_0 ),
        .I1(\q0_reg[0]_i_3__155_0 ),
        .I2(Q[0]),
        .I3(\q0_reg[0]_i_3__155_1 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\q0[0]_i_7__155_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__155_n_3 ),
        .Q(p_ZL14storage_matrix_94_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__155 
       (.I0(\q0_reg[0]_i_2__155_n_3 ),
        .I1(\q0_reg[0]_i_3__155_n_3 ),
        .O(\q0_reg[0]_i_1__155_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__155 
       (.I0(\q0[0]_i_4__183_n_3 ),
        .I1(\q0[0]_i_5__156_n_3 ),
        .O(\q0_reg[0]_i_2__155_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__155 
       (.I0(\q0[0]_i_6__156_n_3 ),
        .I1(\q0[0]_i_7__155_n_3 ),
        .O(\q0_reg[0]_i_3__155_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R
   (p_ZL14storage_matrix_95_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__179_0 ,
    \q0_reg[0]_i_3__179_1 ,
    \q0_reg[0]_i_3__179_2 ,
    \q0_reg[0]_i_3__179_3 ,
    \q0_reg[0]_i_3__179_4 ,
    Q,
    \q0_reg[0]_2 ,
    ap_clk);
  output p_ZL14storage_matrix_95_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__179_0 ;
  input \q0_reg[0]_i_3__179_1 ;
  input \q0_reg[0]_i_3__179_2 ;
  input \q0_reg[0]_i_3__179_3 ;
  input \q0_reg[0]_i_3__179_4 ;
  input [0:0]Q;
  input [0:0]\q0_reg[0]_2 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_95_q0;
  wire \q0[0]_i_4__212_n_3 ;
  wire \q0[0]_i_5__181_n_3 ;
  wire \q0[0]_i_6__180_n_3 ;
  wire \q0[0]_i_7__179_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__179_n_3 ;
  wire \q0_reg[0]_i_2__179_n_3 ;
  wire \q0_reg[0]_i_3__179_0 ;
  wire \q0_reg[0]_i_3__179_1 ;
  wire \q0_reg[0]_i_3__179_2 ;
  wire \q0_reg[0]_i_3__179_3 ;
  wire \q0_reg[0]_i_3__179_4 ;
  wire \q0_reg[0]_i_3__179_n_3 ;

  LUT6 #(
    .INIT(64'h0008000E04081800)) 
    \q0[0]_i_4__212 
       (.I0(\q0_reg[0]_i_3__179_0 ),
        .I1(\q0_reg[0]_i_3__179_1 ),
        .I2(\q0_reg[0]_i_3__179_2 ),
        .I3(\q0_reg[0]_i_3__179_3 ),
        .I4(\q0_reg[0]_i_3__179_4 ),
        .I5(Q),
        .O(\q0[0]_i_4__212_n_3 ));
  LUT6 #(
    .INIT(64'hC000040001024400)) 
    \q0[0]_i_5__181 
       (.I0(\q0_reg[0]_i_3__179_0 ),
        .I1(\q0_reg[0]_i_3__179_1 ),
        .I2(\q0_reg[0]_i_3__179_2 ),
        .I3(\q0_reg[0]_i_3__179_3 ),
        .I4(\q0_reg[0]_i_3__179_4 ),
        .I5(Q),
        .O(\q0[0]_i_5__181_n_3 ));
  LUT6 #(
    .INIT(64'h0000000024080051)) 
    \q0[0]_i_6__180 
       (.I0(Q),
        .I1(\q0_reg[0]_i_3__179_3 ),
        .I2(\q0_reg[0]_i_3__179_4 ),
        .I3(\q0_reg[0]_i_3__179_2 ),
        .I4(\q0_reg[0]_i_3__179_1 ),
        .I5(\q0_reg[0]_i_3__179_0 ),
        .O(\q0[0]_i_6__180_n_3 ));
  LUT6 #(
    .INIT(64'h0128048402200026)) 
    \q0[0]_i_7__179 
       (.I0(\q0_reg[0]_i_3__179_0 ),
        .I1(\q0_reg[0]_i_3__179_1 ),
        .I2(\q0_reg[0]_i_3__179_2 ),
        .I3(\q0_reg[0]_i_3__179_3 ),
        .I4(\q0_reg[0]_i_3__179_4 ),
        .I5(Q),
        .O(\q0[0]_i_7__179_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_2 ),
        .D(\q0_reg[0]_i_1__179_n_3 ),
        .Q(p_ZL14storage_matrix_95_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__179 
       (.I0(\q0_reg[0]_i_2__179_n_3 ),
        .I1(\q0_reg[0]_i_3__179_n_3 ),
        .O(\q0_reg[0]_i_1__179_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__179 
       (.I0(\q0[0]_i_4__212_n_3 ),
        .I1(\q0[0]_i_5__181_n_3 ),
        .O(\q0_reg[0]_i_2__179_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__179 
       (.I0(\q0[0]_i_6__180_n_3 ),
        .I1(\q0[0]_i_7__179_n_3 ),
        .O(\q0_reg[0]_i_3__179_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    Q,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_i_2__10_0 ,
    \q0_reg[0]_i_2__10_1 ,
    \q0_reg[0]_i_2__10_2 ,
    \q0_reg[0]_i_2__10_3 ,
    \q0_reg[0]_i_2__10_4 ,
    \q0_reg[0]_i_2__10_5 );
  output \q0_reg[0]_0 ;
  input [0:0]Q;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_i_2__10_0 ;
  input \q0_reg[0]_i_2__10_1 ;
  input \q0_reg[0]_i_2__10_2 ;
  input \q0_reg[0]_i_2__10_3 ;
  input \q0_reg[0]_i_2__10_4 ;
  input \q0_reg[0]_i_2__10_5 ;

  wire [0:0]Q;
  wire ap_clk;
  wire \q0[0]_i_4__10_n_3 ;
  wire \q0[0]_i_5__10_n_3 ;
  wire \q0[0]_i_6__10_n_3 ;
  wire \q0[0]_i_7__10_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_i_1__10_n_3 ;
  wire \q0_reg[0]_i_2__10_0 ;
  wire \q0_reg[0]_i_2__10_1 ;
  wire \q0_reg[0]_i_2__10_2 ;
  wire \q0_reg[0]_i_2__10_3 ;
  wire \q0_reg[0]_i_2__10_4 ;
  wire \q0_reg[0]_i_2__10_5 ;
  wire \q0_reg[0]_i_2__10_n_3 ;
  wire \q0_reg[0]_i_3__10_n_3 ;

  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \q0[0]_i_4__10 
       (.I0(\q0_reg[0]_i_2__10_5 ),
        .I1(\q0_reg[0]_i_2__10_4 ),
        .I2(\q0_reg[0]_i_2__10_3 ),
        .I3(\q0_reg[0]_i_2__10_2 ),
        .I4(\q0_reg[0]_i_2__10_1 ),
        .I5(\q0_reg[0]_i_2__10_0 ),
        .O(\q0[0]_i_4__10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004100000)) 
    \q0[0]_i_5__10 
       (.I0(\q0_reg[0]_i_2__10_5 ),
        .I1(\q0_reg[0]_i_2__10_3 ),
        .I2(\q0_reg[0]_i_2__10_2 ),
        .I3(\q0_reg[0]_i_2__10_4 ),
        .I4(\q0_reg[0]_i_2__10_1 ),
        .I5(\q0_reg[0]_i_2__10_0 ),
        .O(\q0[0]_i_5__10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001000400)) 
    \q0[0]_i_6__10 
       (.I0(\q0_reg[0]_i_2__10_5 ),
        .I1(\q0_reg[0]_i_2__10_1 ),
        .I2(\q0_reg[0]_i_2__10_2 ),
        .I3(\q0_reg[0]_i_2__10_3 ),
        .I4(\q0_reg[0]_i_2__10_4 ),
        .I5(\q0_reg[0]_i_2__10_0 ),
        .O(\q0[0]_i_6__10_n_3 ));
  LUT6 #(
    .INIT(64'h0000012000000020)) 
    \q0[0]_i_7__10 
       (.I0(\q0_reg[0]_i_2__10_0 ),
        .I1(\q0_reg[0]_i_2__10_1 ),
        .I2(\q0_reg[0]_i_2__10_2 ),
        .I3(\q0_reg[0]_i_2__10_3 ),
        .I4(\q0_reg[0]_i_2__10_4 ),
        .I5(\q0_reg[0]_i_2__10_5 ),
        .O(\q0[0]_i_7__10_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__10_n_3 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__10 
       (.I0(\q0_reg[0]_i_2__10_n_3 ),
        .I1(\q0_reg[0]_i_3__10_n_3 ),
        .O(\q0_reg[0]_i_1__10_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_2__10 
       (.I0(\q0[0]_i_4__10_n_3 ),
        .I1(\q0[0]_i_5__10_n_3 ),
        .O(\q0_reg[0]_i_2__10_n_3 ),
        .S(\q0_reg[0]_2 ));
  MUXF7 \q0_reg[0]_i_3__10 
       (.I0(\q0[0]_i_6__10_n_3 ),
        .I1(\q0[0]_i_7__10_n_3 ),
        .O(\q0_reg[0]_i_3__10_n_3 ),
        .S(\q0_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R
   (p_ZL14storage_matrix_97_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__38_0 ,
    \q0_reg[0]_i_2__38_1 ,
    \q0_reg[0]_i_2__38_2 ,
    \q0_reg[0]_i_2__38_3 ,
    \q0_reg[0]_i_2__38_4 ,
    \q0_reg[0]_i_2__38_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_97_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__38_0 ;
  input \q0_reg[0]_i_2__38_1 ;
  input \q0_reg[0]_i_2__38_2 ;
  input \q0_reg[0]_i_2__38_3 ;
  input \q0_reg[0]_i_2__38_4 ;
  input \q0_reg[0]_i_2__38_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_97_q0;
  wire \q0[0]_i_4__41_n_3 ;
  wire \q0[0]_i_5__38_n_3 ;
  wire \q0[0]_i_6__38_n_3 ;
  wire \q0[0]_i_7__38_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__38_n_3 ;
  wire \q0_reg[0]_i_2__38_0 ;
  wire \q0_reg[0]_i_2__38_1 ;
  wire \q0_reg[0]_i_2__38_2 ;
  wire \q0_reg[0]_i_2__38_3 ;
  wire \q0_reg[0]_i_2__38_4 ;
  wire \q0_reg[0]_i_2__38_5 ;
  wire \q0_reg[0]_i_2__38_n_3 ;
  wire \q0_reg[0]_i_3__38_n_3 ;

  LUT6 #(
    .INIT(64'h0080000010350050)) 
    \q0[0]_i_4__41 
       (.I0(\q0_reg[0]_i_2__38_0 ),
        .I1(\q0_reg[0]_i_2__38_2 ),
        .I2(\q0_reg[0]_i_2__38_1 ),
        .I3(\q0_reg[0]_i_2__38_4 ),
        .I4(\q0_reg[0]_i_2__38_3 ),
        .I5(\q0_reg[0]_i_2__38_5 ),
        .O(\q0[0]_i_4__41_n_3 ));
  LUT6 #(
    .INIT(64'hA020000004884100)) 
    \q0[0]_i_5__38 
       (.I0(\q0_reg[0]_i_2__38_0 ),
        .I1(\q0_reg[0]_i_2__38_1 ),
        .I2(\q0_reg[0]_i_2__38_2 ),
        .I3(\q0_reg[0]_i_2__38_3 ),
        .I4(\q0_reg[0]_i_2__38_4 ),
        .I5(\q0_reg[0]_i_2__38_5 ),
        .O(\q0[0]_i_5__38_n_3 ));
  LUT6 #(
    .INIT(64'h1000020000000000)) 
    \q0[0]_i_6__38 
       (.I0(\q0_reg[0]_i_2__38_5 ),
        .I1(\q0_reg[0]_i_2__38_3 ),
        .I2(\q0_reg[0]_i_2__38_4 ),
        .I3(\q0_reg[0]_i_2__38_2 ),
        .I4(\q0_reg[0]_i_2__38_1 ),
        .I5(\q0_reg[0]_i_2__38_0 ),
        .O(\q0[0]_i_6__38_n_3 ));
  LUT6 #(
    .INIT(64'h00000000001C0680)) 
    \q0[0]_i_7__38 
       (.I0(\q0_reg[0]_i_2__38_2 ),
        .I1(\q0_reg[0]_i_2__38_4 ),
        .I2(\q0_reg[0]_i_2__38_3 ),
        .I3(\q0_reg[0]_i_2__38_5 ),
        .I4(\q0_reg[0]_i_2__38_1 ),
        .I5(\q0_reg[0]_i_2__38_0 ),
        .O(\q0[0]_i_7__38_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__38_n_3 ),
        .Q(p_ZL14storage_matrix_97_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__38 
       (.I0(\q0_reg[0]_i_2__38_n_3 ),
        .I1(\q0_reg[0]_i_3__38_n_3 ),
        .O(\q0_reg[0]_i_1__38_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__38 
       (.I0(\q0[0]_i_4__41_n_3 ),
        .I1(\q0[0]_i_5__38_n_3 ),
        .O(\q0_reg[0]_i_2__38_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__38 
       (.I0(\q0[0]_i_6__38_n_3 ),
        .I1(\q0[0]_i_7__38_n_3 ),
        .O(\q0_reg[0]_i_3__38_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R
   (p_ZL14storage_matrix_98_q0,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_i_2__60_0 ,
    \q0_reg[0]_i_2__60_1 ,
    \q0_reg[0]_i_2__60_2 ,
    \q0_reg[0]_i_2__60_3 ,
    \q0_reg[0]_i_2__60_4 ,
    \q0_reg[0]_i_2__60_5 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output p_ZL14storage_matrix_98_q0;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_i_2__60_0 ;
  input \q0_reg[0]_i_2__60_1 ;
  input \q0_reg[0]_i_2__60_2 ;
  input \q0_reg[0]_i_2__60_3 ;
  input \q0_reg[0]_i_2__60_4 ;
  input \q0_reg[0]_i_2__60_5 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_98_q0;
  wire \q0[0]_i_4__68_n_3 ;
  wire \q0[0]_i_5__60_n_3 ;
  wire \q0[0]_i_6__60_n_3 ;
  wire \q0[0]_i_7__60_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__60_n_3 ;
  wire \q0_reg[0]_i_2__60_0 ;
  wire \q0_reg[0]_i_2__60_1 ;
  wire \q0_reg[0]_i_2__60_2 ;
  wire \q0_reg[0]_i_2__60_3 ;
  wire \q0_reg[0]_i_2__60_4 ;
  wire \q0_reg[0]_i_2__60_5 ;
  wire \q0_reg[0]_i_2__60_n_3 ;
  wire \q0_reg[0]_i_3__60_n_3 ;

  LUT6 #(
    .INIT(64'h8900800200280202)) 
    \q0[0]_i_4__68 
       (.I0(\q0_reg[0]_i_2__60_0 ),
        .I1(\q0_reg[0]_i_2__60_2 ),
        .I2(\q0_reg[0]_i_2__60_3 ),
        .I3(\q0_reg[0]_i_2__60_4 ),
        .I4(\q0_reg[0]_i_2__60_5 ),
        .I5(\q0_reg[0]_i_2__60_1 ),
        .O(\q0[0]_i_4__68_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000442930)) 
    \q0[0]_i_5__60 
       (.I0(\q0_reg[0]_i_2__60_0 ),
        .I1(\q0_reg[0]_i_2__60_5 ),
        .I2(\q0_reg[0]_i_2__60_3 ),
        .I3(\q0_reg[0]_i_2__60_4 ),
        .I4(\q0_reg[0]_i_2__60_2 ),
        .I5(\q0_reg[0]_i_2__60_1 ),
        .O(\q0[0]_i_5__60_n_3 ));
  LUT6 #(
    .INIT(64'h0018080104800800)) 
    \q0[0]_i_6__60 
       (.I0(\q0_reg[0]_i_2__60_0 ),
        .I1(\q0_reg[0]_i_2__60_1 ),
        .I2(\q0_reg[0]_i_2__60_2 ),
        .I3(\q0_reg[0]_i_2__60_3 ),
        .I4(\q0_reg[0]_i_2__60_4 ),
        .I5(\q0_reg[0]_i_2__60_5 ),
        .O(\q0[0]_i_6__60_n_3 ));
  LUT6 #(
    .INIT(64'h4400001001140810)) 
    \q0[0]_i_7__60 
       (.I0(\q0_reg[0]_i_2__60_0 ),
        .I1(\q0_reg[0]_i_2__60_1 ),
        .I2(\q0_reg[0]_i_2__60_2 ),
        .I3(\q0_reg[0]_i_2__60_3 ),
        .I4(\q0_reg[0]_i_2__60_4 ),
        .I5(\q0_reg[0]_i_2__60_5 ),
        .O(\q0[0]_i_7__60_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_i_1__60_n_3 ),
        .Q(p_ZL14storage_matrix_98_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__60 
       (.I0(\q0_reg[0]_i_2__60_n_3 ),
        .I1(\q0_reg[0]_i_3__60_n_3 ),
        .O(\q0_reg[0]_i_1__60_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__60 
       (.I0(\q0[0]_i_4__68_n_3 ),
        .I1(\q0[0]_i_5__60_n_3 ),
        .O(\q0_reg[0]_i_2__60_n_3 ),
        .S(Q));
  MUXF7 \q0_reg[0]_i_3__60 
       (.I0(\q0[0]_i_6__60_n_3 ),
        .I1(\q0[0]_i_7__60_n_3 ),
        .O(\q0_reg[0]_i_3__60_n_3 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R
   (p_ZL14storage_matrix_99_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_2__88_0 ,
    \q0_reg[0]_i_2__88_1 ,
    \q0_reg[0]_i_2__88_2 ,
    \q0_reg[0]_i_2__88_3 ,
    \q0_reg[0]_i_2__88_4 ,
    \q0_reg[0]_i_2__88_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_99_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_2__88_0 ;
  input \q0_reg[0]_i_2__88_1 ;
  input \q0_reg[0]_i_2__88_2 ;
  input \q0_reg[0]_i_2__88_3 ;
  input \q0_reg[0]_i_2__88_4 ;
  input \q0_reg[0]_i_2__88_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_99_q0;
  wire \q0[0]_i_4__98_n_3 ;
  wire \q0[0]_i_5__88_n_3 ;
  wire \q0[0]_i_6__88_n_3 ;
  wire \q0[0]_i_7__88_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__88_n_3 ;
  wire \q0_reg[0]_i_2__88_0 ;
  wire \q0_reg[0]_i_2__88_1 ;
  wire \q0_reg[0]_i_2__88_2 ;
  wire \q0_reg[0]_i_2__88_3 ;
  wire \q0_reg[0]_i_2__88_4 ;
  wire \q0_reg[0]_i_2__88_5 ;
  wire \q0_reg[0]_i_2__88_n_3 ;
  wire \q0_reg[0]_i_3__88_n_3 ;

  LUT6 #(
    .INIT(64'h2040094320000000)) 
    \q0[0]_i_4__98 
       (.I0(\q0_reg[0]_i_2__88_0 ),
        .I1(\q0_reg[0]_i_2__88_1 ),
        .I2(\q0_reg[0]_i_2__88_2 ),
        .I3(\q0_reg[0]_i_2__88_3 ),
        .I4(\q0_reg[0]_i_2__88_4 ),
        .I5(\q0_reg[0]_i_2__88_5 ),
        .O(\q0[0]_i_4__98_n_3 ));
  LUT6 #(
    .INIT(64'h0002000104000048)) 
    \q0[0]_i_5__88 
       (.I0(\q0_reg[0]_i_2__88_0 ),
        .I1(\q0_reg[0]_i_2__88_5 ),
        .I2(\q0_reg[0]_i_2__88_2 ),
        .I3(\q0_reg[0]_i_2__88_1 ),
        .I4(\q0_reg[0]_i_2__88_3 ),
        .I5(\q0_reg[0]_i_2__88_4 ),
        .O(\q0[0]_i_5__88_n_3 ));
  LUT6 #(
    .INIT(64'h0200080200141410)) 
    \q0[0]_i_6__88 
       (.I0(\q0_reg[0]_i_2__88_0 ),
        .I1(\q0_reg[0]_i_2__88_3 ),
        .I2(\q0_reg[0]_i_2__88_1 ),
        .I3(\q0_reg[0]_i_2__88_2 ),
        .I4(\q0_reg[0]_i_2__88_4 ),
        .I5(\q0_reg[0]_i_2__88_5 ),
        .O(\q0[0]_i_6__88_n_3 ));
  LUT6 #(
    .INIT(64'h0000088010002000)) 
    \q0[0]_i_7__88 
       (.I0(\q0_reg[0]_i_2__88_0 ),
        .I1(\q0_reg[0]_i_2__88_4 ),
        .I2(\q0_reg[0]_i_2__88_3 ),
        .I3(\q0_reg[0]_i_2__88_1 ),
        .I4(\q0_reg[0]_i_2__88_2 ),
        .I5(\q0_reg[0]_i_2__88_5 ),
        .O(\q0[0]_i_7__88_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__88_n_3 ),
        .Q(p_ZL14storage_matrix_99_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__88 
       (.I0(\q0_reg[0]_i_2__88_n_3 ),
        .I1(\q0_reg[0]_i_3__88_n_3 ),
        .O(\q0_reg[0]_i_1__88_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__88 
       (.I0(\q0[0]_i_4__98_n_3 ),
        .I1(\q0[0]_i_5__88_n_3 ),
        .O(\q0_reg[0]_i_2__88_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__88 
       (.I0(\q0[0]_i_6__88_n_3 ),
        .I1(\q0[0]_i_7__88_n_3 ),
        .O(\q0_reg[0]_i_3__88_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R
   (p_ZL14storage_matrix_9_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_i_3__28_0 ,
    \q0_reg[0]_i_3__28_1 ,
    \q0_reg[0]_i_3__28_2 ,
    \q0_reg[0]_i_3__28_3 ,
    \q0_reg[0]_i_3__28_4 ,
    \q0_reg[0]_i_3__28_5 ,
    Q,
    ap_clk);
  output p_ZL14storage_matrix_9_q0;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_i_3__28_0 ;
  input \q0_reg[0]_i_3__28_1 ;
  input \q0_reg[0]_i_3__28_2 ;
  input \q0_reg[0]_i_3__28_3 ;
  input \q0_reg[0]_i_3__28_4 ;
  input \q0_reg[0]_i_3__28_5 ;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire p_ZL14storage_matrix_9_q0;
  wire \q0[0]_i_4__31_n_3 ;
  wire \q0[0]_i_5__28_n_3 ;
  wire \q0[0]_i_6__28_n_3 ;
  wire \q0[0]_i_7__28_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_i_1__28_n_3 ;
  wire \q0_reg[0]_i_2__28_n_3 ;
  wire \q0_reg[0]_i_3__28_0 ;
  wire \q0_reg[0]_i_3__28_1 ;
  wire \q0_reg[0]_i_3__28_2 ;
  wire \q0_reg[0]_i_3__28_3 ;
  wire \q0_reg[0]_i_3__28_4 ;
  wire \q0_reg[0]_i_3__28_5 ;
  wire \q0_reg[0]_i_3__28_n_3 ;

  LUT6 #(
    .INIT(64'h0400000002000800)) 
    \q0[0]_i_4__31 
       (.I0(\q0_reg[0]_i_3__28_0 ),
        .I1(\q0_reg[0]_i_3__28_1 ),
        .I2(\q0_reg[0]_i_3__28_2 ),
        .I3(\q0_reg[0]_i_3__28_3 ),
        .I4(\q0_reg[0]_i_3__28_4 ),
        .I5(\q0_reg[0]_i_3__28_5 ),
        .O(\q0[0]_i_4__31_n_3 ));
  LUT6 #(
    .INIT(64'h2000100001000004)) 
    \q0[0]_i_5__28 
       (.I0(\q0_reg[0]_i_3__28_0 ),
        .I1(\q0_reg[0]_i_3__28_5 ),
        .I2(\q0_reg[0]_i_3__28_1 ),
        .I3(\q0_reg[0]_i_3__28_3 ),
        .I4(\q0_reg[0]_i_3__28_2 ),
        .I5(\q0_reg[0]_i_3__28_4 ),
        .O(\q0[0]_i_5__28_n_3 ));
  LUT6 #(
    .INIT(64'h0000200810000020)) 
    \q0[0]_i_6__28 
       (.I0(\q0_reg[0]_i_3__28_0 ),
        .I1(\q0_reg[0]_i_3__28_1 ),
        .I2(\q0_reg[0]_i_3__28_3 ),
        .I3(\q0_reg[0]_i_3__28_2 ),
        .I4(\q0_reg[0]_i_3__28_4 ),
        .I5(\q0_reg[0]_i_3__28_5 ),
        .O(\q0[0]_i_6__28_n_3 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \q0[0]_i_7__28 
       (.I0(\q0_reg[0]_i_3__28_5 ),
        .I1(\q0_reg[0]_i_3__28_4 ),
        .I2(\q0_reg[0]_i_3__28_3 ),
        .I3(\q0_reg[0]_i_3__28_2 ),
        .I4(\q0_reg[0]_i_3__28_1 ),
        .I5(\q0_reg[0]_i_3__28_0 ),
        .O(\q0[0]_i_7__28_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_i_1__28_n_3 ),
        .Q(p_ZL14storage_matrix_9_q0),
        .R(1'b0));
  MUXF8 \q0_reg[0]_i_1__28 
       (.I0(\q0_reg[0]_i_2__28_n_3 ),
        .I1(\q0_reg[0]_i_3__28_n_3 ),
        .O(\q0_reg[0]_i_1__28_n_3 ),
        .S(\q0_reg[0]_0 ));
  MUXF7 \q0_reg[0]_i_2__28 
       (.I0(\q0[0]_i_4__31_n_3 ),
        .I1(\q0[0]_i_5__28_n_3 ),
        .O(\q0_reg[0]_i_2__28_n_3 ),
        .S(\q0_reg[0]_1 ));
  MUXF7 \q0_reg[0]_i_3__28 
       (.I0(\q0[0]_i_6__28_n_3 ),
        .I1(\q0[0]_i_7__28_n_3 ),
        .O(\q0_reg[0]_i_3__28_n_3 ),
        .S(\q0_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_ref_timer_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W
   (\tmp_1_reg_3093_reg[0] ,
    \q0_reg[1]_0 ,
    Q,
    ap_clk,
    ref_timer_V_7_d0,
    \q1_reg[2]_0 ,
    ref_timer_V_address0,
    ref_timer_V_7_address1,
    tmp_1_reg_3093,
    icmp_ln1019_1_reg_3166,
    E,
    \q0_reg[0]_0 );
  output [0:0]\tmp_1_reg_3093_reg[0] ;
  output \q0_reg[1]_0 ;
  output [2:0]Q;
  input ap_clk;
  input [2:0]ref_timer_V_7_d0;
  input \q1_reg[2]_0 ;
  input [4:0]ref_timer_V_address0;
  input [4:0]ref_timer_V_7_address1;
  input tmp_1_reg_3093;
  input icmp_ln1019_1_reg_3166;
  input [0:0]E;
  input [0:0]\q0_reg[0]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire icmp_ln1019_1_reg_3166;
  wire [2:0]q00;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire [2:0]q10;
  wire \q1_reg[2]_0 ;
  wire [2:0]ref_timer_V_1_q0;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [4:0]ref_timer_V_address0;
  wire tmp_1_reg_3093;
  wire [0:0]\tmp_1_reg_3093_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln1019_1_reg_3166[0]_i_1 
       (.I0(ref_timer_V_1_q0[1]),
        .I1(ref_timer_V_1_q0[0]),
        .I2(ref_timer_V_1_q0[2]),
        .I3(tmp_1_reg_3093),
        .I4(icmp_ln1019_1_reg_3166),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[0]),
        .Q(ref_timer_V_1_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[1]),
        .Q(ref_timer_V_1_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[2]),
        .Q(ref_timer_V_1_q0[2]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[0]),
        .DPO(q10[0]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[1]),
        .DPO(q10[1]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[2]),
        .DPO(q10[2]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \v_V_1_addr_reg_3170[4]_i_1 
       (.I0(tmp_1_reg_3093),
        .I1(ref_timer_V_1_q0[2]),
        .I2(ref_timer_V_1_q0[0]),
        .I3(ref_timer_V_1_q0[1]),
        .O(\tmp_1_reg_3093_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_ref_timer_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_0
   (\tmp_3_reg_3102_reg[0] ,
    \q0_reg[1]_0 ,
    Q,
    ap_clk,
    ref_timer_V_7_d0,
    \q1_reg[2]_0 ,
    ref_timer_V_address0,
    ref_timer_V_7_address1,
    tmp_3_reg_3102,
    icmp_ln1019_2_reg_3176,
    E,
    \q0_reg[0]_0 );
  output [0:0]\tmp_3_reg_3102_reg[0] ;
  output \q0_reg[1]_0 ;
  output [2:0]Q;
  input ap_clk;
  input [2:0]ref_timer_V_7_d0;
  input \q1_reg[2]_0 ;
  input [4:0]ref_timer_V_address0;
  input [4:0]ref_timer_V_7_address1;
  input tmp_3_reg_3102;
  input icmp_ln1019_2_reg_3176;
  input [0:0]E;
  input [0:0]\q0_reg[0]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire icmp_ln1019_2_reg_3176;
  wire [2:0]q00;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire [2:0]q10;
  wire \q1_reg[2]_0 ;
  wire [2:0]ref_timer_V_2_q0;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [4:0]ref_timer_V_address0;
  wire tmp_3_reg_3102;
  wire [0:0]\tmp_3_reg_3102_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln1019_2_reg_3176[0]_i_1 
       (.I0(ref_timer_V_2_q0[1]),
        .I1(ref_timer_V_2_q0[0]),
        .I2(ref_timer_V_2_q0[2]),
        .I3(tmp_3_reg_3102),
        .I4(icmp_ln1019_2_reg_3176),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[0]),
        .Q(ref_timer_V_2_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[1]),
        .Q(ref_timer_V_2_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[2]),
        .Q(ref_timer_V_2_q0[2]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[0]),
        .DPO(q10[0]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[1]),
        .DPO(q10[1]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[2]),
        .DPO(q10[2]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \v_V_2_addr_reg_3180[4]_i_1 
       (.I0(tmp_3_reg_3102),
        .I1(ref_timer_V_2_q0[2]),
        .I2(ref_timer_V_2_q0[0]),
        .I3(ref_timer_V_2_q0[1]),
        .O(\tmp_3_reg_3102_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_ref_timer_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_1
   (\tmp_4_reg_3111_reg[0] ,
    \q0_reg[1]_0 ,
    Q,
    ap_clk,
    ref_timer_V_7_d0,
    \q1_reg[2]_0 ,
    ref_timer_V_address0,
    ref_timer_V_7_address1,
    tmp_4_reg_3111,
    icmp_ln1019_3_reg_3186,
    E,
    \q0_reg[0]_0 );
  output [0:0]\tmp_4_reg_3111_reg[0] ;
  output \q0_reg[1]_0 ;
  output [2:0]Q;
  input ap_clk;
  input [2:0]ref_timer_V_7_d0;
  input \q1_reg[2]_0 ;
  input [4:0]ref_timer_V_address0;
  input [4:0]ref_timer_V_7_address1;
  input tmp_4_reg_3111;
  input icmp_ln1019_3_reg_3186;
  input [0:0]E;
  input [0:0]\q0_reg[0]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire icmp_ln1019_3_reg_3186;
  wire [2:0]q00;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire [2:0]q10;
  wire \q1_reg[2]_0 ;
  wire [2:0]ref_timer_V_3_q0;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [4:0]ref_timer_V_address0;
  wire tmp_4_reg_3111;
  wire [0:0]\tmp_4_reg_3111_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln1019_3_reg_3186[0]_i_1 
       (.I0(ref_timer_V_3_q0[1]),
        .I1(ref_timer_V_3_q0[0]),
        .I2(ref_timer_V_3_q0[2]),
        .I3(tmp_4_reg_3111),
        .I4(icmp_ln1019_3_reg_3186),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[0]),
        .Q(ref_timer_V_3_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[1]),
        .Q(ref_timer_V_3_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[2]),
        .Q(ref_timer_V_3_q0[2]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[0]),
        .DPO(q10[0]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[1]),
        .DPO(q10[1]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[2]),
        .DPO(q10[2]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \v_V_3_addr_reg_3190[4]_i_1 
       (.I0(tmp_4_reg_3111),
        .I1(ref_timer_V_3_q0[2]),
        .I2(ref_timer_V_3_q0[0]),
        .I3(ref_timer_V_3_q0[1]),
        .O(\tmp_4_reg_3111_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_ref_timer_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_2
   (\tmp_5_reg_3120_reg[0] ,
    \q0_reg[1]_0 ,
    \q1_reg[2]_0 ,
    ap_clk,
    ref_timer_V_7_d0,
    \q1_reg[2]_1 ,
    ref_timer_V_address0,
    ref_timer_V_7_address1,
    tmp_5_reg_3120,
    icmp_ln1019_4_reg_3196,
    Q,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
    E);
  output [0:0]\tmp_5_reg_3120_reg[0] ;
  output \q0_reg[1]_0 ;
  output [2:0]\q1_reg[2]_0 ;
  input ap_clk;
  input [2:0]ref_timer_V_7_d0;
  input \q1_reg[2]_1 ;
  input [4:0]ref_timer_V_address0;
  input [4:0]ref_timer_V_7_address1;
  input tmp_5_reg_3120;
  input icmp_ln1019_4_reg_3196;
  input [0:0]Q;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  wire icmp_ln1019_4_reg_3196;
  wire [2:0]q00;
  wire \q0_reg[1]_0 ;
  wire [2:0]q10;
  wire [2:0]\q1_reg[2]_0 ;
  wire \q1_reg[2]_1 ;
  wire ref_timer_V_4_ce1;
  wire [2:0]ref_timer_V_4_q0;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [4:0]ref_timer_V_address0;
  wire tmp_5_reg_3120;
  wire [0:0]\tmp_5_reg_3120_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln1019_4_reg_3196[0]_i_1 
       (.I0(ref_timer_V_4_q0[1]),
        .I1(ref_timer_V_4_q0[0]),
        .I2(ref_timer_V_4_q0[2]),
        .I3(tmp_5_reg_3120),
        .I4(icmp_ln1019_4_reg_3196),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(ref_timer_V_4_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(ref_timer_V_4_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(ref_timer_V_4_q0[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \q1[2]_i_1__0 
       (.I0(Q),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .O(ref_timer_V_4_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(ref_timer_V_4_ce1),
        .D(q10[0]),
        .Q(\q1_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(ref_timer_V_4_ce1),
        .D(q10[1]),
        .Q(\q1_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(ref_timer_V_4_ce1),
        .D(q10[2]),
        .Q(\q1_reg[2]_0 [2]),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[0]),
        .DPO(q10[0]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_1 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[1]),
        .DPO(q10[1]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_1 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[2]),
        .DPO(q10[2]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \v_V_4_addr_reg_3200[4]_i_1 
       (.I0(tmp_5_reg_3120),
        .I1(ref_timer_V_4_q0[2]),
        .I2(ref_timer_V_4_q0[0]),
        .I3(ref_timer_V_4_q0[1]),
        .O(\tmp_5_reg_3120_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_ref_timer_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_3
   (\tmp_7_reg_3129_reg[0] ,
    \q0_reg[1]_0 ,
    Q,
    ap_clk,
    ref_timer_V_7_d0,
    \q1_reg[2]_0 ,
    ref_timer_V_address0,
    ref_timer_V_7_address1,
    tmp_7_reg_3129,
    icmp_ln1019_5_reg_3206,
    E,
    \q0_reg[0]_0 );
  output [0:0]\tmp_7_reg_3129_reg[0] ;
  output \q0_reg[1]_0 ;
  output [2:0]Q;
  input ap_clk;
  input [2:0]ref_timer_V_7_d0;
  input \q1_reg[2]_0 ;
  input [4:0]ref_timer_V_address0;
  input [4:0]ref_timer_V_7_address1;
  input tmp_7_reg_3129;
  input icmp_ln1019_5_reg_3206;
  input [0:0]E;
  input [0:0]\q0_reg[0]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire icmp_ln1019_5_reg_3206;
  wire [2:0]q00;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire [2:0]q10;
  wire \q1_reg[2]_0 ;
  wire [2:0]ref_timer_V_5_q0;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [4:0]ref_timer_V_address0;
  wire tmp_7_reg_3129;
  wire [0:0]\tmp_7_reg_3129_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln1019_5_reg_3206[0]_i_1 
       (.I0(ref_timer_V_5_q0[1]),
        .I1(ref_timer_V_5_q0[0]),
        .I2(ref_timer_V_5_q0[2]),
        .I3(tmp_7_reg_3129),
        .I4(icmp_ln1019_5_reg_3206),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[0]),
        .Q(ref_timer_V_5_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[1]),
        .Q(ref_timer_V_5_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[2]),
        .Q(ref_timer_V_5_q0[2]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[0]),
        .DPO(q10[0]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[1]),
        .DPO(q10[1]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[2]),
        .DPO(q10[2]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \v_V_5_addr_reg_3210[4]_i_1 
       (.I0(tmp_7_reg_3129),
        .I1(ref_timer_V_5_q0[2]),
        .I2(ref_timer_V_5_q0[0]),
        .I3(ref_timer_V_5_q0[1]),
        .O(\tmp_7_reg_3129_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_ref_timer_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_4
   (\tmp_8_reg_3138_reg[0] ,
    \q0_reg[1]_0 ,
    Q,
    ap_clk,
    ref_timer_V_7_d0,
    \q1_reg[2]_0 ,
    ref_timer_V_address0,
    ref_timer_V_7_address1,
    tmp_8_reg_3138,
    icmp_ln1019_6_reg_3216,
    E,
    ref_timer_V_ce0);
  output [0:0]\tmp_8_reg_3138_reg[0] ;
  output \q0_reg[1]_0 ;
  output [2:0]Q;
  input ap_clk;
  input [2:0]ref_timer_V_7_d0;
  input \q1_reg[2]_0 ;
  input [4:0]ref_timer_V_address0;
  input [4:0]ref_timer_V_7_address1;
  input tmp_8_reg_3138;
  input icmp_ln1019_6_reg_3216;
  input [0:0]E;
  input ref_timer_V_ce0;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire icmp_ln1019_6_reg_3216;
  wire [2:0]q00;
  wire \q0_reg[1]_0 ;
  wire [2:0]q10;
  wire \q1_reg[2]_0 ;
  wire [2:0]ref_timer_V_6_q0;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [4:0]ref_timer_V_address0;
  wire ref_timer_V_ce0;
  wire tmp_8_reg_3138;
  wire [0:0]\tmp_8_reg_3138_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln1019_6_reg_3216[0]_i_1 
       (.I0(ref_timer_V_6_q0[1]),
        .I1(ref_timer_V_6_q0[0]),
        .I2(ref_timer_V_6_q0[2]),
        .I3(tmp_8_reg_3138),
        .I4(icmp_ln1019_6_reg_3216),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[0]),
        .Q(ref_timer_V_6_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[1]),
        .Q(ref_timer_V_6_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[2]),
        .Q(ref_timer_V_6_q0[2]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[0]),
        .DPO(q10[0]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[1]),
        .DPO(q10[1]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[2]),
        .DPO(q10[2]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \v_V_6_addr_reg_3220[4]_i_1 
       (.I0(tmp_8_reg_3138),
        .I1(ref_timer_V_6_q0[2]),
        .I2(ref_timer_V_6_q0[0]),
        .I3(ref_timer_V_6_q0[1]),
        .O(\tmp_8_reg_3138_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_ref_timer_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_5
   (\tmp_9_reg_3147_reg[0] ,
    \q0_reg[1]_0 ,
    E,
    \q1_reg[2]_0 ,
    ap_clk,
    ref_timer_V_7_d0,
    \q1_reg[2]_1 ,
    ref_timer_V_address0,
    ref_timer_V_7_address1,
    tmp_9_reg_3147,
    icmp_ln1019_7_reg_3226,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
    Q,
    ref_timer_V_ce0);
  output [0:0]\tmp_9_reg_3147_reg[0] ;
  output \q0_reg[1]_0 ;
  output [0:0]E;
  output [2:0]\q1_reg[2]_0 ;
  input ap_clk;
  input [2:0]ref_timer_V_7_d0;
  input \q1_reg[2]_1 ;
  input [4:0]ref_timer_V_address0;
  input [4:0]ref_timer_V_7_address1;
  input tmp_9_reg_3147;
  input icmp_ln1019_7_reg_3226;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  input [0:0]Q;
  input ref_timer_V_ce0;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  wire icmp_ln1019_7_reg_3226;
  wire [2:0]q00;
  wire \q0_reg[1]_0 ;
  wire [2:0]q10;
  wire [2:0]\q1_reg[2]_0 ;
  wire \q1_reg[2]_1 ;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [2:0]ref_timer_V_7_q0;
  wire [4:0]ref_timer_V_address0;
  wire ref_timer_V_ce0;
  wire tmp_9_reg_3147;
  wire [0:0]\tmp_9_reg_3147_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln1019_7_reg_3226[0]_i_1 
       (.I0(ref_timer_V_7_q0[1]),
        .I1(ref_timer_V_7_q0[0]),
        .I2(ref_timer_V_7_q0[2]),
        .I3(tmp_9_reg_3147),
        .I4(icmp_ln1019_7_reg_3226),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[0]),
        .Q(ref_timer_V_7_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[1]),
        .Q(ref_timer_V_7_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[2]),
        .Q(ref_timer_V_7_q0[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \q1[2]_i_1 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .I1(Q),
        .O(E));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(\q1_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(\q1_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(\q1_reg[2]_0 [2]),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[0]),
        .DPO(q10[0]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_1 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[1]),
        .DPO(q10[1]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_1 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[2]),
        .DPO(q10[2]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \v_V_7_addr_reg_3230[4]_i_1 
       (.I0(tmp_9_reg_3147),
        .I1(ref_timer_V_7_q0[2]),
        .I2(ref_timer_V_7_q0[0]),
        .I3(ref_timer_V_7_q0[1]),
        .O(\tmp_9_reg_3147_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_ref_timer_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_ref_timer_V_RAM_AUTO_1R1W_6
   (\tmp_reg_3084_reg[0] ,
    \q0_reg[1]_0 ,
    Q,
    ap_clk,
    ref_timer_V_7_d0,
    \q1_reg[2]_0 ,
    ref_timer_V_address0,
    ref_timer_V_7_address1,
    tmp_reg_3084,
    icmp_ln1019_reg_3156,
    E,
    ref_timer_V_ce0);
  output [0:0]\tmp_reg_3084_reg[0] ;
  output \q0_reg[1]_0 ;
  output [2:0]Q;
  input ap_clk;
  input [2:0]ref_timer_V_7_d0;
  input \q1_reg[2]_0 ;
  input [4:0]ref_timer_V_address0;
  input [4:0]ref_timer_V_7_address1;
  input tmp_reg_3084;
  input icmp_ln1019_reg_3156;
  input [0:0]E;
  input ref_timer_V_ce0;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire icmp_ln1019_reg_3156;
  wire [2:0]q00;
  wire \q0_reg[1]_0 ;
  wire [2:0]q10;
  wire \q1_reg[2]_0 ;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [4:0]ref_timer_V_address0;
  wire ref_timer_V_ce0;
  wire [2:0]ref_timer_V_q0;
  wire tmp_reg_3084;
  wire [0:0]\tmp_reg_3084_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln1019_reg_3156[0]_i_1 
       (.I0(ref_timer_V_q0[1]),
        .I1(ref_timer_V_q0[0]),
        .I2(ref_timer_V_q0[2]),
        .I3(tmp_reg_3084),
        .I4(icmp_ln1019_reg_3156),
        .O(\q0_reg[1]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[0]),
        .Q(ref_timer_V_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[1]),
        .Q(ref_timer_V_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ref_timer_V_ce0),
        .D(q00[2]),
        .Q(ref_timer_V_q0[2]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[0]),
        .DPO(q10[0]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[1]),
        .DPO(q10[1]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "ref_timer_V_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(ref_timer_V_address0[0]),
        .A1(ref_timer_V_address0[1]),
        .A2(ref_timer_V_address0[2]),
        .A3(ref_timer_V_address0[3]),
        .A4(ref_timer_V_address0[4]),
        .D(ref_timer_V_7_d0[2]),
        .DPO(q10[2]),
        .DPRA0(ref_timer_V_7_address1[0]),
        .DPRA1(ref_timer_V_7_address1[1]),
        .DPRA2(ref_timer_V_7_address1[2]),
        .DPRA3(ref_timer_V_7_address1[3]),
        .DPRA4(ref_timer_V_7_address1[4]),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(\q1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \v_V_addr_reg_3160[4]_i_1 
       (.I0(tmp_reg_3084),
        .I1(ref_timer_V_q0[2]),
        .I2(ref_timer_V_q0[0]),
        .I3(ref_timer_V_q0[1]),
        .O(\tmp_reg_3084_reg[0] ));
endmodule

(* ORIG_REF_NAME = "spiking_binam_regslice_both" *) 
module bd_0_hls_inst_0_spiking_binam_regslice_both
   (DI,
    grp_nbread_fu_690_p2_0,
    \B_V_data_1_state_reg[0]_0 ,
    ack_in,
    S,
    in_spikes_TDATA_int_regslice,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[7]_1 ,
    \B_V_data_1_payload_B_reg[7]_2 ,
    \B_V_data_1_payload_B_reg[7]_3 ,
    \B_V_data_1_payload_B_reg[7]_4 ,
    \B_V_data_1_payload_B_reg[7]_5 ,
    \B_V_data_1_payload_B_reg[6]_0 ,
    \B_V_data_1_payload_B_reg[6]_1 ,
    \B_V_data_1_payload_B_reg[6]_2 ,
    \B_V_data_1_payload_B_reg[6]_3 ,
    \B_V_data_1_payload_B_reg[6]_4 ,
    \B_V_data_1_payload_B_reg[6]_5 ,
    \B_V_data_1_payload_B_reg[6]_6 ,
    \B_V_data_1_payload_B_reg[5]_0 ,
    \B_V_data_1_payload_B_reg[5]_1 ,
    \B_V_data_1_payload_B_reg[5]_2 ,
    \B_V_data_1_payload_B_reg[5]_3 ,
    \B_V_data_1_payload_B_reg[5]_4 ,
    \B_V_data_1_payload_B_reg[5]_5 ,
    \B_V_data_1_payload_B_reg[4]_0 ,
    \B_V_data_1_payload_B_reg[4]_1 ,
    \B_V_data_1_payload_B_reg[4]_2 ,
    \B_V_data_1_payload_B_reg[4]_3 ,
    \B_V_data_1_payload_B_reg[4]_4 ,
    \B_V_data_1_payload_B_reg[4]_5 ,
    \B_V_data_1_payload_B_reg[3]_0 ,
    \B_V_data_1_payload_B_reg[3]_1 ,
    \B_V_data_1_payload_B_reg[3]_2 ,
    \B_V_data_1_payload_B_reg[3]_3 ,
    \B_V_data_1_payload_B_reg[3]_4 ,
    \B_V_data_1_payload_B_reg[3]_5 ,
    \B_V_data_1_payload_B_reg[2]_0 ,
    \B_V_data_1_payload_B_reg[2]_1 ,
    \B_V_data_1_payload_B_reg[2]_2 ,
    \B_V_data_1_payload_B_reg[2]_3 ,
    \B_V_data_1_payload_B_reg[2]_4 ,
    \B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[1]_1 ,
    \B_V_data_1_payload_B_reg[1]_2 ,
    \B_V_data_1_payload_B_reg[1]_3 ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[0]_1 ,
    \B_V_data_1_payload_B_reg[0]_2 ,
    ap_start,
    Q,
    spikes_read_fu_612_reg,
    \has_spike_fu_616_reg[0] ,
    has_spike_fu_616,
    in_spikes_TVALID,
    ap_rst_n_inv,
    ap_clk,
    in_spikes_TDATA,
    ap_rst_n,
    SR);
  output [0:0]DI;
  output grp_nbread_fu_690_p2_0;
  output \B_V_data_1_state_reg[0]_0 ;
  output ack_in;
  output [0:0]S;
  output [23:0]in_spikes_TDATA_int_regslice;
  output \B_V_data_1_payload_B_reg[7]_0 ;
  output \B_V_data_1_payload_B_reg[7]_1 ;
  output \B_V_data_1_payload_B_reg[7]_2 ;
  output \B_V_data_1_payload_B_reg[7]_3 ;
  output \B_V_data_1_payload_B_reg[7]_4 ;
  output \B_V_data_1_payload_B_reg[7]_5 ;
  output \B_V_data_1_payload_B_reg[6]_0 ;
  output \B_V_data_1_payload_B_reg[6]_1 ;
  output \B_V_data_1_payload_B_reg[6]_2 ;
  output \B_V_data_1_payload_B_reg[6]_3 ;
  output \B_V_data_1_payload_B_reg[6]_4 ;
  output \B_V_data_1_payload_B_reg[6]_5 ;
  output \B_V_data_1_payload_B_reg[6]_6 ;
  output \B_V_data_1_payload_B_reg[5]_0 ;
  output \B_V_data_1_payload_B_reg[5]_1 ;
  output \B_V_data_1_payload_B_reg[5]_2 ;
  output \B_V_data_1_payload_B_reg[5]_3 ;
  output \B_V_data_1_payload_B_reg[5]_4 ;
  output \B_V_data_1_payload_B_reg[5]_5 ;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output \B_V_data_1_payload_B_reg[4]_1 ;
  output \B_V_data_1_payload_B_reg[4]_2 ;
  output \B_V_data_1_payload_B_reg[4]_3 ;
  output \B_V_data_1_payload_B_reg[4]_4 ;
  output \B_V_data_1_payload_B_reg[4]_5 ;
  output \B_V_data_1_payload_B_reg[3]_0 ;
  output \B_V_data_1_payload_B_reg[3]_1 ;
  output \B_V_data_1_payload_B_reg[3]_2 ;
  output \B_V_data_1_payload_B_reg[3]_3 ;
  output \B_V_data_1_payload_B_reg[3]_4 ;
  output \B_V_data_1_payload_B_reg[3]_5 ;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output \B_V_data_1_payload_B_reg[2]_1 ;
  output \B_V_data_1_payload_B_reg[2]_2 ;
  output \B_V_data_1_payload_B_reg[2]_3 ;
  output \B_V_data_1_payload_B_reg[2]_4 ;
  output \B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_B_reg[1]_1 ;
  output \B_V_data_1_payload_B_reg[1]_2 ;
  output \B_V_data_1_payload_B_reg[1]_3 ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[0]_1 ;
  output \B_V_data_1_payload_B_reg[0]_2 ;
  input ap_start;
  input [0:0]Q;
  input [0:0]spikes_read_fu_612_reg;
  input \has_spike_fu_616_reg[0] ;
  input has_spike_fu_616;
  input in_spikes_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [23:0]in_spikes_TDATA;
  input ap_rst_n;
  input [0:0]SR;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1_n_3 ;
  wire [31:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[0]_1 ;
  wire \B_V_data_1_payload_B_reg[0]_2 ;
  wire \B_V_data_1_payload_B_reg[1]_0 ;
  wire \B_V_data_1_payload_B_reg[1]_1 ;
  wire \B_V_data_1_payload_B_reg[1]_2 ;
  wire \B_V_data_1_payload_B_reg[1]_3 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_1 ;
  wire \B_V_data_1_payload_B_reg[2]_2 ;
  wire \B_V_data_1_payload_B_reg[2]_3 ;
  wire \B_V_data_1_payload_B_reg[2]_4 ;
  wire \B_V_data_1_payload_B_reg[3]_0 ;
  wire \B_V_data_1_payload_B_reg[3]_1 ;
  wire \B_V_data_1_payload_B_reg[3]_2 ;
  wire \B_V_data_1_payload_B_reg[3]_3 ;
  wire \B_V_data_1_payload_B_reg[3]_4 ;
  wire \B_V_data_1_payload_B_reg[3]_5 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_1 ;
  wire \B_V_data_1_payload_B_reg[4]_2 ;
  wire \B_V_data_1_payload_B_reg[4]_3 ;
  wire \B_V_data_1_payload_B_reg[4]_4 ;
  wire \B_V_data_1_payload_B_reg[4]_5 ;
  wire \B_V_data_1_payload_B_reg[5]_0 ;
  wire \B_V_data_1_payload_B_reg[5]_1 ;
  wire \B_V_data_1_payload_B_reg[5]_2 ;
  wire \B_V_data_1_payload_B_reg[5]_3 ;
  wire \B_V_data_1_payload_B_reg[5]_4 ;
  wire \B_V_data_1_payload_B_reg[5]_5 ;
  wire \B_V_data_1_payload_B_reg[6]_0 ;
  wire \B_V_data_1_payload_B_reg[6]_1 ;
  wire \B_V_data_1_payload_B_reg[6]_2 ;
  wire \B_V_data_1_payload_B_reg[6]_3 ;
  wire \B_V_data_1_payload_B_reg[6]_4 ;
  wire \B_V_data_1_payload_B_reg[6]_5 ;
  wire \B_V_data_1_payload_B_reg[6]_6 ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg[7]_1 ;
  wire \B_V_data_1_payload_B_reg[7]_2 ;
  wire \B_V_data_1_payload_B_reg[7]_3 ;
  wire \B_V_data_1_payload_B_reg[7]_4 ;
  wire \B_V_data_1_payload_B_reg[7]_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_nbread_fu_690_p2_0;
  wire has_spike_fu_616;
  wire \has_spike_fu_616_reg[0] ;
  wire [23:0]in_spikes_TDATA;
  wire [23:0]in_spikes_TDATA_int_regslice;
  wire in_spikes_TVALID;
  wire [0:0]spikes_read_fu_612_reg;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(grp_nbread_fu_690_p2_0),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[8]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[9]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[10]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[11]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[12]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[13]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[14]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[15]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[16]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[17]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[18]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[19]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[20]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[21]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[22]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[23]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(in_spikes_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(grp_nbread_fu_690_p2_0),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[8]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[9]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[10]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[11]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[12]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[13]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[14]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[15]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[16]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[17]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[18]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[19]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[20]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[21]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[22]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[23]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_spikes_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h15FFEA00)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\has_spike_fu_616_reg[0] ),
        .I1(Q),
        .I2(ap_start),
        .I3(grp_nbread_fu_690_p2_0),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(in_spikes_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA02AAAAAA000000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(SR),
        .I2(\has_spike_fu_616_reg[0] ),
        .I3(in_spikes_TVALID),
        .I4(ack_in),
        .I5(grp_nbread_fu_690_p2_0),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEAFFEAFFFFFFEAFF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\has_spike_fu_616_reg[0] ),
        .I1(Q),
        .I2(ap_start),
        .I3(grp_nbread_fu_690_p2_0),
        .I4(ack_in),
        .I5(in_spikes_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(grp_nbread_fu_690_p2_0),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_3 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[0]_rep_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[0]_rep_i_1__0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[0]_rep_i_1__1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[1]_rep_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[1]_rep_i_1__0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[1]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[1]_rep_i_1__1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[1]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[1]_rep_i_1__2 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[2]_rep_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[2]_rep_i_1__0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[2]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[2]_rep_i_1__1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[2]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[2]_rep_i_1__2 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[2]_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[2]_rep_i_1__3 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[3]_rep_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[3]_rep_i_1__0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[3]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[3]_rep_i_1__1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[3]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[3]_rep_i_1__2 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[3]_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[3]_rep_i_1__3 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[3]_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[3]_rep_i_1__4 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[4]_rep_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[4]_rep_i_1__0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[4]_rep_i_1__1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[4]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[4]_rep_i_1__2 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[4]_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[4]_rep_i_1__3 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[4]_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[4]_rep_i_1__4 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[5]_rep_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[5]_rep_i_1__0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[5]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[5]_rep_i_1__1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[5]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[5]_rep_i_1__2 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[5]_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[5]_rep_i_1__3 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[5]_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[5]_rep_i_1__4 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[6]_rep_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[6]_rep_i_1__0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[6]_rep_i_1__1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[6]_rep_i_1__2 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[6]_rep_i_1__3 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[6]_rep_i_1__4 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[6]_rep_i_1__5 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[7]_i_2 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[7]_rep_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[7]_rep_i_1__0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[7]_rep_i_1__1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[7]_rep_i_1__2 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[7]_rep_i_1__3 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_id_V_fu_604[7]_rep_i_1__4 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[0]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[10]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[11]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[12]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[13]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[14]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[15]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[1]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[2]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[3]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[4]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[5]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[6]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[7]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[8]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cur_time_V_1_fu_608[9]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(in_spikes_TDATA_int_regslice[17]));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    \has_spike_fu_616[0]_i_1 
       (.I0(grp_nbread_fu_690_p2_0),
        .I1(\has_spike_fu_616_reg[0] ),
        .I2(Q),
        .I3(ap_start),
        .I4(has_spike_fu_616),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hC555)) 
    \spikes_read_fu_612[0]_i_10 
       (.I0(spikes_read_fu_612_reg),
        .I1(grp_nbread_fu_690_p2_0),
        .I2(Q),
        .I3(ap_start),
        .O(S));
  LUT4 #(
    .INIT(16'hBF80)) 
    \spikes_read_fu_612[0]_i_2 
       (.I0(grp_nbread_fu_690_p2_0),
        .I1(ap_start),
        .I2(Q),
        .I3(spikes_read_fu_612_reg),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "spiking_binam_regslice_both" *) 
module bd_0_hls_inst_0_spiking_binam_regslice_both_7
   (out_spikes_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_done,
    out_spikes_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    out_spikes_TREADY,
    Q,
    icmp_ln33_fu_4693_p2,
    ap_start,
    \B_V_data_1_state_reg[1]_0 ,
    ap_enable_reg_pp0_iter2,
    \B_V_data_1_payload_A_reg[27]_0 ,
    ap_rst_n,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID);
  output out_spikes_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [1:0]D;
  output ap_done;
  output [18:0]out_spikes_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input out_spikes_TREADY;
  input [3:0]Q;
  input icmp_ln33_fu_4693_p2;
  input ap_start;
  input \B_V_data_1_state_reg[1]_0 ;
  input ap_enable_reg_pp0_iter2;
  input [18:0]\B_V_data_1_payload_A_reg[27]_0 ;
  input ap_rst_n;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID;

  wire B_V_data_1_load_B;
  wire [27:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[27]_i_1_n_3 ;
  wire [18:0]\B_V_data_1_payload_A_reg[27]_0 ;
  wire [27:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID;
  wire icmp_ln33_fu_4693_p2;
  wire [18:0]out_spikes_TDATA;
  wire out_spikes_TREADY;
  wire out_spikes_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(out_spikes_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[27]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [8]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [9]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [10]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [11]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [12]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [13]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [14]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [15]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [16]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [17]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [18]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[27]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_spikes_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [8]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [9]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [10]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [11]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [12]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [13]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [14]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [15]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [16]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [17]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [18]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(out_spikes_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(out_spikes_TREADY),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID),
        .I3(out_spikes_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFBBBFFBBFFBBFFBB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(out_spikes_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(out_spikes_TREADY_int_regslice),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\B_V_data_1_state[1]_i_1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_3 ),
        .Q(out_spikes_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF4F444F444F444F4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(out_spikes_TREADY_int_regslice),
        .I5(out_spikes_TREADY),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8888F888F888F888)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln33_fu_4693_p2),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(out_spikes_TREADY_int_regslice),
        .I5(out_spikes_TREADY),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(out_spikes_TREADY),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_spikes_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(out_spikes_TDATA[7]));
endmodule

(* ORIG_REF_NAME = "spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2" *) 
module bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2
   (D,
    SR,
    \ref_timer_V_1_addr_reg_312_reg[0] ,
    \ref_timer_V_1_addr_reg_312_reg[1] ,
    \ref_timer_V_1_addr_reg_312_reg[2] ,
    \ref_timer_V_1_addr_reg_312_reg[3] ,
    \ref_timer_V_1_addr_reg_312_reg[4] ,
    \ap_CS_fsm_reg[2] ,
    ap_loop_init_int_reg,
    \ap_CS_fsm_reg[1] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0,
    Q,
    icmp_ln33_fu_4693_p2,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0,
    ap_clk,
    ap_rst_n,
    ap_rst_n_inv);
  output [1:0]D;
  output [0:0]SR;
  output \ref_timer_V_1_addr_reg_312_reg[0] ;
  output \ref_timer_V_1_addr_reg_312_reg[1] ;
  output \ref_timer_V_1_addr_reg_312_reg[2] ;
  output \ref_timer_V_1_addr_reg_312_reg[3] ;
  output \ref_timer_V_1_addr_reg_312_reg[4] ;
  output \ap_CS_fsm_reg[2] ;
  output ap_loop_init_int_reg;
  output \ap_CS_fsm_reg[1] ;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0;
  output [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
  input [3:0]Q;
  input icmp_ln33_fu_4693_p2;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  input [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
  input ap_clk;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
  wire \i_fu_70_reg_n_3_[3] ;
  wire \i_fu_70_reg_n_3_[4] ;
  wire \i_fu_70_reg_n_3_[5] ;
  wire \i_fu_70_reg_n_3_[6] ;
  wire \i_fu_70_reg_n_3_[7] ;
  wire \i_fu_70_reg_n_3_[8] ;
  wire icmp_ln33_fu_4693_p2;
  wire [8:3]p_0_in;
  wire \ref_timer_V_1_addr_reg_312_reg[0] ;
  wire \ref_timer_V_1_addr_reg_312_reg[1] ;
  wire \ref_timer_V_1_addr_reg_312_reg[2] ;
  wire \ref_timer_V_1_addr_reg_312_reg[3] ;
  wire \ref_timer_V_1_addr_reg_312_reg[4] ;

  bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_17 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0({\i_fu_70_reg_n_3_[8] ,\i_fu_70_reg_n_3_[7] ,\i_fu_70_reg_n_3_[6] ,\i_fu_70_reg_n_3_[5] ,\i_fu_70_reg_n_3_[4] ,\i_fu_70_reg_n_3_[3] }),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0),
        .\i_fu_70_reg[7] (p_0_in),
        .icmp_ln33_fu_4693_p2(icmp_ln33_fu_4693_p2),
        .\ref_timer_V_1_addr_reg_312_reg[0] (\ref_timer_V_1_addr_reg_312_reg[0] ),
        .\ref_timer_V_1_addr_reg_312_reg[1] (\ref_timer_V_1_addr_reg_312_reg[1] ),
        .\ref_timer_V_1_addr_reg_312_reg[2] (\ref_timer_V_1_addr_reg_312_reg[2] ),
        .\ref_timer_V_1_addr_reg_312_reg[3] (\ref_timer_V_1_addr_reg_312_reg[3] ),
        .\ref_timer_V_1_addr_reg_312_reg[4] (\ref_timer_V_1_addr_reg_312_reg[4] ));
  FDRE \i_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .D(p_0_in[3]),
        .Q(\i_fu_70_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \i_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .D(p_0_in[4]),
        .Q(\i_fu_70_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \i_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .D(p_0_in[5]),
        .Q(\i_fu_70_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \i_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .D(p_0_in[6]),
        .Q(\i_fu_70_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \i_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .D(p_0_in[7]),
        .Q(\i_fu_70_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \i_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .D(p_0_in[8]),
        .Q(\i_fu_70_reg_n_3_[8] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4" *) 
module bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4
   (grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1,
    tmp_9_reg_3147,
    tmp_8_reg_3138,
    tmp_7_reg_3129,
    tmp_5_reg_3120,
    tmp_4_reg_3111,
    tmp_3_reg_3102,
    tmp_1_reg_3093,
    tmp_reg_3084,
    icmp_ln1019_7_reg_3226,
    icmp_ln1019_6_reg_3216,
    icmp_ln1019_5_reg_3206,
    icmp_ln1019_4_reg_3196,
    icmp_ln1019_3_reg_3186,
    icmp_ln1019_2_reg_3176,
    icmp_ln1019_1_reg_3166,
    icmp_ln1019_reg_3156,
    \tmp_8_reg_3138_pp0_iter1_reg_reg[0]_0 ,
    \icmp_ln1019_7_reg_3226_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \tmp_3_reg_3102_pp0_iter1_reg_reg[0]_0 ,
    \tmp_5_reg_3120_pp0_iter1_reg_reg[0]_0 ,
    \tmp_7_reg_3129_pp0_iter1_reg_reg[0]_0 ,
    \tmp_4_reg_3111_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg_1,
    D,
    E,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[4] ,
    ap_loop_init_int_reg,
    \zext_ln54_reg_3072_reg[4]_0 ,
    \bank_fu_576_reg[4]_0 ,
    \v_V_7_addr_reg_3230_reg[4]_0 ,
    \q1_reg[4] ,
    \q1_reg[2] ,
    \v_V_6_addr_reg_3220_reg[4]_0 ,
    \q1_reg[4]_0 ,
    \q1_reg[2]_0 ,
    \v_V_5_addr_reg_3210_reg[4]_0 ,
    \q1_reg[4]_1 ,
    \q1_reg[2]_1 ,
    \v_V_4_addr_reg_3200_reg[4]_0 ,
    \q1_reg[4]_2 ,
    \q1_reg[2]_2 ,
    \v_V_3_addr_reg_3190_reg[4]_0 ,
    \q1_reg[4]_3 ,
    \q1_reg[2]_3 ,
    \v_V_2_addr_reg_3180_reg[4]_0 ,
    \q1_reg[4]_4 ,
    \q1_reg[2]_4 ,
    \v_V_1_addr_reg_3170_reg[4]_0 ,
    \q1_reg[4]_5 ,
    \q1_reg[2]_5 ,
    \v_V_addr_reg_3160_reg[4]_0 ,
    \q1_reg[4]_6 ,
    \q1_reg[2]_6 ,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_rst_n_inv,
    ap_clk,
    \icmp_ln1019_7_reg_3226_reg[0]_1 ,
    \icmp_ln1019_6_reg_3216_reg[0]_0 ,
    \icmp_ln1019_5_reg_3206_reg[0]_0 ,
    \icmp_ln1019_4_reg_3196_reg[0]_0 ,
    \icmp_ln1019_3_reg_3186_reg[0]_0 ,
    \icmp_ln1019_2_reg_3176_reg[0]_0 ,
    \icmp_ln1019_1_reg_3166_reg[0]_0 ,
    \icmp_ln1019_reg_3156_reg[0]_0 ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
    ram_reg_0_31_0_6_i_1,
    Q,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0,
    \threshold_V_2_reg_4036_reg[0] ,
    ram_reg_0_31_0_6_i_1__0,
    ap_NS_fsm114_out,
    \v_V_7_addr_reg_3230_reg[4]_1 ,
    ram_reg_0_31_0_6_i_6,
    \v_V_6_addr_reg_3220_reg[4]_1 ,
    ram_reg_0_31_0_6_i_6__0,
    \v_V_5_addr_reg_3210_reg[4]_1 ,
    ram_reg_0_31_0_6_i_6__1,
    \v_V_4_addr_reg_3200_reg[4]_1 ,
    ram_reg_0_31_0_6_i_6__2,
    \v_V_3_addr_reg_3190_reg[4]_1 ,
    ram_reg_0_31_0_6_i_6__3,
    \v_V_2_addr_reg_3180_reg[4]_1 ,
    ram_reg_0_31_0_6_i_6__4,
    \v_V_1_addr_reg_3170_reg[4]_1 ,
    ram_reg_0_31_0_6_i_6__5,
    \v_V_addr_reg_3160_reg[4]_1 ,
    ram_reg_0_31_0_6_i_6__6,
    p_ZL14storage_matrix_64_load_reg_6522,
    p_ZL14storage_matrix_72_load_reg_6527,
    p_ZL14storage_matrix_80_load_reg_6532,
    p_ZL14storage_matrix_88_load_reg_6537,
    p_ZL14storage_matrix_96_load_reg_6542,
    p_ZL14storage_matrix_104_load_reg_6547,
    p_ZL14storage_matrix_112_load_reg_6552,
    p_ZL14storage_matrix_120_load_reg_6557,
    p_ZL14storage_matrix_0_load_reg_6482,
    p_ZL14storage_matrix_8_load_reg_6487,
    p_ZL14storage_matrix_16_load_reg_6492,
    p_ZL14storage_matrix_24_load_reg_6497,
    p_ZL14storage_matrix_32_load_reg_6502,
    p_ZL14storage_matrix_40_load_reg_6507,
    p_ZL14storage_matrix_48_load_reg_6512,
    p_ZL14storage_matrix_56_load_reg_6517,
    p_ZL14storage_matrix_192_load_reg_6602,
    p_ZL14storage_matrix_200_load_reg_6607,
    p_ZL14storage_matrix_208_load_reg_6612,
    p_ZL14storage_matrix_216_load_reg_6617,
    p_ZL14storage_matrix_224_load_reg_6622,
    p_ZL14storage_matrix_232_load_reg_6627,
    p_ZL14storage_matrix_240_load_reg_6632,
    p_ZL14storage_matrix_248_load_reg_6637,
    p_ZL14storage_matrix_128_load_reg_6562,
    p_ZL14storage_matrix_136_load_reg_6567,
    p_ZL14storage_matrix_144_load_reg_6572,
    p_ZL14storage_matrix_152_load_reg_6577,
    p_ZL14storage_matrix_160_load_reg_6582,
    p_ZL14storage_matrix_168_load_reg_6587,
    p_ZL14storage_matrix_176_load_reg_6592,
    p_ZL14storage_matrix_184_load_reg_6597,
    p_ZL14storage_matrix_66_load_reg_6842,
    p_ZL14storage_matrix_74_load_reg_6847,
    p_ZL14storage_matrix_82_load_reg_6852,
    p_ZL14storage_matrix_90_load_reg_6857,
    p_ZL14storage_matrix_98_load_reg_6862,
    p_ZL14storage_matrix_106_load_reg_6867,
    p_ZL14storage_matrix_114_load_reg_6872,
    p_ZL14storage_matrix_122_load_reg_6877,
    p_ZL14storage_matrix_2_load_reg_6802,
    p_ZL14storage_matrix_10_load_reg_6807,
    p_ZL14storage_matrix_18_load_reg_6812,
    p_ZL14storage_matrix_26_load_reg_6817,
    p_ZL14storage_matrix_34_load_reg_6822,
    p_ZL14storage_matrix_42_load_reg_6827,
    p_ZL14storage_matrix_50_load_reg_6832,
    p_ZL14storage_matrix_58_load_reg_6837,
    p_ZL14storage_matrix_194_load_reg_6922,
    p_ZL14storage_matrix_202_load_reg_6927,
    p_ZL14storage_matrix_210_load_reg_6932,
    p_ZL14storage_matrix_218_load_reg_6937,
    p_ZL14storage_matrix_226_load_reg_6942,
    p_ZL14storage_matrix_234_load_reg_6947,
    p_ZL14storage_matrix_242_load_reg_6952,
    p_ZL14storage_matrix_250_load_reg_6957,
    p_ZL14storage_matrix_130_load_reg_6882,
    p_ZL14storage_matrix_138_load_reg_6887,
    p_ZL14storage_matrix_146_load_reg_6892,
    p_ZL14storage_matrix_154_load_reg_6897,
    p_ZL14storage_matrix_162_load_reg_6902,
    p_ZL14storage_matrix_170_load_reg_6907,
    p_ZL14storage_matrix_178_load_reg_6912,
    p_ZL14storage_matrix_186_load_reg_6917,
    p_ZL14storage_matrix_68_load_reg_7162,
    p_ZL14storage_matrix_76_load_reg_7167,
    p_ZL14storage_matrix_84_load_reg_7172,
    p_ZL14storage_matrix_92_load_reg_7177,
    p_ZL14storage_matrix_100_load_reg_7182,
    p_ZL14storage_matrix_108_load_reg_7187,
    p_ZL14storage_matrix_116_load_reg_7192,
    p_ZL14storage_matrix_124_load_reg_7197,
    p_ZL14storage_matrix_4_load_reg_7122,
    p_ZL14storage_matrix_12_load_reg_7127,
    p_ZL14storage_matrix_20_load_reg_7132,
    p_ZL14storage_matrix_28_load_reg_7137,
    p_ZL14storage_matrix_36_load_reg_7142,
    p_ZL14storage_matrix_44_load_reg_7147,
    p_ZL14storage_matrix_52_load_reg_7152,
    p_ZL14storage_matrix_60_load_reg_7157,
    p_ZL14storage_matrix_196_load_reg_7242,
    p_ZL14storage_matrix_204_load_reg_7247,
    p_ZL14storage_matrix_212_load_reg_7252,
    p_ZL14storage_matrix_220_load_reg_7257,
    p_ZL14storage_matrix_228_load_reg_7262,
    p_ZL14storage_matrix_236_load_reg_7267,
    p_ZL14storage_matrix_244_load_reg_7272,
    p_ZL14storage_matrix_252_load_reg_7277,
    p_ZL14storage_matrix_132_load_reg_7202,
    p_ZL14storage_matrix_140_load_reg_7207,
    p_ZL14storage_matrix_148_load_reg_7212,
    p_ZL14storage_matrix_156_load_reg_7217,
    p_ZL14storage_matrix_164_load_reg_7222,
    p_ZL14storage_matrix_172_load_reg_7227,
    p_ZL14storage_matrix_180_load_reg_7232,
    p_ZL14storage_matrix_188_load_reg_7237,
    p_ZL14storage_matrix_70_load_reg_7482,
    p_ZL14storage_matrix_78_load_reg_7487,
    p_ZL14storage_matrix_86_load_reg_7492,
    p_ZL14storage_matrix_94_load_reg_7497,
    p_ZL14storage_matrix_102_load_reg_7502,
    p_ZL14storage_matrix_110_load_reg_7507,
    p_ZL14storage_matrix_118_load_reg_7512,
    p_ZL14storage_matrix_126_load_reg_7517,
    p_ZL14storage_matrix_6_load_reg_7442,
    p_ZL14storage_matrix_14_load_reg_7447,
    p_ZL14storage_matrix_22_load_reg_7452,
    p_ZL14storage_matrix_30_load_reg_7457,
    p_ZL14storage_matrix_38_load_reg_7462,
    p_ZL14storage_matrix_46_load_reg_7467,
    p_ZL14storage_matrix_54_load_reg_7472,
    p_ZL14storage_matrix_62_load_reg_7477,
    p_ZL14storage_matrix_198_load_reg_7562,
    p_ZL14storage_matrix_206_load_reg_7567,
    p_ZL14storage_matrix_214_load_reg_7572,
    p_ZL14storage_matrix_222_load_reg_7577,
    p_ZL14storage_matrix_230_load_reg_7582,
    p_ZL14storage_matrix_238_load_reg_7587,
    p_ZL14storage_matrix_246_load_reg_7592,
    p_ZL14storage_matrix_254_load_reg_7597,
    p_ZL14storage_matrix_134_load_reg_7522,
    p_ZL14storage_matrix_142_load_reg_7527,
    p_ZL14storage_matrix_150_load_reg_7532,
    p_ZL14storage_matrix_158_load_reg_7537,
    p_ZL14storage_matrix_166_load_reg_7542,
    p_ZL14storage_matrix_174_load_reg_7547,
    p_ZL14storage_matrix_182_load_reg_7552,
    p_ZL14storage_matrix_190_load_reg_7557,
    p_ZL14storage_matrix_71_load_reg_7642,
    p_ZL14storage_matrix_79_load_reg_7647,
    p_ZL14storage_matrix_87_load_reg_7652,
    p_ZL14storage_matrix_95_load_reg_7657,
    p_ZL14storage_matrix_103_load_reg_7662,
    p_ZL14storage_matrix_111_load_reg_7667,
    p_ZL14storage_matrix_119_load_reg_7672,
    p_ZL14storage_matrix_127_load_reg_7677,
    p_ZL14storage_matrix_7_load_reg_7602,
    p_ZL14storage_matrix_15_load_reg_7607,
    p_ZL14storage_matrix_23_load_reg_7612,
    p_ZL14storage_matrix_31_load_reg_7617,
    p_ZL14storage_matrix_39_load_reg_7622,
    p_ZL14storage_matrix_47_load_reg_7627,
    p_ZL14storage_matrix_55_load_reg_7632,
    p_ZL14storage_matrix_63_load_reg_7637,
    p_ZL14storage_matrix_199_load_reg_7722,
    p_ZL14storage_matrix_207_load_reg_7727,
    p_ZL14storage_matrix_215_load_reg_7732,
    p_ZL14storage_matrix_223_load_reg_7737,
    p_ZL14storage_matrix_231_load_reg_7742,
    p_ZL14storage_matrix_239_load_reg_7747,
    p_ZL14storage_matrix_247_load_reg_7752,
    p_ZL14storage_matrix_255_load_reg_7757,
    p_ZL14storage_matrix_135_load_reg_7682,
    p_ZL14storage_matrix_143_load_reg_7687,
    p_ZL14storage_matrix_151_load_reg_7692,
    p_ZL14storage_matrix_159_load_reg_7697,
    p_ZL14storage_matrix_167_load_reg_7702,
    p_ZL14storage_matrix_175_load_reg_7707,
    p_ZL14storage_matrix_183_load_reg_7712,
    p_ZL14storage_matrix_191_load_reg_7717,
    p_ZL14storage_matrix_69_load_reg_7322,
    p_ZL14storage_matrix_77_load_reg_7327,
    p_ZL14storage_matrix_85_load_reg_7332,
    p_ZL14storage_matrix_93_load_reg_7337,
    p_ZL14storage_matrix_101_load_reg_7342,
    p_ZL14storage_matrix_109_load_reg_7347,
    p_ZL14storage_matrix_117_load_reg_7352,
    p_ZL14storage_matrix_125_load_reg_7357,
    p_ZL14storage_matrix_5_load_reg_7282,
    p_ZL14storage_matrix_13_load_reg_7287,
    p_ZL14storage_matrix_21_load_reg_7292,
    p_ZL14storage_matrix_29_load_reg_7297,
    p_ZL14storage_matrix_37_load_reg_7302,
    p_ZL14storage_matrix_45_load_reg_7307,
    p_ZL14storage_matrix_53_load_reg_7312,
    p_ZL14storage_matrix_61_load_reg_7317,
    p_ZL14storage_matrix_197_load_reg_7402,
    p_ZL14storage_matrix_205_load_reg_7407,
    p_ZL14storage_matrix_213_load_reg_7412,
    p_ZL14storage_matrix_221_load_reg_7417,
    p_ZL14storage_matrix_229_load_reg_7422,
    p_ZL14storage_matrix_237_load_reg_7427,
    p_ZL14storage_matrix_245_load_reg_7432,
    p_ZL14storage_matrix_253_load_reg_7437,
    p_ZL14storage_matrix_133_load_reg_7362,
    p_ZL14storage_matrix_141_load_reg_7367,
    p_ZL14storage_matrix_149_load_reg_7372,
    p_ZL14storage_matrix_157_load_reg_7377,
    p_ZL14storage_matrix_165_load_reg_7382,
    p_ZL14storage_matrix_173_load_reg_7387,
    p_ZL14storage_matrix_181_load_reg_7392,
    p_ZL14storage_matrix_189_load_reg_7397,
    p_ZL14storage_matrix_67_load_reg_7002,
    p_ZL14storage_matrix_75_load_reg_7007,
    p_ZL14storage_matrix_83_load_reg_7012,
    p_ZL14storage_matrix_91_load_reg_7017,
    p_ZL14storage_matrix_99_load_reg_7022,
    p_ZL14storage_matrix_107_load_reg_7027,
    p_ZL14storage_matrix_115_load_reg_7032,
    p_ZL14storage_matrix_123_load_reg_7037,
    p_ZL14storage_matrix_3_load_reg_6962,
    p_ZL14storage_matrix_11_load_reg_6967,
    p_ZL14storage_matrix_19_load_reg_6972,
    p_ZL14storage_matrix_27_load_reg_6977,
    p_ZL14storage_matrix_35_load_reg_6982,
    p_ZL14storage_matrix_43_load_reg_6987,
    p_ZL14storage_matrix_51_load_reg_6992,
    p_ZL14storage_matrix_59_load_reg_6997,
    p_ZL14storage_matrix_195_load_reg_7082,
    p_ZL14storage_matrix_203_load_reg_7087,
    p_ZL14storage_matrix_211_load_reg_7092,
    p_ZL14storage_matrix_219_load_reg_7097,
    p_ZL14storage_matrix_227_load_reg_7102,
    p_ZL14storage_matrix_235_load_reg_7107,
    p_ZL14storage_matrix_243_load_reg_7112,
    p_ZL14storage_matrix_251_load_reg_7117,
    p_ZL14storage_matrix_131_load_reg_7042,
    p_ZL14storage_matrix_139_load_reg_7047,
    p_ZL14storage_matrix_147_load_reg_7052,
    p_ZL14storage_matrix_155_load_reg_7057,
    p_ZL14storage_matrix_163_load_reg_7062,
    p_ZL14storage_matrix_171_load_reg_7067,
    p_ZL14storage_matrix_179_load_reg_7072,
    p_ZL14storage_matrix_187_load_reg_7077,
    p_ZL14storage_matrix_65_load_reg_6682,
    p_ZL14storage_matrix_73_load_reg_6687,
    p_ZL14storage_matrix_81_load_reg_6692,
    p_ZL14storage_matrix_89_load_reg_6697,
    p_ZL14storage_matrix_97_load_reg_6702,
    p_ZL14storage_matrix_105_load_reg_6707,
    p_ZL14storage_matrix_113_load_reg_6712,
    p_ZL14storage_matrix_121_load_reg_6717,
    p_ZL14storage_matrix_1_load_reg_6642,
    p_ZL14storage_matrix_9_load_reg_6647,
    p_ZL14storage_matrix_17_load_reg_6652,
    p_ZL14storage_matrix_25_load_reg_6657,
    p_ZL14storage_matrix_33_load_reg_6662,
    p_ZL14storage_matrix_41_load_reg_6667,
    p_ZL14storage_matrix_49_load_reg_6672,
    p_ZL14storage_matrix_57_load_reg_6677,
    p_ZL14storage_matrix_193_load_reg_6762,
    p_ZL14storage_matrix_201_load_reg_6767,
    p_ZL14storage_matrix_209_load_reg_6772,
    p_ZL14storage_matrix_217_load_reg_6777,
    p_ZL14storage_matrix_225_load_reg_6782,
    p_ZL14storage_matrix_233_load_reg_6787,
    p_ZL14storage_matrix_241_load_reg_6792,
    p_ZL14storage_matrix_249_load_reg_6797,
    p_ZL14storage_matrix_129_load_reg_6722,
    p_ZL14storage_matrix_137_load_reg_6727,
    p_ZL14storage_matrix_145_load_reg_6732,
    p_ZL14storage_matrix_153_load_reg_6737,
    p_ZL14storage_matrix_161_load_reg_6742,
    p_ZL14storage_matrix_169_load_reg_6747,
    p_ZL14storage_matrix_177_load_reg_6752,
    p_ZL14storage_matrix_185_load_reg_6757,
    ap_rst_n);
  output grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1;
  output tmp_9_reg_3147;
  output tmp_8_reg_3138;
  output tmp_7_reg_3129;
  output tmp_5_reg_3120;
  output tmp_4_reg_3111;
  output tmp_3_reg_3102;
  output tmp_1_reg_3093;
  output tmp_reg_3084;
  output icmp_ln1019_7_reg_3226;
  output icmp_ln1019_6_reg_3216;
  output icmp_ln1019_5_reg_3206;
  output icmp_ln1019_4_reg_3196;
  output icmp_ln1019_3_reg_3186;
  output icmp_ln1019_2_reg_3176;
  output icmp_ln1019_1_reg_3166;
  output icmp_ln1019_reg_3156;
  output \tmp_8_reg_3138_pp0_iter1_reg_reg[0]_0 ;
  output \icmp_ln1019_7_reg_3226_reg[0]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \tmp_3_reg_3102_pp0_iter1_reg_reg[0]_0 ;
  output \tmp_5_reg_3120_pp0_iter1_reg_reg[0]_0 ;
  output \tmp_7_reg_3129_pp0_iter1_reg_reg[0]_0 ;
  output \tmp_4_reg_3111_pp0_iter1_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter2_reg_1;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[4] ;
  output ap_loop_init_int_reg;
  output [4:0]\zext_ln54_reg_3072_reg[4]_0 ;
  output [1:0]\bank_fu_576_reg[4]_0 ;
  output [4:0]\v_V_7_addr_reg_3230_reg[4]_0 ;
  output \q1_reg[4] ;
  output \q1_reg[2] ;
  output [4:0]\v_V_6_addr_reg_3220_reg[4]_0 ;
  output \q1_reg[4]_0 ;
  output \q1_reg[2]_0 ;
  output [4:0]\v_V_5_addr_reg_3210_reg[4]_0 ;
  output \q1_reg[4]_1 ;
  output \q1_reg[2]_1 ;
  output [4:0]\v_V_4_addr_reg_3200_reg[4]_0 ;
  output \q1_reg[4]_2 ;
  output \q1_reg[2]_2 ;
  output [4:0]\v_V_3_addr_reg_3190_reg[4]_0 ;
  output \q1_reg[4]_3 ;
  output \q1_reg[2]_3 ;
  output [4:0]\v_V_2_addr_reg_3180_reg[4]_0 ;
  output \q1_reg[4]_4 ;
  output \q1_reg[2]_4 ;
  output [4:0]\v_V_1_addr_reg_3170_reg[4]_0 ;
  output \q1_reg[4]_5 ;
  output \q1_reg[2]_5 ;
  output [4:0]\v_V_addr_reg_3160_reg[4]_0 ;
  output \q1_reg[4]_6 ;
  output \q1_reg[2]_6 ;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input \icmp_ln1019_7_reg_3226_reg[0]_1 ;
  input \icmp_ln1019_6_reg_3216_reg[0]_0 ;
  input \icmp_ln1019_5_reg_3206_reg[0]_0 ;
  input \icmp_ln1019_4_reg_3196_reg[0]_0 ;
  input \icmp_ln1019_3_reg_3186_reg[0]_0 ;
  input \icmp_ln1019_2_reg_3176_reg[0]_0 ;
  input \icmp_ln1019_1_reg_3166_reg[0]_0 ;
  input \icmp_ln1019_reg_3156_reg[0]_0 ;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;
  input ram_reg_0_31_0_6_i_1;
  input [3:0]Q;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0;
  input \threshold_V_2_reg_4036_reg[0] ;
  input ram_reg_0_31_0_6_i_1__0;
  input ap_NS_fsm114_out;
  input [0:0]\v_V_7_addr_reg_3230_reg[4]_1 ;
  input [4:0]ram_reg_0_31_0_6_i_6;
  input [0:0]\v_V_6_addr_reg_3220_reg[4]_1 ;
  input [4:0]ram_reg_0_31_0_6_i_6__0;
  input [0:0]\v_V_5_addr_reg_3210_reg[4]_1 ;
  input [4:0]ram_reg_0_31_0_6_i_6__1;
  input [0:0]\v_V_4_addr_reg_3200_reg[4]_1 ;
  input [4:0]ram_reg_0_31_0_6_i_6__2;
  input [0:0]\v_V_3_addr_reg_3190_reg[4]_1 ;
  input [4:0]ram_reg_0_31_0_6_i_6__3;
  input [0:0]\v_V_2_addr_reg_3180_reg[4]_1 ;
  input [4:0]ram_reg_0_31_0_6_i_6__4;
  input [0:0]\v_V_1_addr_reg_3170_reg[4]_1 ;
  input [4:0]ram_reg_0_31_0_6_i_6__5;
  input [0:0]\v_V_addr_reg_3160_reg[4]_1 ;
  input [4:0]ram_reg_0_31_0_6_i_6__6;
  input p_ZL14storage_matrix_64_load_reg_6522;
  input p_ZL14storage_matrix_72_load_reg_6527;
  input p_ZL14storage_matrix_80_load_reg_6532;
  input p_ZL14storage_matrix_88_load_reg_6537;
  input p_ZL14storage_matrix_96_load_reg_6542;
  input p_ZL14storage_matrix_104_load_reg_6547;
  input p_ZL14storage_matrix_112_load_reg_6552;
  input p_ZL14storage_matrix_120_load_reg_6557;
  input p_ZL14storage_matrix_0_load_reg_6482;
  input p_ZL14storage_matrix_8_load_reg_6487;
  input p_ZL14storage_matrix_16_load_reg_6492;
  input p_ZL14storage_matrix_24_load_reg_6497;
  input p_ZL14storage_matrix_32_load_reg_6502;
  input p_ZL14storage_matrix_40_load_reg_6507;
  input p_ZL14storage_matrix_48_load_reg_6512;
  input p_ZL14storage_matrix_56_load_reg_6517;
  input p_ZL14storage_matrix_192_load_reg_6602;
  input p_ZL14storage_matrix_200_load_reg_6607;
  input p_ZL14storage_matrix_208_load_reg_6612;
  input p_ZL14storage_matrix_216_load_reg_6617;
  input p_ZL14storage_matrix_224_load_reg_6622;
  input p_ZL14storage_matrix_232_load_reg_6627;
  input p_ZL14storage_matrix_240_load_reg_6632;
  input p_ZL14storage_matrix_248_load_reg_6637;
  input p_ZL14storage_matrix_128_load_reg_6562;
  input p_ZL14storage_matrix_136_load_reg_6567;
  input p_ZL14storage_matrix_144_load_reg_6572;
  input p_ZL14storage_matrix_152_load_reg_6577;
  input p_ZL14storage_matrix_160_load_reg_6582;
  input p_ZL14storage_matrix_168_load_reg_6587;
  input p_ZL14storage_matrix_176_load_reg_6592;
  input p_ZL14storage_matrix_184_load_reg_6597;
  input p_ZL14storage_matrix_66_load_reg_6842;
  input p_ZL14storage_matrix_74_load_reg_6847;
  input p_ZL14storage_matrix_82_load_reg_6852;
  input p_ZL14storage_matrix_90_load_reg_6857;
  input p_ZL14storage_matrix_98_load_reg_6862;
  input p_ZL14storage_matrix_106_load_reg_6867;
  input p_ZL14storage_matrix_114_load_reg_6872;
  input p_ZL14storage_matrix_122_load_reg_6877;
  input p_ZL14storage_matrix_2_load_reg_6802;
  input p_ZL14storage_matrix_10_load_reg_6807;
  input p_ZL14storage_matrix_18_load_reg_6812;
  input p_ZL14storage_matrix_26_load_reg_6817;
  input p_ZL14storage_matrix_34_load_reg_6822;
  input p_ZL14storage_matrix_42_load_reg_6827;
  input p_ZL14storage_matrix_50_load_reg_6832;
  input p_ZL14storage_matrix_58_load_reg_6837;
  input p_ZL14storage_matrix_194_load_reg_6922;
  input p_ZL14storage_matrix_202_load_reg_6927;
  input p_ZL14storage_matrix_210_load_reg_6932;
  input p_ZL14storage_matrix_218_load_reg_6937;
  input p_ZL14storage_matrix_226_load_reg_6942;
  input p_ZL14storage_matrix_234_load_reg_6947;
  input p_ZL14storage_matrix_242_load_reg_6952;
  input p_ZL14storage_matrix_250_load_reg_6957;
  input p_ZL14storage_matrix_130_load_reg_6882;
  input p_ZL14storage_matrix_138_load_reg_6887;
  input p_ZL14storage_matrix_146_load_reg_6892;
  input p_ZL14storage_matrix_154_load_reg_6897;
  input p_ZL14storage_matrix_162_load_reg_6902;
  input p_ZL14storage_matrix_170_load_reg_6907;
  input p_ZL14storage_matrix_178_load_reg_6912;
  input p_ZL14storage_matrix_186_load_reg_6917;
  input p_ZL14storage_matrix_68_load_reg_7162;
  input p_ZL14storage_matrix_76_load_reg_7167;
  input p_ZL14storage_matrix_84_load_reg_7172;
  input p_ZL14storage_matrix_92_load_reg_7177;
  input p_ZL14storage_matrix_100_load_reg_7182;
  input p_ZL14storage_matrix_108_load_reg_7187;
  input p_ZL14storage_matrix_116_load_reg_7192;
  input p_ZL14storage_matrix_124_load_reg_7197;
  input p_ZL14storage_matrix_4_load_reg_7122;
  input p_ZL14storage_matrix_12_load_reg_7127;
  input p_ZL14storage_matrix_20_load_reg_7132;
  input p_ZL14storage_matrix_28_load_reg_7137;
  input p_ZL14storage_matrix_36_load_reg_7142;
  input p_ZL14storage_matrix_44_load_reg_7147;
  input p_ZL14storage_matrix_52_load_reg_7152;
  input p_ZL14storage_matrix_60_load_reg_7157;
  input p_ZL14storage_matrix_196_load_reg_7242;
  input p_ZL14storage_matrix_204_load_reg_7247;
  input p_ZL14storage_matrix_212_load_reg_7252;
  input p_ZL14storage_matrix_220_load_reg_7257;
  input p_ZL14storage_matrix_228_load_reg_7262;
  input p_ZL14storage_matrix_236_load_reg_7267;
  input p_ZL14storage_matrix_244_load_reg_7272;
  input p_ZL14storage_matrix_252_load_reg_7277;
  input p_ZL14storage_matrix_132_load_reg_7202;
  input p_ZL14storage_matrix_140_load_reg_7207;
  input p_ZL14storage_matrix_148_load_reg_7212;
  input p_ZL14storage_matrix_156_load_reg_7217;
  input p_ZL14storage_matrix_164_load_reg_7222;
  input p_ZL14storage_matrix_172_load_reg_7227;
  input p_ZL14storage_matrix_180_load_reg_7232;
  input p_ZL14storage_matrix_188_load_reg_7237;
  input p_ZL14storage_matrix_70_load_reg_7482;
  input p_ZL14storage_matrix_78_load_reg_7487;
  input p_ZL14storage_matrix_86_load_reg_7492;
  input p_ZL14storage_matrix_94_load_reg_7497;
  input p_ZL14storage_matrix_102_load_reg_7502;
  input p_ZL14storage_matrix_110_load_reg_7507;
  input p_ZL14storage_matrix_118_load_reg_7512;
  input p_ZL14storage_matrix_126_load_reg_7517;
  input p_ZL14storage_matrix_6_load_reg_7442;
  input p_ZL14storage_matrix_14_load_reg_7447;
  input p_ZL14storage_matrix_22_load_reg_7452;
  input p_ZL14storage_matrix_30_load_reg_7457;
  input p_ZL14storage_matrix_38_load_reg_7462;
  input p_ZL14storage_matrix_46_load_reg_7467;
  input p_ZL14storage_matrix_54_load_reg_7472;
  input p_ZL14storage_matrix_62_load_reg_7477;
  input p_ZL14storage_matrix_198_load_reg_7562;
  input p_ZL14storage_matrix_206_load_reg_7567;
  input p_ZL14storage_matrix_214_load_reg_7572;
  input p_ZL14storage_matrix_222_load_reg_7577;
  input p_ZL14storage_matrix_230_load_reg_7582;
  input p_ZL14storage_matrix_238_load_reg_7587;
  input p_ZL14storage_matrix_246_load_reg_7592;
  input p_ZL14storage_matrix_254_load_reg_7597;
  input p_ZL14storage_matrix_134_load_reg_7522;
  input p_ZL14storage_matrix_142_load_reg_7527;
  input p_ZL14storage_matrix_150_load_reg_7532;
  input p_ZL14storage_matrix_158_load_reg_7537;
  input p_ZL14storage_matrix_166_load_reg_7542;
  input p_ZL14storage_matrix_174_load_reg_7547;
  input p_ZL14storage_matrix_182_load_reg_7552;
  input p_ZL14storage_matrix_190_load_reg_7557;
  input p_ZL14storage_matrix_71_load_reg_7642;
  input p_ZL14storage_matrix_79_load_reg_7647;
  input p_ZL14storage_matrix_87_load_reg_7652;
  input p_ZL14storage_matrix_95_load_reg_7657;
  input p_ZL14storage_matrix_103_load_reg_7662;
  input p_ZL14storage_matrix_111_load_reg_7667;
  input p_ZL14storage_matrix_119_load_reg_7672;
  input p_ZL14storage_matrix_127_load_reg_7677;
  input p_ZL14storage_matrix_7_load_reg_7602;
  input p_ZL14storage_matrix_15_load_reg_7607;
  input p_ZL14storage_matrix_23_load_reg_7612;
  input p_ZL14storage_matrix_31_load_reg_7617;
  input p_ZL14storage_matrix_39_load_reg_7622;
  input p_ZL14storage_matrix_47_load_reg_7627;
  input p_ZL14storage_matrix_55_load_reg_7632;
  input p_ZL14storage_matrix_63_load_reg_7637;
  input p_ZL14storage_matrix_199_load_reg_7722;
  input p_ZL14storage_matrix_207_load_reg_7727;
  input p_ZL14storage_matrix_215_load_reg_7732;
  input p_ZL14storage_matrix_223_load_reg_7737;
  input p_ZL14storage_matrix_231_load_reg_7742;
  input p_ZL14storage_matrix_239_load_reg_7747;
  input p_ZL14storage_matrix_247_load_reg_7752;
  input p_ZL14storage_matrix_255_load_reg_7757;
  input p_ZL14storage_matrix_135_load_reg_7682;
  input p_ZL14storage_matrix_143_load_reg_7687;
  input p_ZL14storage_matrix_151_load_reg_7692;
  input p_ZL14storage_matrix_159_load_reg_7697;
  input p_ZL14storage_matrix_167_load_reg_7702;
  input p_ZL14storage_matrix_175_load_reg_7707;
  input p_ZL14storage_matrix_183_load_reg_7712;
  input p_ZL14storage_matrix_191_load_reg_7717;
  input p_ZL14storage_matrix_69_load_reg_7322;
  input p_ZL14storage_matrix_77_load_reg_7327;
  input p_ZL14storage_matrix_85_load_reg_7332;
  input p_ZL14storage_matrix_93_load_reg_7337;
  input p_ZL14storage_matrix_101_load_reg_7342;
  input p_ZL14storage_matrix_109_load_reg_7347;
  input p_ZL14storage_matrix_117_load_reg_7352;
  input p_ZL14storage_matrix_125_load_reg_7357;
  input p_ZL14storage_matrix_5_load_reg_7282;
  input p_ZL14storage_matrix_13_load_reg_7287;
  input p_ZL14storage_matrix_21_load_reg_7292;
  input p_ZL14storage_matrix_29_load_reg_7297;
  input p_ZL14storage_matrix_37_load_reg_7302;
  input p_ZL14storage_matrix_45_load_reg_7307;
  input p_ZL14storage_matrix_53_load_reg_7312;
  input p_ZL14storage_matrix_61_load_reg_7317;
  input p_ZL14storage_matrix_197_load_reg_7402;
  input p_ZL14storage_matrix_205_load_reg_7407;
  input p_ZL14storage_matrix_213_load_reg_7412;
  input p_ZL14storage_matrix_221_load_reg_7417;
  input p_ZL14storage_matrix_229_load_reg_7422;
  input p_ZL14storage_matrix_237_load_reg_7427;
  input p_ZL14storage_matrix_245_load_reg_7432;
  input p_ZL14storage_matrix_253_load_reg_7437;
  input p_ZL14storage_matrix_133_load_reg_7362;
  input p_ZL14storage_matrix_141_load_reg_7367;
  input p_ZL14storage_matrix_149_load_reg_7372;
  input p_ZL14storage_matrix_157_load_reg_7377;
  input p_ZL14storage_matrix_165_load_reg_7382;
  input p_ZL14storage_matrix_173_load_reg_7387;
  input p_ZL14storage_matrix_181_load_reg_7392;
  input p_ZL14storage_matrix_189_load_reg_7397;
  input p_ZL14storage_matrix_67_load_reg_7002;
  input p_ZL14storage_matrix_75_load_reg_7007;
  input p_ZL14storage_matrix_83_load_reg_7012;
  input p_ZL14storage_matrix_91_load_reg_7017;
  input p_ZL14storage_matrix_99_load_reg_7022;
  input p_ZL14storage_matrix_107_load_reg_7027;
  input p_ZL14storage_matrix_115_load_reg_7032;
  input p_ZL14storage_matrix_123_load_reg_7037;
  input p_ZL14storage_matrix_3_load_reg_6962;
  input p_ZL14storage_matrix_11_load_reg_6967;
  input p_ZL14storage_matrix_19_load_reg_6972;
  input p_ZL14storage_matrix_27_load_reg_6977;
  input p_ZL14storage_matrix_35_load_reg_6982;
  input p_ZL14storage_matrix_43_load_reg_6987;
  input p_ZL14storage_matrix_51_load_reg_6992;
  input p_ZL14storage_matrix_59_load_reg_6997;
  input p_ZL14storage_matrix_195_load_reg_7082;
  input p_ZL14storage_matrix_203_load_reg_7087;
  input p_ZL14storage_matrix_211_load_reg_7092;
  input p_ZL14storage_matrix_219_load_reg_7097;
  input p_ZL14storage_matrix_227_load_reg_7102;
  input p_ZL14storage_matrix_235_load_reg_7107;
  input p_ZL14storage_matrix_243_load_reg_7112;
  input p_ZL14storage_matrix_251_load_reg_7117;
  input p_ZL14storage_matrix_131_load_reg_7042;
  input p_ZL14storage_matrix_139_load_reg_7047;
  input p_ZL14storage_matrix_147_load_reg_7052;
  input p_ZL14storage_matrix_155_load_reg_7057;
  input p_ZL14storage_matrix_163_load_reg_7062;
  input p_ZL14storage_matrix_171_load_reg_7067;
  input p_ZL14storage_matrix_179_load_reg_7072;
  input p_ZL14storage_matrix_187_load_reg_7077;
  input p_ZL14storage_matrix_65_load_reg_6682;
  input p_ZL14storage_matrix_73_load_reg_6687;
  input p_ZL14storage_matrix_81_load_reg_6692;
  input p_ZL14storage_matrix_89_load_reg_6697;
  input p_ZL14storage_matrix_97_load_reg_6702;
  input p_ZL14storage_matrix_105_load_reg_6707;
  input p_ZL14storage_matrix_113_load_reg_6712;
  input p_ZL14storage_matrix_121_load_reg_6717;
  input p_ZL14storage_matrix_1_load_reg_6642;
  input p_ZL14storage_matrix_9_load_reg_6647;
  input p_ZL14storage_matrix_17_load_reg_6652;
  input p_ZL14storage_matrix_25_load_reg_6657;
  input p_ZL14storage_matrix_33_load_reg_6662;
  input p_ZL14storage_matrix_41_load_reg_6667;
  input p_ZL14storage_matrix_49_load_reg_6672;
  input p_ZL14storage_matrix_57_load_reg_6677;
  input p_ZL14storage_matrix_193_load_reg_6762;
  input p_ZL14storage_matrix_201_load_reg_6767;
  input p_ZL14storage_matrix_209_load_reg_6772;
  input p_ZL14storage_matrix_217_load_reg_6777;
  input p_ZL14storage_matrix_225_load_reg_6782;
  input p_ZL14storage_matrix_233_load_reg_6787;
  input p_ZL14storage_matrix_241_load_reg_6792;
  input p_ZL14storage_matrix_249_load_reg_6797;
  input p_ZL14storage_matrix_129_load_reg_6722;
  input p_ZL14storage_matrix_137_load_reg_6727;
  input p_ZL14storage_matrix_145_load_reg_6732;
  input p_ZL14storage_matrix_153_load_reg_6737;
  input p_ZL14storage_matrix_161_load_reg_6742;
  input p_ZL14storage_matrix_169_load_reg_6747;
  input p_ZL14storage_matrix_177_load_reg_6752;
  input p_ZL14storage_matrix_185_load_reg_6757;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [5:1]add_ln54_fu_2370_p2;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm114_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bank_fu_5761;
  wire [1:0]\bank_fu_576_reg[4]_0 ;
  wire \bank_fu_576_reg_n_3_[0] ;
  wire \bank_fu_576_reg_n_3_[1] ;
  wire \bank_fu_576_reg_n_3_[2] ;
  wire \bank_fu_576_reg_n_3_[3] ;
  wire \bank_fu_576_reg_n_3_[4] ;
  wire \bank_fu_576_reg_n_3_[5] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;
  wire [3:0]grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1;
  wire icmp_ln1019_1_reg_3166;
  wire \icmp_ln1019_1_reg_3166_reg[0]_0 ;
  wire icmp_ln1019_2_reg_3176;
  wire \icmp_ln1019_2_reg_3176_reg[0]_0 ;
  wire icmp_ln1019_3_reg_3186;
  wire \icmp_ln1019_3_reg_3186_reg[0]_0 ;
  wire icmp_ln1019_4_reg_3196;
  wire \icmp_ln1019_4_reg_3196_reg[0]_0 ;
  wire icmp_ln1019_5_reg_3206;
  wire \icmp_ln1019_5_reg_3206_reg[0]_0 ;
  wire icmp_ln1019_6_reg_3216;
  wire \icmp_ln1019_6_reg_3216_reg[0]_0 ;
  wire icmp_ln1019_7_reg_3226;
  wire \icmp_ln1019_7_reg_3226_reg[0]_0 ;
  wire \icmp_ln1019_7_reg_3226_reg[0]_1 ;
  wire icmp_ln1019_reg_3156;
  wire \icmp_ln1019_reg_3156_reg[0]_0 ;
  wire p_ZL14storage_matrix_0_load_reg_6482;
  wire p_ZL14storage_matrix_100_load_reg_7182;
  wire p_ZL14storage_matrix_101_load_reg_7342;
  wire p_ZL14storage_matrix_102_load_reg_7502;
  wire p_ZL14storage_matrix_103_load_reg_7662;
  wire p_ZL14storage_matrix_104_load_reg_6547;
  wire p_ZL14storage_matrix_105_load_reg_6707;
  wire p_ZL14storage_matrix_106_load_reg_6867;
  wire p_ZL14storage_matrix_107_load_reg_7027;
  wire p_ZL14storage_matrix_108_load_reg_7187;
  wire p_ZL14storage_matrix_109_load_reg_7347;
  wire p_ZL14storage_matrix_10_load_reg_6807;
  wire p_ZL14storage_matrix_110_load_reg_7507;
  wire p_ZL14storage_matrix_111_load_reg_7667;
  wire p_ZL14storage_matrix_112_load_reg_6552;
  wire p_ZL14storage_matrix_113_load_reg_6712;
  wire p_ZL14storage_matrix_114_load_reg_6872;
  wire p_ZL14storage_matrix_115_load_reg_7032;
  wire p_ZL14storage_matrix_116_load_reg_7192;
  wire p_ZL14storage_matrix_117_load_reg_7352;
  wire p_ZL14storage_matrix_118_load_reg_7512;
  wire p_ZL14storage_matrix_119_load_reg_7672;
  wire p_ZL14storage_matrix_11_load_reg_6967;
  wire p_ZL14storage_matrix_120_load_reg_6557;
  wire p_ZL14storage_matrix_121_load_reg_6717;
  wire p_ZL14storage_matrix_122_load_reg_6877;
  wire p_ZL14storage_matrix_123_load_reg_7037;
  wire p_ZL14storage_matrix_124_load_reg_7197;
  wire p_ZL14storage_matrix_125_load_reg_7357;
  wire p_ZL14storage_matrix_126_load_reg_7517;
  wire p_ZL14storage_matrix_127_load_reg_7677;
  wire p_ZL14storage_matrix_128_load_reg_6562;
  wire p_ZL14storage_matrix_129_load_reg_6722;
  wire p_ZL14storage_matrix_12_load_reg_7127;
  wire p_ZL14storage_matrix_130_load_reg_6882;
  wire p_ZL14storage_matrix_131_load_reg_7042;
  wire p_ZL14storage_matrix_132_load_reg_7202;
  wire p_ZL14storage_matrix_133_load_reg_7362;
  wire p_ZL14storage_matrix_134_load_reg_7522;
  wire p_ZL14storage_matrix_135_load_reg_7682;
  wire p_ZL14storage_matrix_136_load_reg_6567;
  wire p_ZL14storage_matrix_137_load_reg_6727;
  wire p_ZL14storage_matrix_138_load_reg_6887;
  wire p_ZL14storage_matrix_139_load_reg_7047;
  wire p_ZL14storage_matrix_13_load_reg_7287;
  wire p_ZL14storage_matrix_140_load_reg_7207;
  wire p_ZL14storage_matrix_141_load_reg_7367;
  wire p_ZL14storage_matrix_142_load_reg_7527;
  wire p_ZL14storage_matrix_143_load_reg_7687;
  wire p_ZL14storage_matrix_144_load_reg_6572;
  wire p_ZL14storage_matrix_145_load_reg_6732;
  wire p_ZL14storage_matrix_146_load_reg_6892;
  wire p_ZL14storage_matrix_147_load_reg_7052;
  wire p_ZL14storage_matrix_148_load_reg_7212;
  wire p_ZL14storage_matrix_149_load_reg_7372;
  wire p_ZL14storage_matrix_14_load_reg_7447;
  wire p_ZL14storage_matrix_150_load_reg_7532;
  wire p_ZL14storage_matrix_151_load_reg_7692;
  wire p_ZL14storage_matrix_152_load_reg_6577;
  wire p_ZL14storage_matrix_153_load_reg_6737;
  wire p_ZL14storage_matrix_154_load_reg_6897;
  wire p_ZL14storage_matrix_155_load_reg_7057;
  wire p_ZL14storage_matrix_156_load_reg_7217;
  wire p_ZL14storage_matrix_157_load_reg_7377;
  wire p_ZL14storage_matrix_158_load_reg_7537;
  wire p_ZL14storage_matrix_159_load_reg_7697;
  wire p_ZL14storage_matrix_15_load_reg_7607;
  wire p_ZL14storage_matrix_160_load_reg_6582;
  wire p_ZL14storage_matrix_161_load_reg_6742;
  wire p_ZL14storage_matrix_162_load_reg_6902;
  wire p_ZL14storage_matrix_163_load_reg_7062;
  wire p_ZL14storage_matrix_164_load_reg_7222;
  wire p_ZL14storage_matrix_165_load_reg_7382;
  wire p_ZL14storage_matrix_166_load_reg_7542;
  wire p_ZL14storage_matrix_167_load_reg_7702;
  wire p_ZL14storage_matrix_168_load_reg_6587;
  wire p_ZL14storage_matrix_169_load_reg_6747;
  wire p_ZL14storage_matrix_16_load_reg_6492;
  wire p_ZL14storage_matrix_170_load_reg_6907;
  wire p_ZL14storage_matrix_171_load_reg_7067;
  wire p_ZL14storage_matrix_172_load_reg_7227;
  wire p_ZL14storage_matrix_173_load_reg_7387;
  wire p_ZL14storage_matrix_174_load_reg_7547;
  wire p_ZL14storage_matrix_175_load_reg_7707;
  wire p_ZL14storage_matrix_176_load_reg_6592;
  wire p_ZL14storage_matrix_177_load_reg_6752;
  wire p_ZL14storage_matrix_178_load_reg_6912;
  wire p_ZL14storage_matrix_179_load_reg_7072;
  wire p_ZL14storage_matrix_17_load_reg_6652;
  wire p_ZL14storage_matrix_180_load_reg_7232;
  wire p_ZL14storage_matrix_181_load_reg_7392;
  wire p_ZL14storage_matrix_182_load_reg_7552;
  wire p_ZL14storage_matrix_183_load_reg_7712;
  wire p_ZL14storage_matrix_184_load_reg_6597;
  wire p_ZL14storage_matrix_185_load_reg_6757;
  wire p_ZL14storage_matrix_186_load_reg_6917;
  wire p_ZL14storage_matrix_187_load_reg_7077;
  wire p_ZL14storage_matrix_188_load_reg_7237;
  wire p_ZL14storage_matrix_189_load_reg_7397;
  wire p_ZL14storage_matrix_18_load_reg_6812;
  wire p_ZL14storage_matrix_190_load_reg_7557;
  wire p_ZL14storage_matrix_191_load_reg_7717;
  wire p_ZL14storage_matrix_192_load_reg_6602;
  wire p_ZL14storage_matrix_193_load_reg_6762;
  wire p_ZL14storage_matrix_194_load_reg_6922;
  wire p_ZL14storage_matrix_195_load_reg_7082;
  wire p_ZL14storage_matrix_196_load_reg_7242;
  wire p_ZL14storage_matrix_197_load_reg_7402;
  wire p_ZL14storage_matrix_198_load_reg_7562;
  wire p_ZL14storage_matrix_199_load_reg_7722;
  wire p_ZL14storage_matrix_19_load_reg_6972;
  wire p_ZL14storage_matrix_1_load_reg_6642;
  wire p_ZL14storage_matrix_200_load_reg_6607;
  wire p_ZL14storage_matrix_201_load_reg_6767;
  wire p_ZL14storage_matrix_202_load_reg_6927;
  wire p_ZL14storage_matrix_203_load_reg_7087;
  wire p_ZL14storage_matrix_204_load_reg_7247;
  wire p_ZL14storage_matrix_205_load_reg_7407;
  wire p_ZL14storage_matrix_206_load_reg_7567;
  wire p_ZL14storage_matrix_207_load_reg_7727;
  wire p_ZL14storage_matrix_208_load_reg_6612;
  wire p_ZL14storage_matrix_209_load_reg_6772;
  wire p_ZL14storage_matrix_20_load_reg_7132;
  wire p_ZL14storage_matrix_210_load_reg_6932;
  wire p_ZL14storage_matrix_211_load_reg_7092;
  wire p_ZL14storage_matrix_212_load_reg_7252;
  wire p_ZL14storage_matrix_213_load_reg_7412;
  wire p_ZL14storage_matrix_214_load_reg_7572;
  wire p_ZL14storage_matrix_215_load_reg_7732;
  wire p_ZL14storage_matrix_216_load_reg_6617;
  wire p_ZL14storage_matrix_217_load_reg_6777;
  wire p_ZL14storage_matrix_218_load_reg_6937;
  wire p_ZL14storage_matrix_219_load_reg_7097;
  wire p_ZL14storage_matrix_21_load_reg_7292;
  wire p_ZL14storage_matrix_220_load_reg_7257;
  wire p_ZL14storage_matrix_221_load_reg_7417;
  wire p_ZL14storage_matrix_222_load_reg_7577;
  wire p_ZL14storage_matrix_223_load_reg_7737;
  wire p_ZL14storage_matrix_224_load_reg_6622;
  wire p_ZL14storage_matrix_225_load_reg_6782;
  wire p_ZL14storage_matrix_226_load_reg_6942;
  wire p_ZL14storage_matrix_227_load_reg_7102;
  wire p_ZL14storage_matrix_228_load_reg_7262;
  wire p_ZL14storage_matrix_229_load_reg_7422;
  wire p_ZL14storage_matrix_22_load_reg_7452;
  wire p_ZL14storage_matrix_230_load_reg_7582;
  wire p_ZL14storage_matrix_231_load_reg_7742;
  wire p_ZL14storage_matrix_232_load_reg_6627;
  wire p_ZL14storage_matrix_233_load_reg_6787;
  wire p_ZL14storage_matrix_234_load_reg_6947;
  wire p_ZL14storage_matrix_235_load_reg_7107;
  wire p_ZL14storage_matrix_236_load_reg_7267;
  wire p_ZL14storage_matrix_237_load_reg_7427;
  wire p_ZL14storage_matrix_238_load_reg_7587;
  wire p_ZL14storage_matrix_239_load_reg_7747;
  wire p_ZL14storage_matrix_23_load_reg_7612;
  wire p_ZL14storage_matrix_240_load_reg_6632;
  wire p_ZL14storage_matrix_241_load_reg_6792;
  wire p_ZL14storage_matrix_242_load_reg_6952;
  wire p_ZL14storage_matrix_243_load_reg_7112;
  wire p_ZL14storage_matrix_244_load_reg_7272;
  wire p_ZL14storage_matrix_245_load_reg_7432;
  wire p_ZL14storage_matrix_246_load_reg_7592;
  wire p_ZL14storage_matrix_247_load_reg_7752;
  wire p_ZL14storage_matrix_248_load_reg_6637;
  wire p_ZL14storage_matrix_249_load_reg_6797;
  wire p_ZL14storage_matrix_24_load_reg_6497;
  wire p_ZL14storage_matrix_250_load_reg_6957;
  wire p_ZL14storage_matrix_251_load_reg_7117;
  wire p_ZL14storage_matrix_252_load_reg_7277;
  wire p_ZL14storage_matrix_253_load_reg_7437;
  wire p_ZL14storage_matrix_254_load_reg_7597;
  wire p_ZL14storage_matrix_255_load_reg_7757;
  wire p_ZL14storage_matrix_25_load_reg_6657;
  wire p_ZL14storage_matrix_26_load_reg_6817;
  wire p_ZL14storage_matrix_27_load_reg_6977;
  wire p_ZL14storage_matrix_28_load_reg_7137;
  wire p_ZL14storage_matrix_29_load_reg_7297;
  wire p_ZL14storage_matrix_2_load_reg_6802;
  wire p_ZL14storage_matrix_30_load_reg_7457;
  wire p_ZL14storage_matrix_31_load_reg_7617;
  wire p_ZL14storage_matrix_32_load_reg_6502;
  wire p_ZL14storage_matrix_33_load_reg_6662;
  wire p_ZL14storage_matrix_34_load_reg_6822;
  wire p_ZL14storage_matrix_35_load_reg_6982;
  wire p_ZL14storage_matrix_36_load_reg_7142;
  wire p_ZL14storage_matrix_37_load_reg_7302;
  wire p_ZL14storage_matrix_38_load_reg_7462;
  wire p_ZL14storage_matrix_39_load_reg_7622;
  wire p_ZL14storage_matrix_3_load_reg_6962;
  wire p_ZL14storage_matrix_40_load_reg_6507;
  wire p_ZL14storage_matrix_41_load_reg_6667;
  wire p_ZL14storage_matrix_42_load_reg_6827;
  wire p_ZL14storage_matrix_43_load_reg_6987;
  wire p_ZL14storage_matrix_44_load_reg_7147;
  wire p_ZL14storage_matrix_45_load_reg_7307;
  wire p_ZL14storage_matrix_46_load_reg_7467;
  wire p_ZL14storage_matrix_47_load_reg_7627;
  wire p_ZL14storage_matrix_48_load_reg_6512;
  wire p_ZL14storage_matrix_49_load_reg_6672;
  wire p_ZL14storage_matrix_4_load_reg_7122;
  wire p_ZL14storage_matrix_50_load_reg_6832;
  wire p_ZL14storage_matrix_51_load_reg_6992;
  wire p_ZL14storage_matrix_52_load_reg_7152;
  wire p_ZL14storage_matrix_53_load_reg_7312;
  wire p_ZL14storage_matrix_54_load_reg_7472;
  wire p_ZL14storage_matrix_55_load_reg_7632;
  wire p_ZL14storage_matrix_56_load_reg_6517;
  wire p_ZL14storage_matrix_57_load_reg_6677;
  wire p_ZL14storage_matrix_58_load_reg_6837;
  wire p_ZL14storage_matrix_59_load_reg_6997;
  wire p_ZL14storage_matrix_5_load_reg_7282;
  wire p_ZL14storage_matrix_60_load_reg_7157;
  wire p_ZL14storage_matrix_61_load_reg_7317;
  wire p_ZL14storage_matrix_62_load_reg_7477;
  wire p_ZL14storage_matrix_63_load_reg_7637;
  wire p_ZL14storage_matrix_64_load_reg_6522;
  wire p_ZL14storage_matrix_65_load_reg_6682;
  wire p_ZL14storage_matrix_66_load_reg_6842;
  wire p_ZL14storage_matrix_67_load_reg_7002;
  wire p_ZL14storage_matrix_68_load_reg_7162;
  wire p_ZL14storage_matrix_69_load_reg_7322;
  wire p_ZL14storage_matrix_6_load_reg_7442;
  wire p_ZL14storage_matrix_70_load_reg_7482;
  wire p_ZL14storage_matrix_71_load_reg_7642;
  wire p_ZL14storage_matrix_72_load_reg_6527;
  wire p_ZL14storage_matrix_73_load_reg_6687;
  wire p_ZL14storage_matrix_74_load_reg_6847;
  wire p_ZL14storage_matrix_75_load_reg_7007;
  wire p_ZL14storage_matrix_76_load_reg_7167;
  wire p_ZL14storage_matrix_77_load_reg_7327;
  wire p_ZL14storage_matrix_78_load_reg_7487;
  wire p_ZL14storage_matrix_79_load_reg_7647;
  wire p_ZL14storage_matrix_7_load_reg_7602;
  wire p_ZL14storage_matrix_80_load_reg_6532;
  wire p_ZL14storage_matrix_81_load_reg_6692;
  wire p_ZL14storage_matrix_82_load_reg_6852;
  wire p_ZL14storage_matrix_83_load_reg_7012;
  wire p_ZL14storage_matrix_84_load_reg_7172;
  wire p_ZL14storage_matrix_85_load_reg_7332;
  wire p_ZL14storage_matrix_86_load_reg_7492;
  wire p_ZL14storage_matrix_87_load_reg_7652;
  wire p_ZL14storage_matrix_88_load_reg_6537;
  wire p_ZL14storage_matrix_89_load_reg_6697;
  wire p_ZL14storage_matrix_8_load_reg_6487;
  wire p_ZL14storage_matrix_90_load_reg_6857;
  wire p_ZL14storage_matrix_91_load_reg_7017;
  wire p_ZL14storage_matrix_92_load_reg_7177;
  wire p_ZL14storage_matrix_93_load_reg_7337;
  wire p_ZL14storage_matrix_94_load_reg_7497;
  wire p_ZL14storage_matrix_95_load_reg_7657;
  wire p_ZL14storage_matrix_96_load_reg_6542;
  wire p_ZL14storage_matrix_97_load_reg_6702;
  wire p_ZL14storage_matrix_98_load_reg_6862;
  wire p_ZL14storage_matrix_99_load_reg_7022;
  wire p_ZL14storage_matrix_9_load_reg_6647;
  wire \q1_reg[2] ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[2]_1 ;
  wire \q1_reg[2]_2 ;
  wire \q1_reg[2]_3 ;
  wire \q1_reg[2]_4 ;
  wire \q1_reg[2]_5 ;
  wire \q1_reg[2]_6 ;
  wire \q1_reg[4] ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[4]_1 ;
  wire \q1_reg[4]_2 ;
  wire \q1_reg[4]_3 ;
  wire \q1_reg[4]_4 ;
  wire \q1_reg[4]_5 ;
  wire \q1_reg[4]_6 ;
  wire ram_reg_0_31_0_6_i_1;
  wire ram_reg_0_31_0_6_i_1__0;
  wire [4:0]ram_reg_0_31_0_6_i_6;
  wire [4:0]ram_reg_0_31_0_6_i_6__0;
  wire [4:0]ram_reg_0_31_0_6_i_6__1;
  wire [4:0]ram_reg_0_31_0_6_i_6__2;
  wire [4:0]ram_reg_0_31_0_6_i_6__3;
  wire [4:0]ram_reg_0_31_0_6_i_6__4;
  wire [4:0]ram_reg_0_31_0_6_i_6__5;
  wire [4:0]ram_reg_0_31_0_6_i_6__6;
  wire \threshold_V_2_reg_4036_reg[0] ;
  wire tmp_1_fu_2462_p34;
  wire tmp_1_reg_3093;
  wire tmp_1_reg_3093_pp0_iter1_reg;
  wire tmp_3_fu_2532_p34;
  wire tmp_3_reg_3102;
  wire tmp_3_reg_3102_pp0_iter1_reg;
  wire \tmp_3_reg_3102_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_4_fu_2602_p34;
  wire tmp_4_reg_3111;
  wire tmp_4_reg_3111_pp0_iter1_reg;
  wire \tmp_4_reg_3111_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_5_fu_2672_p34;
  wire tmp_5_reg_3120;
  wire tmp_5_reg_3120_pp0_iter1_reg;
  wire \tmp_5_reg_3120_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_7_fu_2742_p34;
  wire tmp_7_reg_3129;
  wire tmp_7_reg_3129_pp0_iter1_reg;
  wire \tmp_7_reg_3129_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_8_fu_2812_p34;
  wire tmp_8_reg_3138;
  wire tmp_8_reg_3138_pp0_iter1_reg;
  wire \tmp_8_reg_3138_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_9_fu_2882_p34;
  wire tmp_9_reg_3147;
  wire tmp_9_reg_3147_pp0_iter1_reg;
  wire tmp_fu_2392_p34;
  wire tmp_reg_3084;
  wire tmp_reg_3084_pp0_iter1_reg;
  wire [4:0]\v_V_1_addr_reg_3170_reg[4]_0 ;
  wire [0:0]\v_V_1_addr_reg_3170_reg[4]_1 ;
  wire [4:0]\v_V_2_addr_reg_3180_reg[4]_0 ;
  wire [0:0]\v_V_2_addr_reg_3180_reg[4]_1 ;
  wire [4:0]\v_V_3_addr_reg_3190_reg[4]_0 ;
  wire [0:0]\v_V_3_addr_reg_3190_reg[4]_1 ;
  wire [4:0]\v_V_4_addr_reg_3200_reg[4]_0 ;
  wire [0:0]\v_V_4_addr_reg_3200_reg[4]_1 ;
  wire [4:0]\v_V_5_addr_reg_3210_reg[4]_0 ;
  wire [0:0]\v_V_5_addr_reg_3210_reg[4]_1 ;
  wire [4:0]\v_V_6_addr_reg_3220_reg[4]_0 ;
  wire [0:0]\v_V_6_addr_reg_3220_reg[4]_1 ;
  wire [4:0]\v_V_7_addr_reg_3230_reg[4]_0 ;
  wire [0:0]\v_V_7_addr_reg_3230_reg[4]_1 ;
  wire [4:0]\v_V_addr_reg_3160_reg[4]_0 ;
  wire [0:0]\v_V_addr_reg_3160_reg[4]_1 ;
  wire [4:0]\zext_ln54_reg_3072_reg[4]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \bank_fu_576_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(ap_loop_init_int_reg),
        .Q(\bank_fu_576_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bank_fu_576_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(add_ln54_fu_2370_p2[1]),
        .Q(\bank_fu_576_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \bank_fu_576_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\bank_fu_576_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \bank_fu_576_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(add_ln54_fu_2370_p2[3]),
        .Q(\bank_fu_576_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \bank_fu_576_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(add_ln54_fu_2370_p2[4]),
        .Q(\bank_fu_576_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \bank_fu_576_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(add_ln54_fu_2370_p2[5]),
        .Q(\bank_fu_576_reg_n_3_[5] ),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_16 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q[3:1]),
        .add_ln54_fu_2370_p2({add_ln54_fu_2370_p2[5:3],add_ln54_fu_2370_p2[1]}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_NS_fsm114_out(ap_NS_fsm114_out),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bank_fu_576_reg[1] (bank_fu_5761),
        .\bank_fu_576_reg[2] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\bank_fu_576_reg[4] ({\bank_fu_576_reg[4]_0 [1],grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[3],\bank_fu_576_reg[4]_0 [0],grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[1:0]}),
        .\bank_fu_576_reg[4]_0 (\bank_fu_576_reg_n_3_[2] ),
        .\bank_fu_576_reg[5] (\bank_fu_576_reg_n_3_[5] ),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_7),
        .p_ZL14storage_matrix_0_load_reg_6482(p_ZL14storage_matrix_0_load_reg_6482),
        .p_ZL14storage_matrix_100_load_reg_7182(p_ZL14storage_matrix_100_load_reg_7182),
        .p_ZL14storage_matrix_101_load_reg_7342(p_ZL14storage_matrix_101_load_reg_7342),
        .p_ZL14storage_matrix_102_load_reg_7502(p_ZL14storage_matrix_102_load_reg_7502),
        .p_ZL14storage_matrix_103_load_reg_7662(p_ZL14storage_matrix_103_load_reg_7662),
        .p_ZL14storage_matrix_104_load_reg_6547(p_ZL14storage_matrix_104_load_reg_6547),
        .p_ZL14storage_matrix_105_load_reg_6707(p_ZL14storage_matrix_105_load_reg_6707),
        .p_ZL14storage_matrix_106_load_reg_6867(p_ZL14storage_matrix_106_load_reg_6867),
        .p_ZL14storage_matrix_107_load_reg_7027(p_ZL14storage_matrix_107_load_reg_7027),
        .p_ZL14storage_matrix_108_load_reg_7187(p_ZL14storage_matrix_108_load_reg_7187),
        .p_ZL14storage_matrix_109_load_reg_7347(p_ZL14storage_matrix_109_load_reg_7347),
        .p_ZL14storage_matrix_10_load_reg_6807(p_ZL14storage_matrix_10_load_reg_6807),
        .p_ZL14storage_matrix_110_load_reg_7507(p_ZL14storage_matrix_110_load_reg_7507),
        .p_ZL14storage_matrix_111_load_reg_7667(p_ZL14storage_matrix_111_load_reg_7667),
        .p_ZL14storage_matrix_112_load_reg_6552(p_ZL14storage_matrix_112_load_reg_6552),
        .p_ZL14storage_matrix_113_load_reg_6712(p_ZL14storage_matrix_113_load_reg_6712),
        .p_ZL14storage_matrix_114_load_reg_6872(p_ZL14storage_matrix_114_load_reg_6872),
        .p_ZL14storage_matrix_115_load_reg_7032(p_ZL14storage_matrix_115_load_reg_7032),
        .p_ZL14storage_matrix_116_load_reg_7192(p_ZL14storage_matrix_116_load_reg_7192),
        .p_ZL14storage_matrix_117_load_reg_7352(p_ZL14storage_matrix_117_load_reg_7352),
        .p_ZL14storage_matrix_118_load_reg_7512(p_ZL14storage_matrix_118_load_reg_7512),
        .p_ZL14storage_matrix_119_load_reg_7672(p_ZL14storage_matrix_119_load_reg_7672),
        .p_ZL14storage_matrix_11_load_reg_6967(p_ZL14storage_matrix_11_load_reg_6967),
        .p_ZL14storage_matrix_120_load_reg_6557(p_ZL14storage_matrix_120_load_reg_6557),
        .p_ZL14storage_matrix_121_load_reg_6717(p_ZL14storage_matrix_121_load_reg_6717),
        .p_ZL14storage_matrix_122_load_reg_6877(p_ZL14storage_matrix_122_load_reg_6877),
        .p_ZL14storage_matrix_123_load_reg_7037(p_ZL14storage_matrix_123_load_reg_7037),
        .p_ZL14storage_matrix_124_load_reg_7197(p_ZL14storage_matrix_124_load_reg_7197),
        .p_ZL14storage_matrix_125_load_reg_7357(p_ZL14storage_matrix_125_load_reg_7357),
        .p_ZL14storage_matrix_126_load_reg_7517(p_ZL14storage_matrix_126_load_reg_7517),
        .p_ZL14storage_matrix_127_load_reg_7677(p_ZL14storage_matrix_127_load_reg_7677),
        .p_ZL14storage_matrix_128_load_reg_6562(p_ZL14storage_matrix_128_load_reg_6562),
        .p_ZL14storage_matrix_129_load_reg_6722(p_ZL14storage_matrix_129_load_reg_6722),
        .p_ZL14storage_matrix_12_load_reg_7127(p_ZL14storage_matrix_12_load_reg_7127),
        .p_ZL14storage_matrix_130_load_reg_6882(p_ZL14storage_matrix_130_load_reg_6882),
        .p_ZL14storage_matrix_131_load_reg_7042(p_ZL14storage_matrix_131_load_reg_7042),
        .p_ZL14storage_matrix_132_load_reg_7202(p_ZL14storage_matrix_132_load_reg_7202),
        .p_ZL14storage_matrix_133_load_reg_7362(p_ZL14storage_matrix_133_load_reg_7362),
        .p_ZL14storage_matrix_134_load_reg_7522(p_ZL14storage_matrix_134_load_reg_7522),
        .p_ZL14storage_matrix_135_load_reg_7682(p_ZL14storage_matrix_135_load_reg_7682),
        .p_ZL14storage_matrix_136_load_reg_6567(p_ZL14storage_matrix_136_load_reg_6567),
        .p_ZL14storage_matrix_137_load_reg_6727(p_ZL14storage_matrix_137_load_reg_6727),
        .p_ZL14storage_matrix_138_load_reg_6887(p_ZL14storage_matrix_138_load_reg_6887),
        .p_ZL14storage_matrix_139_load_reg_7047(p_ZL14storage_matrix_139_load_reg_7047),
        .p_ZL14storage_matrix_13_load_reg_7287(p_ZL14storage_matrix_13_load_reg_7287),
        .p_ZL14storage_matrix_140_load_reg_7207(p_ZL14storage_matrix_140_load_reg_7207),
        .p_ZL14storage_matrix_141_load_reg_7367(p_ZL14storage_matrix_141_load_reg_7367),
        .p_ZL14storage_matrix_142_load_reg_7527(p_ZL14storage_matrix_142_load_reg_7527),
        .p_ZL14storage_matrix_143_load_reg_7687(p_ZL14storage_matrix_143_load_reg_7687),
        .p_ZL14storage_matrix_144_load_reg_6572(p_ZL14storage_matrix_144_load_reg_6572),
        .p_ZL14storage_matrix_145_load_reg_6732(p_ZL14storage_matrix_145_load_reg_6732),
        .p_ZL14storage_matrix_146_load_reg_6892(p_ZL14storage_matrix_146_load_reg_6892),
        .p_ZL14storage_matrix_147_load_reg_7052(p_ZL14storage_matrix_147_load_reg_7052),
        .p_ZL14storage_matrix_148_load_reg_7212(p_ZL14storage_matrix_148_load_reg_7212),
        .p_ZL14storage_matrix_149_load_reg_7372(p_ZL14storage_matrix_149_load_reg_7372),
        .p_ZL14storage_matrix_14_load_reg_7447(p_ZL14storage_matrix_14_load_reg_7447),
        .p_ZL14storage_matrix_150_load_reg_7532(p_ZL14storage_matrix_150_load_reg_7532),
        .p_ZL14storage_matrix_151_load_reg_7692(p_ZL14storage_matrix_151_load_reg_7692),
        .p_ZL14storage_matrix_152_load_reg_6577(p_ZL14storage_matrix_152_load_reg_6577),
        .p_ZL14storage_matrix_153_load_reg_6737(p_ZL14storage_matrix_153_load_reg_6737),
        .p_ZL14storage_matrix_154_load_reg_6897(p_ZL14storage_matrix_154_load_reg_6897),
        .p_ZL14storage_matrix_155_load_reg_7057(p_ZL14storage_matrix_155_load_reg_7057),
        .p_ZL14storage_matrix_156_load_reg_7217(p_ZL14storage_matrix_156_load_reg_7217),
        .p_ZL14storage_matrix_157_load_reg_7377(p_ZL14storage_matrix_157_load_reg_7377),
        .p_ZL14storage_matrix_158_load_reg_7537(p_ZL14storage_matrix_158_load_reg_7537),
        .p_ZL14storage_matrix_159_load_reg_7697(p_ZL14storage_matrix_159_load_reg_7697),
        .p_ZL14storage_matrix_15_load_reg_7607(p_ZL14storage_matrix_15_load_reg_7607),
        .p_ZL14storage_matrix_160_load_reg_6582(p_ZL14storage_matrix_160_load_reg_6582),
        .p_ZL14storage_matrix_161_load_reg_6742(p_ZL14storage_matrix_161_load_reg_6742),
        .p_ZL14storage_matrix_162_load_reg_6902(p_ZL14storage_matrix_162_load_reg_6902),
        .p_ZL14storage_matrix_163_load_reg_7062(p_ZL14storage_matrix_163_load_reg_7062),
        .p_ZL14storage_matrix_164_load_reg_7222(p_ZL14storage_matrix_164_load_reg_7222),
        .p_ZL14storage_matrix_165_load_reg_7382(p_ZL14storage_matrix_165_load_reg_7382),
        .p_ZL14storage_matrix_166_load_reg_7542(p_ZL14storage_matrix_166_load_reg_7542),
        .p_ZL14storage_matrix_167_load_reg_7702(p_ZL14storage_matrix_167_load_reg_7702),
        .p_ZL14storage_matrix_168_load_reg_6587(p_ZL14storage_matrix_168_load_reg_6587),
        .p_ZL14storage_matrix_169_load_reg_6747(p_ZL14storage_matrix_169_load_reg_6747),
        .p_ZL14storage_matrix_16_load_reg_6492(p_ZL14storage_matrix_16_load_reg_6492),
        .p_ZL14storage_matrix_170_load_reg_6907(p_ZL14storage_matrix_170_load_reg_6907),
        .p_ZL14storage_matrix_171_load_reg_7067(p_ZL14storage_matrix_171_load_reg_7067),
        .p_ZL14storage_matrix_172_load_reg_7227(p_ZL14storage_matrix_172_load_reg_7227),
        .p_ZL14storage_matrix_173_load_reg_7387(p_ZL14storage_matrix_173_load_reg_7387),
        .p_ZL14storage_matrix_174_load_reg_7547(p_ZL14storage_matrix_174_load_reg_7547),
        .p_ZL14storage_matrix_175_load_reg_7707(p_ZL14storage_matrix_175_load_reg_7707),
        .p_ZL14storage_matrix_176_load_reg_6592(p_ZL14storage_matrix_176_load_reg_6592),
        .p_ZL14storage_matrix_177_load_reg_6752(p_ZL14storage_matrix_177_load_reg_6752),
        .p_ZL14storage_matrix_178_load_reg_6912(p_ZL14storage_matrix_178_load_reg_6912),
        .p_ZL14storage_matrix_179_load_reg_7072(p_ZL14storage_matrix_179_load_reg_7072),
        .p_ZL14storage_matrix_17_load_reg_6652(p_ZL14storage_matrix_17_load_reg_6652),
        .p_ZL14storage_matrix_180_load_reg_7232(p_ZL14storage_matrix_180_load_reg_7232),
        .p_ZL14storage_matrix_181_load_reg_7392(p_ZL14storage_matrix_181_load_reg_7392),
        .p_ZL14storage_matrix_182_load_reg_7552(p_ZL14storage_matrix_182_load_reg_7552),
        .p_ZL14storage_matrix_183_load_reg_7712(p_ZL14storage_matrix_183_load_reg_7712),
        .p_ZL14storage_matrix_184_load_reg_6597(p_ZL14storage_matrix_184_load_reg_6597),
        .p_ZL14storage_matrix_185_load_reg_6757(p_ZL14storage_matrix_185_load_reg_6757),
        .p_ZL14storage_matrix_186_load_reg_6917(p_ZL14storage_matrix_186_load_reg_6917),
        .p_ZL14storage_matrix_187_load_reg_7077(p_ZL14storage_matrix_187_load_reg_7077),
        .p_ZL14storage_matrix_188_load_reg_7237(p_ZL14storage_matrix_188_load_reg_7237),
        .p_ZL14storage_matrix_189_load_reg_7397(p_ZL14storage_matrix_189_load_reg_7397),
        .p_ZL14storage_matrix_18_load_reg_6812(p_ZL14storage_matrix_18_load_reg_6812),
        .p_ZL14storage_matrix_190_load_reg_7557(p_ZL14storage_matrix_190_load_reg_7557),
        .p_ZL14storage_matrix_191_load_reg_7717(p_ZL14storage_matrix_191_load_reg_7717),
        .p_ZL14storage_matrix_192_load_reg_6602(p_ZL14storage_matrix_192_load_reg_6602),
        .p_ZL14storage_matrix_193_load_reg_6762(p_ZL14storage_matrix_193_load_reg_6762),
        .p_ZL14storage_matrix_194_load_reg_6922(p_ZL14storage_matrix_194_load_reg_6922),
        .p_ZL14storage_matrix_195_load_reg_7082(p_ZL14storage_matrix_195_load_reg_7082),
        .p_ZL14storage_matrix_196_load_reg_7242(p_ZL14storage_matrix_196_load_reg_7242),
        .p_ZL14storage_matrix_197_load_reg_7402(p_ZL14storage_matrix_197_load_reg_7402),
        .p_ZL14storage_matrix_198_load_reg_7562(p_ZL14storage_matrix_198_load_reg_7562),
        .p_ZL14storage_matrix_199_load_reg_7722(p_ZL14storage_matrix_199_load_reg_7722),
        .p_ZL14storage_matrix_19_load_reg_6972(p_ZL14storage_matrix_19_load_reg_6972),
        .p_ZL14storage_matrix_1_load_reg_6642(p_ZL14storage_matrix_1_load_reg_6642),
        .p_ZL14storage_matrix_200_load_reg_6607(p_ZL14storage_matrix_200_load_reg_6607),
        .p_ZL14storage_matrix_201_load_reg_6767(p_ZL14storage_matrix_201_load_reg_6767),
        .p_ZL14storage_matrix_202_load_reg_6927(p_ZL14storage_matrix_202_load_reg_6927),
        .p_ZL14storage_matrix_203_load_reg_7087(p_ZL14storage_matrix_203_load_reg_7087),
        .p_ZL14storage_matrix_204_load_reg_7247(p_ZL14storage_matrix_204_load_reg_7247),
        .p_ZL14storage_matrix_205_load_reg_7407(p_ZL14storage_matrix_205_load_reg_7407),
        .p_ZL14storage_matrix_206_load_reg_7567(p_ZL14storage_matrix_206_load_reg_7567),
        .p_ZL14storage_matrix_207_load_reg_7727(p_ZL14storage_matrix_207_load_reg_7727),
        .p_ZL14storage_matrix_208_load_reg_6612(p_ZL14storage_matrix_208_load_reg_6612),
        .p_ZL14storage_matrix_209_load_reg_6772(p_ZL14storage_matrix_209_load_reg_6772),
        .p_ZL14storage_matrix_20_load_reg_7132(p_ZL14storage_matrix_20_load_reg_7132),
        .p_ZL14storage_matrix_210_load_reg_6932(p_ZL14storage_matrix_210_load_reg_6932),
        .p_ZL14storage_matrix_211_load_reg_7092(p_ZL14storage_matrix_211_load_reg_7092),
        .p_ZL14storage_matrix_212_load_reg_7252(p_ZL14storage_matrix_212_load_reg_7252),
        .p_ZL14storage_matrix_213_load_reg_7412(p_ZL14storage_matrix_213_load_reg_7412),
        .p_ZL14storage_matrix_214_load_reg_7572(p_ZL14storage_matrix_214_load_reg_7572),
        .p_ZL14storage_matrix_215_load_reg_7732(p_ZL14storage_matrix_215_load_reg_7732),
        .p_ZL14storage_matrix_216_load_reg_6617(p_ZL14storage_matrix_216_load_reg_6617),
        .p_ZL14storage_matrix_217_load_reg_6777(p_ZL14storage_matrix_217_load_reg_6777),
        .p_ZL14storage_matrix_218_load_reg_6937(p_ZL14storage_matrix_218_load_reg_6937),
        .p_ZL14storage_matrix_219_load_reg_7097(p_ZL14storage_matrix_219_load_reg_7097),
        .p_ZL14storage_matrix_21_load_reg_7292(p_ZL14storage_matrix_21_load_reg_7292),
        .p_ZL14storage_matrix_220_load_reg_7257(p_ZL14storage_matrix_220_load_reg_7257),
        .p_ZL14storage_matrix_221_load_reg_7417(p_ZL14storage_matrix_221_load_reg_7417),
        .p_ZL14storage_matrix_222_load_reg_7577(p_ZL14storage_matrix_222_load_reg_7577),
        .p_ZL14storage_matrix_223_load_reg_7737(p_ZL14storage_matrix_223_load_reg_7737),
        .p_ZL14storage_matrix_224_load_reg_6622(p_ZL14storage_matrix_224_load_reg_6622),
        .p_ZL14storage_matrix_225_load_reg_6782(p_ZL14storage_matrix_225_load_reg_6782),
        .p_ZL14storage_matrix_226_load_reg_6942(p_ZL14storage_matrix_226_load_reg_6942),
        .p_ZL14storage_matrix_227_load_reg_7102(p_ZL14storage_matrix_227_load_reg_7102),
        .p_ZL14storage_matrix_228_load_reg_7262(p_ZL14storage_matrix_228_load_reg_7262),
        .p_ZL14storage_matrix_229_load_reg_7422(p_ZL14storage_matrix_229_load_reg_7422),
        .p_ZL14storage_matrix_22_load_reg_7452(p_ZL14storage_matrix_22_load_reg_7452),
        .p_ZL14storage_matrix_230_load_reg_7582(p_ZL14storage_matrix_230_load_reg_7582),
        .p_ZL14storage_matrix_231_load_reg_7742(p_ZL14storage_matrix_231_load_reg_7742),
        .p_ZL14storage_matrix_232_load_reg_6627(p_ZL14storage_matrix_232_load_reg_6627),
        .p_ZL14storage_matrix_233_load_reg_6787(p_ZL14storage_matrix_233_load_reg_6787),
        .p_ZL14storage_matrix_234_load_reg_6947(p_ZL14storage_matrix_234_load_reg_6947),
        .p_ZL14storage_matrix_235_load_reg_7107(p_ZL14storage_matrix_235_load_reg_7107),
        .p_ZL14storage_matrix_236_load_reg_7267(p_ZL14storage_matrix_236_load_reg_7267),
        .p_ZL14storage_matrix_237_load_reg_7427(p_ZL14storage_matrix_237_load_reg_7427),
        .p_ZL14storage_matrix_238_load_reg_7587(p_ZL14storage_matrix_238_load_reg_7587),
        .p_ZL14storage_matrix_239_load_reg_7747(p_ZL14storage_matrix_239_load_reg_7747),
        .p_ZL14storage_matrix_23_load_reg_7612(p_ZL14storage_matrix_23_load_reg_7612),
        .p_ZL14storage_matrix_240_load_reg_6632(p_ZL14storage_matrix_240_load_reg_6632),
        .p_ZL14storage_matrix_241_load_reg_6792(p_ZL14storage_matrix_241_load_reg_6792),
        .p_ZL14storage_matrix_242_load_reg_6952(p_ZL14storage_matrix_242_load_reg_6952),
        .p_ZL14storage_matrix_243_load_reg_7112(p_ZL14storage_matrix_243_load_reg_7112),
        .p_ZL14storage_matrix_244_load_reg_7272(p_ZL14storage_matrix_244_load_reg_7272),
        .p_ZL14storage_matrix_245_load_reg_7432(p_ZL14storage_matrix_245_load_reg_7432),
        .p_ZL14storage_matrix_246_load_reg_7592(p_ZL14storage_matrix_246_load_reg_7592),
        .p_ZL14storage_matrix_247_load_reg_7752(p_ZL14storage_matrix_247_load_reg_7752),
        .p_ZL14storage_matrix_248_load_reg_6637(p_ZL14storage_matrix_248_load_reg_6637),
        .p_ZL14storage_matrix_249_load_reg_6797(p_ZL14storage_matrix_249_load_reg_6797),
        .p_ZL14storage_matrix_24_load_reg_6497(p_ZL14storage_matrix_24_load_reg_6497),
        .p_ZL14storage_matrix_250_load_reg_6957(p_ZL14storage_matrix_250_load_reg_6957),
        .p_ZL14storage_matrix_251_load_reg_7117(p_ZL14storage_matrix_251_load_reg_7117),
        .p_ZL14storage_matrix_252_load_reg_7277(p_ZL14storage_matrix_252_load_reg_7277),
        .p_ZL14storage_matrix_253_load_reg_7437(p_ZL14storage_matrix_253_load_reg_7437),
        .p_ZL14storage_matrix_254_load_reg_7597(p_ZL14storage_matrix_254_load_reg_7597),
        .p_ZL14storage_matrix_255_load_reg_7757(p_ZL14storage_matrix_255_load_reg_7757),
        .p_ZL14storage_matrix_25_load_reg_6657(p_ZL14storage_matrix_25_load_reg_6657),
        .p_ZL14storage_matrix_26_load_reg_6817(p_ZL14storage_matrix_26_load_reg_6817),
        .p_ZL14storage_matrix_27_load_reg_6977(p_ZL14storage_matrix_27_load_reg_6977),
        .p_ZL14storage_matrix_28_load_reg_7137(p_ZL14storage_matrix_28_load_reg_7137),
        .p_ZL14storage_matrix_29_load_reg_7297(p_ZL14storage_matrix_29_load_reg_7297),
        .p_ZL14storage_matrix_2_load_reg_6802(p_ZL14storage_matrix_2_load_reg_6802),
        .p_ZL14storage_matrix_30_load_reg_7457(p_ZL14storage_matrix_30_load_reg_7457),
        .p_ZL14storage_matrix_31_load_reg_7617(p_ZL14storage_matrix_31_load_reg_7617),
        .p_ZL14storage_matrix_32_load_reg_6502(p_ZL14storage_matrix_32_load_reg_6502),
        .p_ZL14storage_matrix_33_load_reg_6662(p_ZL14storage_matrix_33_load_reg_6662),
        .p_ZL14storage_matrix_34_load_reg_6822(p_ZL14storage_matrix_34_load_reg_6822),
        .p_ZL14storage_matrix_35_load_reg_6982(p_ZL14storage_matrix_35_load_reg_6982),
        .p_ZL14storage_matrix_36_load_reg_7142(p_ZL14storage_matrix_36_load_reg_7142),
        .p_ZL14storage_matrix_37_load_reg_7302(p_ZL14storage_matrix_37_load_reg_7302),
        .p_ZL14storage_matrix_38_load_reg_7462(p_ZL14storage_matrix_38_load_reg_7462),
        .p_ZL14storage_matrix_39_load_reg_7622(p_ZL14storage_matrix_39_load_reg_7622),
        .p_ZL14storage_matrix_3_load_reg_6962(p_ZL14storage_matrix_3_load_reg_6962),
        .p_ZL14storage_matrix_40_load_reg_6507(p_ZL14storage_matrix_40_load_reg_6507),
        .p_ZL14storage_matrix_41_load_reg_6667(p_ZL14storage_matrix_41_load_reg_6667),
        .p_ZL14storage_matrix_42_load_reg_6827(p_ZL14storage_matrix_42_load_reg_6827),
        .p_ZL14storage_matrix_43_load_reg_6987(p_ZL14storage_matrix_43_load_reg_6987),
        .p_ZL14storage_matrix_44_load_reg_7147(p_ZL14storage_matrix_44_load_reg_7147),
        .p_ZL14storage_matrix_45_load_reg_7307(p_ZL14storage_matrix_45_load_reg_7307),
        .p_ZL14storage_matrix_46_load_reg_7467(p_ZL14storage_matrix_46_load_reg_7467),
        .p_ZL14storage_matrix_47_load_reg_7627(p_ZL14storage_matrix_47_load_reg_7627),
        .p_ZL14storage_matrix_48_load_reg_6512(p_ZL14storage_matrix_48_load_reg_6512),
        .p_ZL14storage_matrix_49_load_reg_6672(p_ZL14storage_matrix_49_load_reg_6672),
        .p_ZL14storage_matrix_4_load_reg_7122(p_ZL14storage_matrix_4_load_reg_7122),
        .p_ZL14storage_matrix_50_load_reg_6832(p_ZL14storage_matrix_50_load_reg_6832),
        .p_ZL14storage_matrix_51_load_reg_6992(p_ZL14storage_matrix_51_load_reg_6992),
        .p_ZL14storage_matrix_52_load_reg_7152(p_ZL14storage_matrix_52_load_reg_7152),
        .p_ZL14storage_matrix_53_load_reg_7312(p_ZL14storage_matrix_53_load_reg_7312),
        .p_ZL14storage_matrix_54_load_reg_7472(p_ZL14storage_matrix_54_load_reg_7472),
        .p_ZL14storage_matrix_55_load_reg_7632(p_ZL14storage_matrix_55_load_reg_7632),
        .p_ZL14storage_matrix_56_load_reg_6517(p_ZL14storage_matrix_56_load_reg_6517),
        .p_ZL14storage_matrix_57_load_reg_6677(p_ZL14storage_matrix_57_load_reg_6677),
        .p_ZL14storage_matrix_58_load_reg_6837(p_ZL14storage_matrix_58_load_reg_6837),
        .p_ZL14storage_matrix_59_load_reg_6997(p_ZL14storage_matrix_59_load_reg_6997),
        .p_ZL14storage_matrix_5_load_reg_7282(p_ZL14storage_matrix_5_load_reg_7282),
        .p_ZL14storage_matrix_60_load_reg_7157(p_ZL14storage_matrix_60_load_reg_7157),
        .p_ZL14storage_matrix_61_load_reg_7317(p_ZL14storage_matrix_61_load_reg_7317),
        .p_ZL14storage_matrix_62_load_reg_7477(p_ZL14storage_matrix_62_load_reg_7477),
        .p_ZL14storage_matrix_63_load_reg_7637(p_ZL14storage_matrix_63_load_reg_7637),
        .p_ZL14storage_matrix_64_load_reg_6522(p_ZL14storage_matrix_64_load_reg_6522),
        .p_ZL14storage_matrix_65_load_reg_6682(p_ZL14storage_matrix_65_load_reg_6682),
        .p_ZL14storage_matrix_66_load_reg_6842(p_ZL14storage_matrix_66_load_reg_6842),
        .p_ZL14storage_matrix_67_load_reg_7002(p_ZL14storage_matrix_67_load_reg_7002),
        .p_ZL14storage_matrix_68_load_reg_7162(p_ZL14storage_matrix_68_load_reg_7162),
        .p_ZL14storage_matrix_69_load_reg_7322(p_ZL14storage_matrix_69_load_reg_7322),
        .p_ZL14storage_matrix_6_load_reg_7442(p_ZL14storage_matrix_6_load_reg_7442),
        .p_ZL14storage_matrix_70_load_reg_7482(p_ZL14storage_matrix_70_load_reg_7482),
        .p_ZL14storage_matrix_71_load_reg_7642(p_ZL14storage_matrix_71_load_reg_7642),
        .p_ZL14storage_matrix_72_load_reg_6527(p_ZL14storage_matrix_72_load_reg_6527),
        .p_ZL14storage_matrix_73_load_reg_6687(p_ZL14storage_matrix_73_load_reg_6687),
        .p_ZL14storage_matrix_74_load_reg_6847(p_ZL14storage_matrix_74_load_reg_6847),
        .p_ZL14storage_matrix_75_load_reg_7007(p_ZL14storage_matrix_75_load_reg_7007),
        .p_ZL14storage_matrix_76_load_reg_7167(p_ZL14storage_matrix_76_load_reg_7167),
        .p_ZL14storage_matrix_77_load_reg_7327(p_ZL14storage_matrix_77_load_reg_7327),
        .p_ZL14storage_matrix_78_load_reg_7487(p_ZL14storage_matrix_78_load_reg_7487),
        .p_ZL14storage_matrix_79_load_reg_7647(p_ZL14storage_matrix_79_load_reg_7647),
        .p_ZL14storage_matrix_7_load_reg_7602(p_ZL14storage_matrix_7_load_reg_7602),
        .p_ZL14storage_matrix_80_load_reg_6532(p_ZL14storage_matrix_80_load_reg_6532),
        .p_ZL14storage_matrix_81_load_reg_6692(p_ZL14storage_matrix_81_load_reg_6692),
        .p_ZL14storage_matrix_82_load_reg_6852(p_ZL14storage_matrix_82_load_reg_6852),
        .p_ZL14storage_matrix_83_load_reg_7012(p_ZL14storage_matrix_83_load_reg_7012),
        .p_ZL14storage_matrix_84_load_reg_7172(p_ZL14storage_matrix_84_load_reg_7172),
        .p_ZL14storage_matrix_85_load_reg_7332(p_ZL14storage_matrix_85_load_reg_7332),
        .p_ZL14storage_matrix_86_load_reg_7492(p_ZL14storage_matrix_86_load_reg_7492),
        .p_ZL14storage_matrix_87_load_reg_7652(p_ZL14storage_matrix_87_load_reg_7652),
        .p_ZL14storage_matrix_88_load_reg_6537(p_ZL14storage_matrix_88_load_reg_6537),
        .p_ZL14storage_matrix_89_load_reg_6697(p_ZL14storage_matrix_89_load_reg_6697),
        .p_ZL14storage_matrix_8_load_reg_6487(p_ZL14storage_matrix_8_load_reg_6487),
        .p_ZL14storage_matrix_90_load_reg_6857(p_ZL14storage_matrix_90_load_reg_6857),
        .p_ZL14storage_matrix_91_load_reg_7017(p_ZL14storage_matrix_91_load_reg_7017),
        .p_ZL14storage_matrix_92_load_reg_7177(p_ZL14storage_matrix_92_load_reg_7177),
        .p_ZL14storage_matrix_93_load_reg_7337(p_ZL14storage_matrix_93_load_reg_7337),
        .p_ZL14storage_matrix_94_load_reg_7497(p_ZL14storage_matrix_94_load_reg_7497),
        .p_ZL14storage_matrix_95_load_reg_7657(p_ZL14storage_matrix_95_load_reg_7657),
        .p_ZL14storage_matrix_96_load_reg_6542(p_ZL14storage_matrix_96_load_reg_6542),
        .p_ZL14storage_matrix_97_load_reg_6702(p_ZL14storage_matrix_97_load_reg_6702),
        .p_ZL14storage_matrix_98_load_reg_6862(p_ZL14storage_matrix_98_load_reg_6862),
        .p_ZL14storage_matrix_99_load_reg_7022(p_ZL14storage_matrix_99_load_reg_7022),
        .p_ZL14storage_matrix_9_load_reg_6647(p_ZL14storage_matrix_9_load_reg_6647),
        .\threshold_V_2_reg_4036_reg[0] (\threshold_V_2_reg_4036_reg[0] ),
        .tmp_1_fu_2462_p34(tmp_1_fu_2462_p34),
        .tmp_3_fu_2532_p34(tmp_3_fu_2532_p34),
        .tmp_4_fu_2602_p34(tmp_4_fu_2602_p34),
        .tmp_5_fu_2672_p34(tmp_5_fu_2672_p34),
        .tmp_7_fu_2742_p34(tmp_7_fu_2742_p34),
        .tmp_8_fu_2812_p34(tmp_8_fu_2812_p34),
        .tmp_9_fu_2882_p34(tmp_9_fu_2882_p34),
        .tmp_fu_2392_p34(tmp_fu_2392_p34),
        .\zext_ln54_reg_3072_reg[0] (\bank_fu_576_reg_n_3_[0] ),
        .\zext_ln54_reg_3072_reg[1] (\bank_fu_576_reg_n_3_[1] ),
        .\zext_ln54_reg_3072_reg[3] (\bank_fu_576_reg_n_3_[3] ),
        .\zext_ln54_reg_3072_reg[4] (\bank_fu_576_reg_n_3_[4] ));
  FDRE \icmp_ln1019_1_reg_3166_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1019_1_reg_3166_reg[0]_0 ),
        .Q(icmp_ln1019_1_reg_3166),
        .R(1'b0));
  FDRE \icmp_ln1019_2_reg_3176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1019_2_reg_3176_reg[0]_0 ),
        .Q(icmp_ln1019_2_reg_3176),
        .R(1'b0));
  FDRE \icmp_ln1019_3_reg_3186_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1019_3_reg_3186_reg[0]_0 ),
        .Q(icmp_ln1019_3_reg_3186),
        .R(1'b0));
  FDRE \icmp_ln1019_4_reg_3196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1019_4_reg_3196_reg[0]_0 ),
        .Q(icmp_ln1019_4_reg_3196),
        .R(1'b0));
  FDRE \icmp_ln1019_5_reg_3206_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1019_5_reg_3206_reg[0]_0 ),
        .Q(icmp_ln1019_5_reg_3206),
        .R(1'b0));
  FDRE \icmp_ln1019_6_reg_3216_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1019_6_reg_3216_reg[0]_0 ),
        .Q(icmp_ln1019_6_reg_3216),
        .R(1'b0));
  FDRE \icmp_ln1019_7_reg_3226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1019_7_reg_3226_reg[0]_1 ),
        .Q(icmp_ln1019_7_reg_3226),
        .R(1'b0));
  FDRE \icmp_ln1019_reg_3156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1019_reg_3156_reg[0]_0 ),
        .Q(icmp_ln1019_reg_3156),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    ram_reg_0_31_0_6_i_14__0
       (.I0(tmp_8_reg_3138_pp0_iter1_reg),
        .I1(icmp_ln1019_6_reg_3216),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I3(ram_reg_0_31_0_6_i_1),
        .I4(Q[0]),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .O(\tmp_8_reg_3138_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    ram_reg_0_31_0_6_i_14__1
       (.I0(icmp_ln1019_7_reg_3226),
        .I1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I2(tmp_9_reg_3147_pp0_iter1_reg),
        .I3(ram_reg_0_31_0_6_i_1),
        .I4(Q[0]),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .O(\icmp_ln1019_7_reg_3226_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    ram_reg_0_31_0_6_i_14__2
       (.I0(tmp_3_reg_3102_pp0_iter1_reg),
        .I1(icmp_ln1019_2_reg_3176),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I3(Q[3]),
        .I4(\threshold_V_2_reg_4036_reg[0] ),
        .I5(ram_reg_0_31_0_6_i_1__0),
        .O(\tmp_3_reg_3102_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    ram_reg_0_31_0_6_i_14__3
       (.I0(tmp_5_reg_3120_pp0_iter1_reg),
        .I1(icmp_ln1019_4_reg_3196),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I3(Q[3]),
        .I4(\threshold_V_2_reg_4036_reg[0] ),
        .I5(ram_reg_0_31_0_6_i_1__0),
        .O(\tmp_5_reg_3120_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    ram_reg_0_31_0_6_i_14__4
       (.I0(tmp_7_reg_3129_pp0_iter1_reg),
        .I1(icmp_ln1019_5_reg_3206),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I3(Q[3]),
        .I4(\threshold_V_2_reg_4036_reg[0] ),
        .I5(ram_reg_0_31_0_6_i_1__0),
        .O(\tmp_7_reg_3129_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    ram_reg_0_31_0_6_i_14__5
       (.I0(tmp_4_reg_3111_pp0_iter1_reg),
        .I1(icmp_ln1019_3_reg_3186),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I3(Q[3]),
        .I4(\threshold_V_2_reg_4036_reg[0] ),
        .I5(ram_reg_0_31_0_6_i_1__0),
        .O(\tmp_4_reg_3111_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    ram_reg_0_31_0_6_i_14__6
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I1(icmp_ln1019_1_reg_3166),
        .I2(tmp_1_reg_3093_pp0_iter1_reg),
        .I3(Q[3]),
        .I4(\threshold_V_2_reg_4036_reg[0] ),
        .I5(ram_reg_0_31_0_6_i_1__0),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_0_31_0_6_i_16
       (.I0(ram_reg_0_31_0_6_i_6[4]),
        .I1(ram_reg_0_31_0_6_i_6[3]),
        .I2(ram_reg_0_31_0_6_i_6[0]),
        .I3(ram_reg_0_31_0_6_i_6[1]),
        .I4(ram_reg_0_31_0_6_i_6[2]),
        .O(\q1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_0_31_0_6_i_16__0
       (.I0(ram_reg_0_31_0_6_i_6__0[4]),
        .I1(ram_reg_0_31_0_6_i_6__0[3]),
        .I2(ram_reg_0_31_0_6_i_6__0[0]),
        .I3(ram_reg_0_31_0_6_i_6__0[1]),
        .I4(ram_reg_0_31_0_6_i_6__0[2]),
        .O(\q1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_0_31_0_6_i_16__1
       (.I0(ram_reg_0_31_0_6_i_6__2[4]),
        .I1(ram_reg_0_31_0_6_i_6__2[3]),
        .I2(ram_reg_0_31_0_6_i_6__2[0]),
        .I3(ram_reg_0_31_0_6_i_6__2[1]),
        .I4(ram_reg_0_31_0_6_i_6__2[2]),
        .O(\q1_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_0_31_0_6_i_16__2
       (.I0(ram_reg_0_31_0_6_i_6__3[4]),
        .I1(ram_reg_0_31_0_6_i_6__3[3]),
        .I2(ram_reg_0_31_0_6_i_6__3[0]),
        .I3(ram_reg_0_31_0_6_i_6__3[1]),
        .I4(ram_reg_0_31_0_6_i_6__3[2]),
        .O(\q1_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_0_31_0_6_i_16__3
       (.I0(ram_reg_0_31_0_6_i_6__4[4]),
        .I1(ram_reg_0_31_0_6_i_6__4[3]),
        .I2(ram_reg_0_31_0_6_i_6__4[0]),
        .I3(ram_reg_0_31_0_6_i_6__4[1]),
        .I4(ram_reg_0_31_0_6_i_6__4[2]),
        .O(\q1_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_0_31_0_6_i_16__4
       (.I0(ram_reg_0_31_0_6_i_6__5[4]),
        .I1(ram_reg_0_31_0_6_i_6__5[3]),
        .I2(ram_reg_0_31_0_6_i_6__5[0]),
        .I3(ram_reg_0_31_0_6_i_6__5[1]),
        .I4(ram_reg_0_31_0_6_i_6__5[2]),
        .O(\q1_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ram_reg_0_31_0_6_i_17
       (.I0(ram_reg_0_31_0_6_i_6[2]),
        .I1(ram_reg_0_31_0_6_i_6[1]),
        .I2(ram_reg_0_31_0_6_i_6[0]),
        .I3(ram_reg_0_31_0_6_i_6[3]),
        .O(\q1_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ram_reg_0_31_0_6_i_17__0
       (.I0(ram_reg_0_31_0_6_i_6__0[2]),
        .I1(ram_reg_0_31_0_6_i_6__0[1]),
        .I2(ram_reg_0_31_0_6_i_6__0[0]),
        .I3(ram_reg_0_31_0_6_i_6__0[3]),
        .O(\q1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_0_31_0_6_i_17__1
       (.I0(ram_reg_0_31_0_6_i_6__1[4]),
        .I1(ram_reg_0_31_0_6_i_6__1[3]),
        .I2(ram_reg_0_31_0_6_i_6__1[0]),
        .I3(ram_reg_0_31_0_6_i_6__1[1]),
        .I4(ram_reg_0_31_0_6_i_6__1[2]),
        .O(\q1_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ram_reg_0_31_0_6_i_17__2
       (.I0(ram_reg_0_31_0_6_i_6__2[2]),
        .I1(ram_reg_0_31_0_6_i_6__2[1]),
        .I2(ram_reg_0_31_0_6_i_6__2[0]),
        .I3(ram_reg_0_31_0_6_i_6__2[3]),
        .O(\q1_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ram_reg_0_31_0_6_i_17__3
       (.I0(ram_reg_0_31_0_6_i_6__3[2]),
        .I1(ram_reg_0_31_0_6_i_6__3[1]),
        .I2(ram_reg_0_31_0_6_i_6__3[0]),
        .I3(ram_reg_0_31_0_6_i_6__3[3]),
        .O(\q1_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ram_reg_0_31_0_6_i_17__4
       (.I0(ram_reg_0_31_0_6_i_6__4[2]),
        .I1(ram_reg_0_31_0_6_i_6__4[1]),
        .I2(ram_reg_0_31_0_6_i_6__4[0]),
        .I3(ram_reg_0_31_0_6_i_6__4[3]),
        .O(\q1_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ram_reg_0_31_0_6_i_17__5
       (.I0(ram_reg_0_31_0_6_i_6__5[2]),
        .I1(ram_reg_0_31_0_6_i_6__5[1]),
        .I2(ram_reg_0_31_0_6_i_6__5[0]),
        .I3(ram_reg_0_31_0_6_i_6__5[3]),
        .O(\q1_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ram_reg_0_31_0_6_i_18
       (.I0(ram_reg_0_31_0_6_i_6__1[2]),
        .I1(ram_reg_0_31_0_6_i_6__1[1]),
        .I2(ram_reg_0_31_0_6_i_6__1[0]),
        .I3(ram_reg_0_31_0_6_i_6__1[3]),
        .O(\q1_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    ram_reg_0_31_0_6_i_19
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I1(icmp_ln1019_reg_3156),
        .I2(tmp_reg_3084_pp0_iter1_reg),
        .I3(ram_reg_0_31_0_6_i_1),
        .I4(Q[0]),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_0_31_0_6_i_23
       (.I0(ram_reg_0_31_0_6_i_6__6[4]),
        .I1(ram_reg_0_31_0_6_i_6__6[3]),
        .I2(ram_reg_0_31_0_6_i_6__6[0]),
        .I3(ram_reg_0_31_0_6_i_6__6[1]),
        .I4(ram_reg_0_31_0_6_i_6__6[2]),
        .O(\q1_reg[4]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ram_reg_0_31_0_6_i_24
       (.I0(ram_reg_0_31_0_6_i_6__6[2]),
        .I1(ram_reg_0_31_0_6_i_6__6[1]),
        .I2(ram_reg_0_31_0_6_i_6__6[0]),
        .I3(ram_reg_0_31_0_6_i_6__6[3]),
        .O(\q1_reg[2]_6 ));
  FDRE \tmp_1_reg_3093_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_1_reg_3093),
        .Q(tmp_1_reg_3093_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_1_reg_3093_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(tmp_1_fu_2462_p34),
        .Q(tmp_1_reg_3093),
        .R(1'b0));
  FDRE \tmp_3_reg_3102_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_reg_3102),
        .Q(tmp_3_reg_3102_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_3_reg_3102_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(tmp_3_fu_2532_p34),
        .Q(tmp_3_reg_3102),
        .R(1'b0));
  FDRE \tmp_4_reg_3111_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_reg_3111),
        .Q(tmp_4_reg_3111_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_3111_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(tmp_4_fu_2602_p34),
        .Q(tmp_4_reg_3111),
        .R(1'b0));
  FDRE \tmp_5_reg_3120_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_5_reg_3120),
        .Q(tmp_5_reg_3120_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_5_reg_3120_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(tmp_5_fu_2672_p34),
        .Q(tmp_5_reg_3120),
        .R(1'b0));
  FDRE \tmp_7_reg_3129_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_7_reg_3129),
        .Q(tmp_7_reg_3129_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_7_reg_3129_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(tmp_7_fu_2742_p34),
        .Q(tmp_7_reg_3129),
        .R(1'b0));
  FDRE \tmp_8_reg_3138_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_8_reg_3138),
        .Q(tmp_8_reg_3138_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_8_reg_3138_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(tmp_8_fu_2812_p34),
        .Q(tmp_8_reg_3138),
        .R(1'b0));
  FDRE \tmp_9_reg_3147_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_9_reg_3147),
        .Q(tmp_9_reg_3147_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_9_reg_3147_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(tmp_9_fu_2882_p34),
        .Q(tmp_9_reg_3147),
        .R(1'b0));
  FDRE \tmp_reg_3084_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_3084),
        .Q(tmp_reg_3084_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_3084_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(tmp_fu_2392_p34),
        .Q(tmp_reg_3084),
        .R(1'b0));
  FDRE \v_V_1_addr_reg_3170_reg[0] 
       (.C(ap_clk),
        .CE(\v_V_1_addr_reg_3170_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .Q(\v_V_1_addr_reg_3170_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \v_V_1_addr_reg_3170_reg[1] 
       (.C(ap_clk),
        .CE(\v_V_1_addr_reg_3170_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .Q(\v_V_1_addr_reg_3170_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \v_V_1_addr_reg_3170_reg[2] 
       (.C(ap_clk),
        .CE(\v_V_1_addr_reg_3170_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .Q(\v_V_1_addr_reg_3170_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \v_V_1_addr_reg_3170_reg[3] 
       (.C(ap_clk),
        .CE(\v_V_1_addr_reg_3170_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .Q(\v_V_1_addr_reg_3170_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \v_V_1_addr_reg_3170_reg[4] 
       (.C(ap_clk),
        .CE(\v_V_1_addr_reg_3170_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .Q(\v_V_1_addr_reg_3170_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \v_V_2_addr_reg_3180_reg[0] 
       (.C(ap_clk),
        .CE(\v_V_2_addr_reg_3180_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .Q(\v_V_2_addr_reg_3180_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \v_V_2_addr_reg_3180_reg[1] 
       (.C(ap_clk),
        .CE(\v_V_2_addr_reg_3180_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .Q(\v_V_2_addr_reg_3180_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \v_V_2_addr_reg_3180_reg[2] 
       (.C(ap_clk),
        .CE(\v_V_2_addr_reg_3180_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .Q(\v_V_2_addr_reg_3180_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \v_V_2_addr_reg_3180_reg[3] 
       (.C(ap_clk),
        .CE(\v_V_2_addr_reg_3180_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .Q(\v_V_2_addr_reg_3180_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \v_V_2_addr_reg_3180_reg[4] 
       (.C(ap_clk),
        .CE(\v_V_2_addr_reg_3180_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .Q(\v_V_2_addr_reg_3180_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \v_V_3_addr_reg_3190_reg[0] 
       (.C(ap_clk),
        .CE(\v_V_3_addr_reg_3190_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .Q(\v_V_3_addr_reg_3190_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \v_V_3_addr_reg_3190_reg[1] 
       (.C(ap_clk),
        .CE(\v_V_3_addr_reg_3190_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .Q(\v_V_3_addr_reg_3190_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \v_V_3_addr_reg_3190_reg[2] 
       (.C(ap_clk),
        .CE(\v_V_3_addr_reg_3190_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .Q(\v_V_3_addr_reg_3190_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \v_V_3_addr_reg_3190_reg[3] 
       (.C(ap_clk),
        .CE(\v_V_3_addr_reg_3190_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .Q(\v_V_3_addr_reg_3190_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \v_V_3_addr_reg_3190_reg[4] 
       (.C(ap_clk),
        .CE(\v_V_3_addr_reg_3190_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .Q(\v_V_3_addr_reg_3190_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \v_V_4_addr_reg_3200_reg[0] 
       (.C(ap_clk),
        .CE(\v_V_4_addr_reg_3200_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .Q(\v_V_4_addr_reg_3200_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \v_V_4_addr_reg_3200_reg[1] 
       (.C(ap_clk),
        .CE(\v_V_4_addr_reg_3200_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .Q(\v_V_4_addr_reg_3200_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \v_V_4_addr_reg_3200_reg[2] 
       (.C(ap_clk),
        .CE(\v_V_4_addr_reg_3200_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .Q(\v_V_4_addr_reg_3200_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \v_V_4_addr_reg_3200_reg[3] 
       (.C(ap_clk),
        .CE(\v_V_4_addr_reg_3200_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .Q(\v_V_4_addr_reg_3200_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \v_V_4_addr_reg_3200_reg[4] 
       (.C(ap_clk),
        .CE(\v_V_4_addr_reg_3200_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .Q(\v_V_4_addr_reg_3200_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \v_V_5_addr_reg_3210_reg[0] 
       (.C(ap_clk),
        .CE(\v_V_5_addr_reg_3210_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .Q(\v_V_5_addr_reg_3210_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \v_V_5_addr_reg_3210_reg[1] 
       (.C(ap_clk),
        .CE(\v_V_5_addr_reg_3210_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .Q(\v_V_5_addr_reg_3210_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \v_V_5_addr_reg_3210_reg[2] 
       (.C(ap_clk),
        .CE(\v_V_5_addr_reg_3210_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .Q(\v_V_5_addr_reg_3210_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \v_V_5_addr_reg_3210_reg[3] 
       (.C(ap_clk),
        .CE(\v_V_5_addr_reg_3210_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .Q(\v_V_5_addr_reg_3210_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \v_V_5_addr_reg_3210_reg[4] 
       (.C(ap_clk),
        .CE(\v_V_5_addr_reg_3210_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .Q(\v_V_5_addr_reg_3210_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \v_V_6_addr_reg_3220_reg[0] 
       (.C(ap_clk),
        .CE(\v_V_6_addr_reg_3220_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .Q(\v_V_6_addr_reg_3220_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \v_V_6_addr_reg_3220_reg[1] 
       (.C(ap_clk),
        .CE(\v_V_6_addr_reg_3220_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .Q(\v_V_6_addr_reg_3220_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \v_V_6_addr_reg_3220_reg[2] 
       (.C(ap_clk),
        .CE(\v_V_6_addr_reg_3220_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .Q(\v_V_6_addr_reg_3220_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \v_V_6_addr_reg_3220_reg[3] 
       (.C(ap_clk),
        .CE(\v_V_6_addr_reg_3220_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .Q(\v_V_6_addr_reg_3220_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \v_V_6_addr_reg_3220_reg[4] 
       (.C(ap_clk),
        .CE(\v_V_6_addr_reg_3220_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .Q(\v_V_6_addr_reg_3220_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \v_V_7_addr_reg_3230_reg[0] 
       (.C(ap_clk),
        .CE(\v_V_7_addr_reg_3230_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .Q(\v_V_7_addr_reg_3230_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \v_V_7_addr_reg_3230_reg[1] 
       (.C(ap_clk),
        .CE(\v_V_7_addr_reg_3230_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .Q(\v_V_7_addr_reg_3230_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \v_V_7_addr_reg_3230_reg[2] 
       (.C(ap_clk),
        .CE(\v_V_7_addr_reg_3230_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .Q(\v_V_7_addr_reg_3230_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \v_V_7_addr_reg_3230_reg[3] 
       (.C(ap_clk),
        .CE(\v_V_7_addr_reg_3230_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .Q(\v_V_7_addr_reg_3230_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \v_V_7_addr_reg_3230_reg[4] 
       (.C(ap_clk),
        .CE(\v_V_7_addr_reg_3230_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .Q(\v_V_7_addr_reg_3230_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \v_V_addr_reg_3160_reg[0] 
       (.C(ap_clk),
        .CE(\v_V_addr_reg_3160_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .Q(\v_V_addr_reg_3160_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \v_V_addr_reg_3160_reg[1] 
       (.C(ap_clk),
        .CE(\v_V_addr_reg_3160_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .Q(\v_V_addr_reg_3160_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \v_V_addr_reg_3160_reg[2] 
       (.C(ap_clk),
        .CE(\v_V_addr_reg_3160_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .Q(\v_V_addr_reg_3160_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \v_V_addr_reg_3160_reg[3] 
       (.C(ap_clk),
        .CE(\v_V_addr_reg_3160_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .Q(\v_V_addr_reg_3160_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \v_V_addr_reg_3160_reg[4] 
       (.C(ap_clk),
        .CE(\v_V_addr_reg_3160_reg[4]_1 ),
        .D(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .Q(\v_V_addr_reg_3160_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \zext_ln54_reg_3072_reg[0] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[0]),
        .Q(\zext_ln54_reg_3072_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln54_reg_3072_reg[1] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[1]),
        .Q(\zext_ln54_reg_3072_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln54_reg_3072_reg[2] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(\bank_fu_576_reg[4]_0 [0]),
        .Q(\zext_ln54_reg_3072_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln54_reg_3072_reg[3] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0[3]),
        .Q(\zext_ln54_reg_3072_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln54_reg_3072_reg[4] 
       (.C(ap_clk),
        .CE(bank_fu_5761),
        .D(\bank_fu_576_reg[4]_0 [1]),
        .Q(\zext_ln54_reg_3072_reg[4]_0 [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6" *) 
module bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6
   (D,
    ref_timer_V_7_d0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg_0,
    \has_spike_fu_616_reg[0] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0,
    ref_timer_V_7_address1,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0,
    Q,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg,
    \q0_reg[0] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
    CO,
    has_spike_fu_616,
    \ap_CS_fsm_reg[7] ,
    ap_clk,
    ap_rst_n,
    ram_reg_0_31_2_2_i_2_0,
    ram_reg_0_31_2_2_i_2_1,
    ram_reg_0_31_2_2_i_2_2,
    ram_reg_0_31_2_2_i_2_3,
    ram_reg_0_31_2_2_i_2_4,
    ram_reg_0_31_2_2_i_2_5,
    ram_reg_0_31_2_2_i_2_6,
    ram_reg_0_31_2_2_i_2_7,
    ap_rst_n_inv);
  output [1:0]D;
  output [2:0]ref_timer_V_7_d0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg_0;
  output \has_spike_fu_616_reg[0] ;
  output [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
  output [4:0]ref_timer_V_7_address1;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0;
  input [3:0]Q;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;
  input \q0_reg[0] ;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  input [0:0]CO;
  input has_spike_fu_616;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input [2:0]ram_reg_0_31_2_2_i_2_0;
  input [2:0]ram_reg_0_31_2_2_i_2_1;
  input [2:0]ram_reg_0_31_2_2_i_2_2;
  input [2:0]ram_reg_0_31_2_2_i_2_3;
  input [2:0]ram_reg_0_31_2_2_i_2_4;
  input [2:0]ram_reg_0_31_2_2_i_2_5;
  input [2:0]ram_reg_0_31_2_2_i_2_6;
  input [2:0]ram_reg_0_31_2_2_i_2_7;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]Q;
  wire [8:0]add_ln70_fu_218_p2;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg_0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0;
  wire has_spike_fu_616;
  wire \has_spike_fu_616_reg[0] ;
  wire i_1_fu_640;
  wire i_1_fu_641;
  wire \i_1_fu_64[5]_i_2_n_3 ;
  wire \i_1_fu_64[8]_i_3_n_3 ;
  wire \i_1_fu_64_reg_n_3_[0] ;
  wire \i_1_fu_64_reg_n_3_[1] ;
  wire \i_1_fu_64_reg_n_3_[2] ;
  wire \i_1_fu_64_reg_n_3_[3] ;
  wire \i_1_fu_64_reg_n_3_[4] ;
  wire \i_1_fu_64_reg_n_3_[5] ;
  wire \i_1_fu_64_reg_n_3_[6] ;
  wire \i_1_fu_64_reg_n_3_[7] ;
  wire \i_1_fu_64_reg_n_3_[8] ;
  wire [2:0]mux_2_0;
  wire [2:0]mux_2_1;
  wire p_1_in;
  wire \q0_reg[0] ;
  wire ram_reg_0_31_0_0_i_23_n_3;
  wire ram_reg_0_31_0_0_i_3__0_n_3;
  wire ram_reg_0_31_0_0_i_3__1_n_3;
  wire ram_reg_0_31_0_0_i_3__2_n_3;
  wire [2:0]ram_reg_0_31_2_2_i_2_0;
  wire [2:0]ram_reg_0_31_2_2_i_2_1;
  wire [2:0]ram_reg_0_31_2_2_i_2_2;
  wire [2:0]ram_reg_0_31_2_2_i_2_3;
  wire [2:0]ram_reg_0_31_2_2_i_2_4;
  wire [2:0]ram_reg_0_31_2_2_i_2_5;
  wire [2:0]ram_reg_0_31_2_2_i_2_6;
  wire [2:0]ram_reg_0_31_2_2_i_2_7;
  wire [4:0]ref_timer_V_7_address1;
  wire [2:0]ref_timer_V_7_d0;
  wire [2:0]tmp_2_fu_255_p10;
  wire \trunc_ln1035_reg_354_reg_n_3_[0] ;
  wire \trunc_ln1035_reg_354_reg_n_3_[2] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_1_fu_640),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_15 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .Q(Q[2:1]),
        .add_ln70_fu_218_p2(add_ln70_fu_218_p2),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .has_spike_fu_616(has_spike_fu_616),
        .\has_spike_fu_616_reg[0] (\has_spike_fu_616_reg[0] ),
        .i_1_fu_640(i_1_fu_640),
        .i_1_fu_641(i_1_fu_641),
        .\i_1_fu_64_reg[4] (\i_1_fu_64_reg_n_3_[0] ),
        .\i_1_fu_64_reg[4]_0 (\i_1_fu_64_reg_n_3_[3] ),
        .\i_1_fu_64_reg[4]_1 (\i_1_fu_64_reg_n_3_[4] ),
        .\i_1_fu_64_reg[4]_2 (\i_1_fu_64_reg_n_3_[2] ),
        .\i_1_fu_64_reg[4]_3 (\i_1_fu_64_reg_n_3_[1] ),
        .\i_1_fu_64_reg[5] (\i_1_fu_64_reg_n_3_[5] ),
        .\i_1_fu_64_reg[5]_0 (\i_1_fu_64[5]_i_2_n_3 ),
        .\i_1_fu_64_reg[8] (\i_1_fu_64_reg_n_3_[6] ),
        .\i_1_fu_64_reg[8]_0 (\i_1_fu_64_reg_n_3_[7] ),
        .\i_1_fu_64_reg[8]_1 (\i_1_fu_64_reg_n_3_[8] ),
        .\i_1_fu_64_reg[8]_2 (\i_1_fu_64[8]_i_3_n_3 ),
        .ref_timer_V_7_address1(ref_timer_V_7_address1),
        .\trunc_ln1035_reg_354_reg[0] (\trunc_ln1035_reg_354_reg_n_3_[0] ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_1_fu_64[5]_i_2 
       (.I0(\i_1_fu_64_reg_n_3_[3] ),
        .I1(\i_1_fu_64_reg_n_3_[1] ),
        .I2(\i_1_fu_64_reg_n_3_[0] ),
        .I3(\i_1_fu_64_reg_n_3_[2] ),
        .I4(\i_1_fu_64_reg_n_3_[4] ),
        .O(\i_1_fu_64[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_fu_64[8]_i_3 
       (.I0(\i_1_fu_64_reg_n_3_[4] ),
        .I1(\i_1_fu_64_reg_n_3_[2] ),
        .I2(\i_1_fu_64_reg_n_3_[0] ),
        .I3(\i_1_fu_64_reg_n_3_[1] ),
        .I4(\i_1_fu_64_reg_n_3_[3] ),
        .I5(\i_1_fu_64_reg_n_3_[5] ),
        .O(\i_1_fu_64[8]_i_3_n_3 ));
  FDRE \i_1_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[0]),
        .Q(\i_1_fu_64_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \i_1_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[1]),
        .Q(\i_1_fu_64_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \i_1_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[2]),
        .Q(\i_1_fu_64_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \i_1_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[3]),
        .Q(\i_1_fu_64_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \i_1_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[4]),
        .Q(\i_1_fu_64_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \i_1_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[5]),
        .Q(\i_1_fu_64_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \i_1_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[6]),
        .Q(\i_1_fu_64_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \i_1_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[7]),
        .Q(\i_1_fu_64_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \i_1_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(i_1_fu_640),
        .D(add_ln70_fu_218_p2[8]),
        .Q(\i_1_fu_64_reg_n_3_[8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[2]_i_2 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I1(\q0_reg[0] ),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[2]_i_2__0 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg),
        .I1(\q0_reg[0] ),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(Q[2]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I5(Q[0]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg_reg_0));
  MUXF7 ram_reg_0_31_0_0_i_13
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(tmp_2_fu_255_p10[0]),
        .S(\trunc_ln1035_reg_354_reg_n_3_[2] ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    ram_reg_0_31_0_0_i_15
       (.I0(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I1(ram_reg_0_31_0_0_i_23_n_3),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(tmp_2_fu_255_p10[1]),
        .I4(tmp_2_fu_255_p10[0]),
        .I5(tmp_2_fu_255_p10[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_0_31_0_0_i_1__6
       (.I0(Q[3]),
        .I1(tmp_2_fu_255_p10[0]),
        .I2(Q[2]),
        .O(ref_timer_V_7_d0[0]));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    ram_reg_0_31_0_0_i_2
       (.I0(ram_reg_0_31_0_0_i_23_n_3),
        .I1(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(tmp_2_fu_255_p10[1]),
        .I4(tmp_2_fu_255_p10[0]),
        .I5(tmp_2_fu_255_p10[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_31_0_0_i_21
       (.I0(ram_reg_0_31_2_2_i_2_4[0]),
        .I1(ram_reg_0_31_2_2_i_2_5[0]),
        .I2(p_1_in),
        .I3(ram_reg_0_31_2_2_i_2_6[0]),
        .I4(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I5(ram_reg_0_31_2_2_i_2_7[0]),
        .O(mux_2_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_31_0_0_i_22
       (.I0(ram_reg_0_31_2_2_i_2_0[0]),
        .I1(ram_reg_0_31_2_2_i_2_1[0]),
        .I2(p_1_in),
        .I3(ram_reg_0_31_2_2_i_2_2[0]),
        .I4(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I5(ram_reg_0_31_2_2_i_2_3[0]),
        .O(mux_2_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_31_0_0_i_23
       (.I0(\trunc_ln1035_reg_354_reg_n_3_[2] ),
        .I1(p_1_in),
        .O(ram_reg_0_31_0_0_i_23_n_3));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    ram_reg_0_31_0_0_i_2__0
       (.I0(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I1(ram_reg_0_31_0_0_i_3__0_n_3),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(tmp_2_fu_255_p10[1]),
        .I4(tmp_2_fu_255_p10[0]),
        .I5(tmp_2_fu_255_p10[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    ram_reg_0_31_0_0_i_2__1
       (.I0(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I1(ram_reg_0_31_0_0_i_3__1_n_3),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(tmp_2_fu_255_p10[1]),
        .I4(tmp_2_fu_255_p10[0]),
        .I5(tmp_2_fu_255_p10[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    ram_reg_0_31_0_0_i_2__2
       (.I0(ram_reg_0_31_0_0_i_3__1_n_3),
        .I1(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(tmp_2_fu_255_p10[1]),
        .I4(tmp_2_fu_255_p10[0]),
        .I5(tmp_2_fu_255_p10[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    ram_reg_0_31_0_0_i_2__3
       (.I0(ram_reg_0_31_0_0_i_3__2_n_3),
        .I1(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(tmp_2_fu_255_p10[1]),
        .I4(tmp_2_fu_255_p10[0]),
        .I5(tmp_2_fu_255_p10[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    ram_reg_0_31_0_0_i_2__4
       (.I0(ram_reg_0_31_0_0_i_3__2_n_3),
        .I1(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(tmp_2_fu_255_p10[1]),
        .I4(tmp_2_fu_255_p10[0]),
        .I5(tmp_2_fu_255_p10[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    ram_reg_0_31_0_0_i_3
       (.I0(ram_reg_0_31_0_0_i_3__0_n_3),
        .I1(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
        .I3(tmp_2_fu_255_p10[1]),
        .I4(tmp_2_fu_255_p10[0]),
        .I5(tmp_2_fu_255_p10[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_3__0
       (.I0(p_1_in),
        .I1(\trunc_ln1035_reg_354_reg_n_3_[2] ),
        .O(ram_reg_0_31_0_0_i_3__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_3__1
       (.I0(\trunc_ln1035_reg_354_reg_n_3_[2] ),
        .I1(p_1_in),
        .O(ram_reg_0_31_0_0_i_3__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_31_0_0_i_3__2
       (.I0(\trunc_ln1035_reg_354_reg_n_3_[2] ),
        .I1(p_1_in),
        .O(ram_reg_0_31_0_0_i_3__2_n_3));
  LUT4 #(
    .INIT(16'h0090)) 
    ram_reg_0_31_1_1_i_1
       (.I0(tmp_2_fu_255_p10[0]),
        .I1(tmp_2_fu_255_p10[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(ref_timer_V_7_d0[1]));
  MUXF7 ram_reg_0_31_1_1_i_2
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(tmp_2_fu_255_p10[1]),
        .S(\trunc_ln1035_reg_354_reg_n_3_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_31_1_1_i_3
       (.I0(ram_reg_0_31_2_2_i_2_4[1]),
        .I1(ram_reg_0_31_2_2_i_2_5[1]),
        .I2(p_1_in),
        .I3(ram_reg_0_31_2_2_i_2_6[1]),
        .I4(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I5(ram_reg_0_31_2_2_i_2_7[1]),
        .O(mux_2_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_31_1_1_i_4
       (.I0(ram_reg_0_31_2_2_i_2_0[1]),
        .I1(ram_reg_0_31_2_2_i_2_1[1]),
        .I2(p_1_in),
        .I3(ram_reg_0_31_2_2_i_2_2[1]),
        .I4(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I5(ram_reg_0_31_2_2_i_2_3[1]),
        .O(mux_2_1[1]));
  LUT5 #(
    .INIT(32'hFEABAAAA)) 
    ram_reg_0_31_2_2_i_1
       (.I0(Q[3]),
        .I1(tmp_2_fu_255_p10[1]),
        .I2(tmp_2_fu_255_p10[0]),
        .I3(tmp_2_fu_255_p10[2]),
        .I4(Q[2]),
        .O(ref_timer_V_7_d0[2]));
  MUXF7 ram_reg_0_31_2_2_i_2
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(tmp_2_fu_255_p10[2]),
        .S(\trunc_ln1035_reg_354_reg_n_3_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_31_2_2_i_3
       (.I0(ram_reg_0_31_2_2_i_2_4[2]),
        .I1(ram_reg_0_31_2_2_i_2_5[2]),
        .I2(p_1_in),
        .I3(ram_reg_0_31_2_2_i_2_6[2]),
        .I4(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I5(ram_reg_0_31_2_2_i_2_7[2]),
        .O(mux_2_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_31_2_2_i_4
       (.I0(ram_reg_0_31_2_2_i_2_0[2]),
        .I1(ram_reg_0_31_2_2_i_2_1[2]),
        .I2(p_1_in),
        .I3(ram_reg_0_31_2_2_i_2_2[2]),
        .I4(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .I5(ram_reg_0_31_2_2_i_2_3[2]),
        .O(mux_2_1[2]));
  FDRE \ref_timer_V_1_addr_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(i_1_fu_641),
        .D(\i_1_fu_64_reg_n_3_[3] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \ref_timer_V_1_addr_reg_312_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_641),
        .D(\i_1_fu_64_reg_n_3_[4] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \ref_timer_V_1_addr_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_641),
        .D(\i_1_fu_64_reg_n_3_[5] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \ref_timer_V_1_addr_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(i_1_fu_641),
        .D(\i_1_fu_64_reg_n_3_[6] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \ref_timer_V_1_addr_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(i_1_fu_641),
        .D(\i_1_fu_64_reg_n_3_[7] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \trunc_ln1035_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\trunc_ln1035_reg_354_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \trunc_ln1035_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_641),
        .D(\i_1_fu_64_reg_n_3_[1] ),
        .Q(p_1_in),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \trunc_ln1035_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_641),
        .D(\i_1_fu_64_reg_n_3_[2] ),
        .Q(\trunc_ln1035_reg_354_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
endmodule

(* ORIG_REF_NAME = "spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7" *) 
module bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7
   (ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter2,
    \icmp_ln1031_reg_571_reg[0]_0 ,
    p_0_in,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    \ap_CS_fsm_reg[9]_2 ,
    \ap_CS_fsm_reg[9]_3 ,
    \ap_CS_fsm_reg[9]_4 ,
    \ap_CS_fsm_reg[9]_5 ,
    \ap_CS_fsm_reg[7] ,
    ref_timer_V_ce0,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    E,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[7]_3 ,
    \ap_CS_fsm_reg[7]_4 ,
    \ap_CS_fsm_reg[7]_5 ,
    \ap_CS_fsm_reg[7]_6 ,
    ADDRH,
    \v_V_1_addr_reg_521_reg[4]_0 ,
    \v_V_1_addr_reg_521_reg[4]_1 ,
    \v_V_1_addr_reg_521_reg[4]_2 ,
    \v_V_1_addr_reg_521_reg[4]_3 ,
    \v_V_1_addr_reg_521_reg[4]_4 ,
    \v_V_1_addr_reg_521_reg[4]_5 ,
    \v_V_1_addr_reg_521_reg[4]_6 ,
    ref_timer_V_address0,
    ADDRA,
    D,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg,
    \ap_CS_fsm_reg[8] ,
    out_spikes_TDATA,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID,
    Q,
    out_spikes_TREADY_int_regslice,
    B_V_data_1_sel_wr,
    \q1_reg[1] ,
    \q1_reg[1]_0 ,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[1]_5 ,
    \q1_reg[1]_6 ,
    \q1_reg[2] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0,
    \q1_reg[2]_0 ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0,
    \q1_reg[1]_7 ,
    \q1_reg[6] ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0,
    \q1_reg[1]_8 ,
    \q1_reg[1]_9 ,
    \q1_reg[1]_10 ,
    \q1_reg[1]_11 ,
    \q1_reg[1]_12 ,
    \q1_reg[1]_13 ,
    \q1_reg[1]_14 ,
    \q1_reg[2]_1 ,
    \q1_reg[2]_2 ,
    \q1_reg[2]_3 ,
    \q1_reg[2]_4 ,
    \q1_reg[2]_5 ,
    \q1_reg[2]_6 ,
    \q1_reg[2]_7 ,
    \q1_reg[2]_8 ,
    \q1_reg[2]_9 ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg,
    \q1_reg[1]_15 ,
    ap_start,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0,
    ram_reg_0_31_0_6_i_1_0,
    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg,
    \icmp_ln1031_reg_571_reg[0]_1 ,
    ap_clk,
    ap_rst_n,
    \icmp_ln1031_reg_571_reg[0]_i_10_0 ,
    \icmp_ln1031_reg_571_reg[0]_i_10_1 ,
    \icmp_ln1031_reg_571_reg[0]_i_10_2 ,
    \icmp_ln1031_reg_571_reg[0]_i_10_3 ,
    \icmp_ln1031_reg_571_reg[0]_i_10_4 ,
    \icmp_ln1031_reg_571_reg[0]_i_10_5 ,
    \icmp_ln1031_reg_571_reg[0]_i_10_6 ,
    \icmp_ln1031_reg_571_reg[0]_i_10_7 ,
    ap_rst_n_inv);
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_enable_reg_pp0_iter2;
  output \icmp_ln1031_reg_571_reg[0]_0 ;
  output p_0_in;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[9]_1 ;
  output \ap_CS_fsm_reg[9]_2 ;
  output \ap_CS_fsm_reg[9]_3 ;
  output \ap_CS_fsm_reg[9]_4 ;
  output \ap_CS_fsm_reg[9]_5 ;
  output \ap_CS_fsm_reg[7] ;
  output ref_timer_V_ce0;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[7]_2 ;
  output \ap_CS_fsm_reg[7]_3 ;
  output \ap_CS_fsm_reg[7]_4 ;
  output \ap_CS_fsm_reg[7]_5 ;
  output \ap_CS_fsm_reg[7]_6 ;
  output [4:0]ADDRH;
  output [4:0]\v_V_1_addr_reg_521_reg[4]_0 ;
  output [4:0]\v_V_1_addr_reg_521_reg[4]_1 ;
  output [4:0]\v_V_1_addr_reg_521_reg[4]_2 ;
  output [4:0]\v_V_1_addr_reg_521_reg[4]_3 ;
  output [4:0]\v_V_1_addr_reg_521_reg[4]_4 ;
  output [4:0]\v_V_1_addr_reg_521_reg[4]_5 ;
  output [4:0]\v_V_1_addr_reg_521_reg[4]_6 ;
  output [4:0]ref_timer_V_address0;
  output [4:0]ADDRA;
  output [1:0]D;
  output [0:0]grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg;
  output \ap_CS_fsm_reg[8] ;
  output [7:0]out_spikes_TDATA;
  output grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID;
  input [5:0]Q;
  input out_spikes_TREADY_int_regslice;
  input B_V_data_1_sel_wr;
  input \q1_reg[1] ;
  input \q1_reg[1]_0 ;
  input \q1_reg[1]_1 ;
  input \q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input \q1_reg[1]_5 ;
  input \q1_reg[1]_6 ;
  input \q1_reg[2] ;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0;
  input \q1_reg[2]_0 ;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0;
  input [4:0]\q1_reg[1]_7 ;
  input \q1_reg[6] ;
  input [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
  input [4:0]\q1_reg[1]_8 ;
  input [4:0]\q1_reg[1]_9 ;
  input [4:0]\q1_reg[1]_10 ;
  input [4:0]\q1_reg[1]_11 ;
  input [4:0]\q1_reg[1]_12 ;
  input [4:0]\q1_reg[1]_13 ;
  input [4:0]\q1_reg[1]_14 ;
  input \q1_reg[2]_1 ;
  input \q1_reg[2]_2 ;
  input \q1_reg[2]_3 ;
  input \q1_reg[2]_4 ;
  input [1:0]\q1_reg[2]_5 ;
  input \q1_reg[2]_6 ;
  input \q1_reg[2]_7 ;
  input \q1_reg[2]_8 ;
  input \q1_reg[2]_9 ;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg;
  input [4:0]\q1_reg[1]_15 ;
  input ap_start;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0;
  input ram_reg_0_31_0_6_i_1_0;
  input grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_1 ;
  input ap_clk;
  input ap_rst_n;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_0 ;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_1 ;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_2 ;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_3 ;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_4 ;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_5 ;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_6 ;
  input [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_7 ;
  input ap_rst_n_inv;

  wire [4:0]ADDRA;
  wire [4:0]ADDRH;
  wire B_V_data_1_sel_wr;
  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_3 ;
  wire \ap_CS_fsm_reg[7]_4 ;
  wire \ap_CS_fsm_reg[7]_5 ;
  wire \ap_CS_fsm_reg[7]_6 ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire \ap_CS_fsm_reg[9]_3 ;
  wire \ap_CS_fsm_reg[9]_4 ;
  wire \ap_CS_fsm_reg[9]_5 ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg;
  wire [0:0]grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0;
  wire [4:0]grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0;
  wire grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0;
  wire [8:0]i_1_fu_397_p2;
  wire \i_2_fu_104_reg_n_3_[0] ;
  wire \i_2_fu_104_reg_n_3_[1] ;
  wire \i_2_fu_104_reg_n_3_[2] ;
  wire \i_2_fu_104_reg_n_3_[3] ;
  wire \i_2_fu_104_reg_n_3_[4] ;
  wire \i_2_fu_104_reg_n_3_[5] ;
  wire \i_2_fu_104_reg_n_3_[6] ;
  wire \i_2_fu_104_reg_n_3_[7] ;
  wire \i_2_fu_104_reg_n_3_[8] ;
  wire \i_reg_493_reg_n_3_[0] ;
  wire \i_reg_493_reg_n_3_[2] ;
  wire \i_reg_493_reg_n_3_[3] ;
  wire \i_reg_493_reg_n_3_[4] ;
  wire \i_reg_493_reg_n_3_[5] ;
  wire \i_reg_493_reg_n_3_[6] ;
  wire \i_reg_493_reg_n_3_[7] ;
  wire \icmp_ln1031_reg_571[0]_i_2_n_3 ;
  wire \icmp_ln1031_reg_571[0]_i_3_n_3 ;
  wire \icmp_ln1031_reg_571[0]_i_4_n_3 ;
  wire \icmp_ln1031_reg_571[0]_i_5_n_3 ;
  wire \icmp_ln1031_reg_571[0]_i_6_n_3 ;
  wire \icmp_ln1031_reg_571[0]_i_7_n_3 ;
  wire \icmp_ln1031_reg_571[0]_i_8_n_3 ;
  wire \icmp_ln1031_reg_571[0]_i_9_n_3 ;
  wire \icmp_ln1031_reg_571_reg[0]_0 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_1 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_0 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_1 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_2 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_3 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_4 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_5 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_6 ;
  wire [6:0]\icmp_ln1031_reg_571_reg[0]_i_10_7 ;
  wire \icmp_ln1031_reg_571_reg[0]_i_1_n_10 ;
  wire \icmp_ln1031_reg_571_reg[0]_i_1_n_7 ;
  wire \icmp_ln1031_reg_571_reg[0]_i_1_n_8 ;
  wire \icmp_ln1031_reg_571_reg[0]_i_1_n_9 ;
  wire [6:0]mux_2_0;
  wire [6:0]mux_2_1;
  wire [7:0]out_spikes_TDATA;
  wire out_spikes_TREADY_int_regslice;
  wire p_0_in;
  wire p_1_in;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q1_reg[1] ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[1]_1 ;
  wire [4:0]\q1_reg[1]_10 ;
  wire [4:0]\q1_reg[1]_11 ;
  wire [4:0]\q1_reg[1]_12 ;
  wire [4:0]\q1_reg[1]_13 ;
  wire [4:0]\q1_reg[1]_14 ;
  wire [4:0]\q1_reg[1]_15 ;
  wire \q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire \q1_reg[1]_6 ;
  wire [4:0]\q1_reg[1]_7 ;
  wire [4:0]\q1_reg[1]_8 ;
  wire [4:0]\q1_reg[1]_9 ;
  wire \q1_reg[2] ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[2]_1 ;
  wire \q1_reg[2]_2 ;
  wire \q1_reg[2]_3 ;
  wire \q1_reg[2]_4 ;
  wire [1:0]\q1_reg[2]_5 ;
  wire \q1_reg[2]_6 ;
  wire \q1_reg[2]_7 ;
  wire \q1_reg[2]_8 ;
  wire \q1_reg[2]_9 ;
  wire \q1_reg[6] ;
  wire ram_reg_0_31_0_6_i_1_0;
  wire ram_reg_0_31_0_6_i_30_n_3;
  wire [4:0]ref_timer_V_address0;
  wire ref_timer_V_ce0;
  wire [6:6]tmp_6_fu_436_p10;
  wire [5:0]tmp_6_fu_436_p10__0;
  wire [4:0]\v_V_1_addr_reg_521_reg[4]_0 ;
  wire [4:0]\v_V_1_addr_reg_521_reg[4]_1 ;
  wire [4:0]\v_V_1_addr_reg_521_reg[4]_2 ;
  wire [4:0]\v_V_1_addr_reg_521_reg[4]_3 ;
  wire [4:0]\v_V_1_addr_reg_521_reg[4]_4 ;
  wire [4:0]\v_V_1_addr_reg_521_reg[4]_5 ;
  wire [4:0]\v_V_1_addr_reg_521_reg[4]_6 ;
  wire v_V_5_ce0;
  wire v_V_ce0;
  wire [7:4]\NLW_icmp_ln1031_reg_571_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1031_reg_571_reg[0]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF7F0080)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[5]),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(\icmp_ln1031_reg_571_reg[0]_0 ),
        .I4(B_V_data_1_sel_wr),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[5]),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(\icmp_ln1031_reg_571_reg[0]_0 ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hA888AAAA)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(\icmp_ln1031_reg_571_reg[0]_0 ),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hABBBAAAA)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_0 ),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q({\i_2_fu_104_reg_n_3_[8] ,\i_2_fu_104_reg_n_3_[7] ,\i_2_fu_104_reg_n_3_[6] ,\i_2_fu_104_reg_n_3_[5] ,\i_2_fu_104_reg_n_3_[4] ,\i_2_fu_104_reg_n_3_[3] ,\i_2_fu_104_reg_n_3_[2] ,\i_2_fu_104_reg_n_3_[1] ,\i_2_fu_104_reg_n_3_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_12),
        .\ap_CS_fsm_reg[1] ({Q[5:4],Q[0]}),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_2_n_3 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\icmp_ln1031_reg_571_reg[0]_0 ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_11),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_17),
        .grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_27),
        .\i_2_fu_104_reg[6] (i_1_fu_397_p2),
        .\icmp_ln1031_reg_571_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .out_spikes_TREADY_int_regslice(out_spikes_TREADY_int_regslice),
        .\q1_reg[1] (\q1_reg[1]_15 ));
  FDRE \i_2_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[0]),
        .Q(\i_2_fu_104_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_2_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[1]),
        .Q(\i_2_fu_104_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_2_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[2]),
        .Q(\i_2_fu_104_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_2_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[3]),
        .Q(\i_2_fu_104_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_2_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[4]),
        .Q(\i_2_fu_104_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_2_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[5]),
        .Q(\i_2_fu_104_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_2_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[6]),
        .Q(\i_2_fu_104_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_2_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[7]),
        .Q(\i_2_fu_104_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_2_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_13),
        .D(i_1_fu_397_p2[8]),
        .Q(\i_2_fu_104_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  LUT4 #(
    .INIT(16'hEAFF)) 
    \i_reg_493[7]_i_2 
       (.I0(\icmp_ln1031_reg_571_reg[0]_0 ),
        .I1(out_spikes_TREADY_int_regslice),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \i_reg_493_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_fu_104_reg_n_3_[0] ),
        .Q(\i_reg_493_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \i_reg_493_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_fu_104_reg_n_3_[1] ),
        .Q(p_1_in),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \i_reg_493_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_fu_104_reg_n_3_[2] ),
        .Q(\i_reg_493_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \i_reg_493_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_fu_104_reg_n_3_[3] ),
        .Q(\i_reg_493_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \i_reg_493_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_fu_104_reg_n_3_[4] ),
        .Q(\i_reg_493_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \i_reg_493_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_fu_104_reg_n_3_[5] ),
        .Q(\i_reg_493_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \i_reg_493_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_fu_104_reg_n_3_[6] ),
        .Q(\i_reg_493_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \i_reg_493_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_2_fu_104_reg_n_3_[7] ),
        .Q(\i_reg_493_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_17 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_4 [6]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_5 [6]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_6 [6]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_7 [6]),
        .O(mux_2_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_18 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_0 [6]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_1 [6]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_2 [6]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_3 [6]),
        .O(mux_2_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_19 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_4 [4]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_5 [4]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_6 [4]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_7 [4]),
        .O(mux_2_0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1031_reg_571[0]_i_2 
       (.I0(\icmp_ln1031_reg_571_reg[0]_1 [6]),
        .I1(tmp_6_fu_436_p10),
        .O(\icmp_ln1031_reg_571[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_20 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_0 [4]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_1 [4]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_2 [4]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_3 [4]),
        .O(mux_2_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_21 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_4 [5]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_5 [5]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_6 [5]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_7 [5]),
        .O(mux_2_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_22 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_0 [5]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_1 [5]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_2 [5]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_3 [5]),
        .O(mux_2_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_23 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_4 [2]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_5 [2]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_6 [2]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_7 [2]),
        .O(mux_2_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_24 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_0 [2]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_1 [2]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_2 [2]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_3 [2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_25 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_4 [3]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_5 [3]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_6 [3]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_7 [3]),
        .O(mux_2_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_26 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_0 [3]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_1 [3]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_2 [3]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_3 [3]),
        .O(mux_2_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_27 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_4 [0]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_5 [0]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_6 [0]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_7 [0]),
        .O(mux_2_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_28 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_0 [0]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_1 [0]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_2 [0]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_3 [0]),
        .O(mux_2_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_29 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_4 [1]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_5 [1]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_6 [1]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_7 [1]),
        .O(mux_2_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln1031_reg_571[0]_i_3 
       (.I0(\icmp_ln1031_reg_571_reg[0]_1 [4]),
        .I1(tmp_6_fu_436_p10__0[4]),
        .I2(tmp_6_fu_436_p10__0[5]),
        .I3(\icmp_ln1031_reg_571_reg[0]_1 [5]),
        .O(\icmp_ln1031_reg_571[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln1031_reg_571[0]_i_30 
       (.I0(\icmp_ln1031_reg_571_reg[0]_i_10_0 [1]),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_10_1 [1]),
        .I2(p_1_in),
        .I3(\icmp_ln1031_reg_571_reg[0]_i_10_2 [1]),
        .I4(\i_reg_493_reg_n_3_[0] ),
        .I5(\icmp_ln1031_reg_571_reg[0]_i_10_3 [1]),
        .O(mux_2_1[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln1031_reg_571[0]_i_4 
       (.I0(\icmp_ln1031_reg_571_reg[0]_1 [2]),
        .I1(tmp_6_fu_436_p10__0[2]),
        .I2(tmp_6_fu_436_p10__0[3]),
        .I3(\icmp_ln1031_reg_571_reg[0]_1 [3]),
        .O(\icmp_ln1031_reg_571[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln1031_reg_571[0]_i_5 
       (.I0(\icmp_ln1031_reg_571_reg[0]_1 [0]),
        .I1(tmp_6_fu_436_p10__0[0]),
        .I2(tmp_6_fu_436_p10__0[1]),
        .I3(\icmp_ln1031_reg_571_reg[0]_1 [1]),
        .O(\icmp_ln1031_reg_571[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1031_reg_571[0]_i_6 
       (.I0(tmp_6_fu_436_p10),
        .I1(\icmp_ln1031_reg_571_reg[0]_1 [6]),
        .O(\icmp_ln1031_reg_571[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1031_reg_571[0]_i_7 
       (.I0(tmp_6_fu_436_p10__0[5]),
        .I1(\icmp_ln1031_reg_571_reg[0]_1 [5]),
        .I2(\icmp_ln1031_reg_571_reg[0]_1 [4]),
        .I3(tmp_6_fu_436_p10__0[4]),
        .O(\icmp_ln1031_reg_571[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1031_reg_571[0]_i_8 
       (.I0(tmp_6_fu_436_p10__0[3]),
        .I1(\icmp_ln1031_reg_571_reg[0]_1 [3]),
        .I2(\icmp_ln1031_reg_571_reg[0]_1 [2]),
        .I3(tmp_6_fu_436_p10__0[2]),
        .O(\icmp_ln1031_reg_571[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1031_reg_571[0]_i_9 
       (.I0(tmp_6_fu_436_p10__0[1]),
        .I1(\icmp_ln1031_reg_571_reg[0]_1 [1]),
        .I2(\icmp_ln1031_reg_571_reg[0]_1 [0]),
        .I3(tmp_6_fu_436_p10__0[0]),
        .O(\icmp_ln1031_reg_571[0]_i_9_n_3 ));
  FDRE \icmp_ln1031_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .Q(\icmp_ln1031_reg_571_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln1031_reg_571_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1031_reg_571_reg[0]_i_1_CO_UNCONNECTED [7:4],\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ,\icmp_ln1031_reg_571_reg[0]_i_1_n_8 ,\icmp_ln1031_reg_571_reg[0]_i_1_n_9 ,\icmp_ln1031_reg_571_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\icmp_ln1031_reg_571[0]_i_2_n_3 ,\icmp_ln1031_reg_571[0]_i_3_n_3 ,\icmp_ln1031_reg_571[0]_i_4_n_3 ,\icmp_ln1031_reg_571[0]_i_5_n_3 }),
        .O(\NLW_icmp_ln1031_reg_571_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\icmp_ln1031_reg_571[0]_i_6_n_3 ,\icmp_ln1031_reg_571[0]_i_7_n_3 ,\icmp_ln1031_reg_571[0]_i_8_n_3 ,\icmp_ln1031_reg_571[0]_i_9_n_3 }));
  MUXF7 \icmp_ln1031_reg_571_reg[0]_i_10 
       (.I0(mux_2_0[6]),
        .I1(mux_2_1[6]),
        .O(tmp_6_fu_436_p10),
        .S(\i_reg_493_reg_n_3_[2] ));
  MUXF7 \icmp_ln1031_reg_571_reg[0]_i_11 
       (.I0(mux_2_0[4]),
        .I1(mux_2_1[4]),
        .O(tmp_6_fu_436_p10__0[4]),
        .S(\i_reg_493_reg_n_3_[2] ));
  MUXF7 \icmp_ln1031_reg_571_reg[0]_i_12 
       (.I0(mux_2_0[5]),
        .I1(mux_2_1[5]),
        .O(tmp_6_fu_436_p10__0[5]),
        .S(\i_reg_493_reg_n_3_[2] ));
  MUXF7 \icmp_ln1031_reg_571_reg[0]_i_13 
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(tmp_6_fu_436_p10__0[2]),
        .S(\i_reg_493_reg_n_3_[2] ));
  MUXF7 \icmp_ln1031_reg_571_reg[0]_i_14 
       (.I0(mux_2_0[3]),
        .I1(mux_2_1[3]),
        .O(tmp_6_fu_436_p10__0[3]),
        .S(\i_reg_493_reg_n_3_[2] ));
  MUXF7 \icmp_ln1031_reg_571_reg[0]_i_15 
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(tmp_6_fu_436_p10__0[0]),
        .S(\i_reg_493_reg_n_3_[2] ));
  MUXF7 \icmp_ln1031_reg_571_reg[0]_i_16 
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(tmp_6_fu_436_p10__0[1]),
        .S(\i_reg_493_reg_n_3_[2] ));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    \q0[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_0 ),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[5]),
        .I5(\q0_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    \q0[2]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_0 ),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[5]),
        .I5(\q0_reg[0]_0 ),
        .O(ref_timer_V_ce0));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    \q1[6]_i_1 
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(Q[5]),
        .I3(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1),
        .I4(\q1_reg[6] ),
        .I5(Q[2]),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_31_0_0_i_1
       (.I0(\q1_reg[2] ),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0),
        .I3(Q[5]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0),
        .I5(ref_timer_V_ce0),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_31_0_0_i_1__0
       (.I0(\q1_reg[2] ),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0),
        .I3(Q[5]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0),
        .I5(E),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_31_0_0_i_1__1
       (.I0(\q1_reg[2]_0 ),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0),
        .I3(Q[5]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0),
        .I5(ref_timer_V_ce0),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_31_0_0_i_1__2
       (.I0(\q1_reg[2]_0 ),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0),
        .I3(Q[5]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0),
        .I5(E),
        .O(\ap_CS_fsm_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_31_0_0_i_1__3
       (.I0(\q1_reg[2] ),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0),
        .I3(Q[5]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0),
        .I5(ref_timer_V_ce0),
        .O(\ap_CS_fsm_reg[7]_4 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_31_0_0_i_1__4
       (.I0(\q1_reg[2] ),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0),
        .I3(Q[5]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0),
        .I5(ref_timer_V_ce0),
        .O(\ap_CS_fsm_reg[7]_5 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_31_0_0_i_1__5
       (.I0(\q1_reg[2] ),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0),
        .I3(Q[5]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0),
        .I5(ref_timer_V_ce0),
        .O(\ap_CS_fsm_reg[7]_6 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_31_0_0_i_2__5
       (.I0(\q1_reg[2] ),
        .I1(Q[3]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0),
        .I3(Q[5]),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0),
        .I5(ref_timer_V_ce0),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888B88)) 
    ram_reg_0_31_0_0_i_3__3
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[2]_1 ),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(\q1_reg[2]_2 ),
        .O(ref_timer_V_address0[0]));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888B88)) 
    ram_reg_0_31_0_0_i_4
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[2]_3 ),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(\q1_reg[2]_4 ),
        .O(ref_timer_V_address0[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_0_i_5
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[2]_5 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(\q1_reg[2]_6 ),
        .O(ref_timer_V_address0[2]));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888B88)) 
    ram_reg_0_31_0_0_i_6
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[2]_7 ),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(\q1_reg[2]_8 ),
        .O(ref_timer_V_address0[3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_0_i_7
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[2]_5 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(\q1_reg[2]_9 ),
        .O(ref_timer_V_address0[4]));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_31_0_6_i_1
       (.I0(\q1_reg[1] ),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0),
        .I3(v_V_ce0),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_10
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_8 [3]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]),
        .O(\v_V_1_addr_reg_521_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_10__0
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_9 [3]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]),
        .O(\v_V_1_addr_reg_521_reg[4]_1 [3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_10__1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_10 [3]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]),
        .O(\v_V_1_addr_reg_521_reg[4]_2 [3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_10__2
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_11 [3]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]),
        .O(\v_V_1_addr_reg_521_reg[4]_3 [3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_10__3
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_12 [3]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]),
        .O(\v_V_1_addr_reg_521_reg[4]_4 [3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_10__4
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_13 [3]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]),
        .O(\v_V_1_addr_reg_521_reg[4]_5 [3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_10__5
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_14 [3]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]),
        .O(\v_V_1_addr_reg_521_reg[4]_6 [3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_11
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_8 [2]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]),
        .O(\v_V_1_addr_reg_521_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_11__0
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_9 [2]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]),
        .O(\v_V_1_addr_reg_521_reg[4]_1 [2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_11__1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_10 [2]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]),
        .O(\v_V_1_addr_reg_521_reg[4]_2 [2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_11__2
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_11 [2]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]),
        .O(\v_V_1_addr_reg_521_reg[4]_3 [2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_11__3
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_12 [2]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]),
        .O(\v_V_1_addr_reg_521_reg[4]_4 [2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_11__4
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_13 [2]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]),
        .O(\v_V_1_addr_reg_521_reg[4]_5 [2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_11__5
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_14 [2]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]),
        .O(\v_V_1_addr_reg_521_reg[4]_6 [2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_12
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_8 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]),
        .O(\v_V_1_addr_reg_521_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_12__0
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_9 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]),
        .O(\v_V_1_addr_reg_521_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_12__1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_10 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]),
        .O(\v_V_1_addr_reg_521_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_12__2
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_11 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]),
        .O(\v_V_1_addr_reg_521_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_12__3
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_12 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]),
        .O(\v_V_1_addr_reg_521_reg[4]_4 [1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_12__4
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_13 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]),
        .O(\v_V_1_addr_reg_521_reg[4]_5 [1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_12__5
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_14 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]),
        .O(\v_V_1_addr_reg_521_reg[4]_6 [1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_13
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_8 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]),
        .O(\v_V_1_addr_reg_521_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_13__0
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_9 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]),
        .O(\v_V_1_addr_reg_521_reg[4]_1 [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_13__1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_10 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]),
        .O(\v_V_1_addr_reg_521_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_13__2
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_11 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]),
        .O(\v_V_1_addr_reg_521_reg[4]_3 [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_13__3
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_12 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]),
        .O(\v_V_1_addr_reg_521_reg[4]_4 [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_13__4
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_13 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]),
        .O(\v_V_1_addr_reg_521_reg[4]_5 [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_13__5
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_14 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]),
        .O(\v_V_1_addr_reg_521_reg[4]_6 [0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_14
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_7 [4]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]),
        .O(ADDRH[4]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_0_31_0_6_i_15
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .I2(\i_reg_493_reg_n_3_[0] ),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\i_reg_493_reg_n_3_[2] ),
        .I5(p_1_in),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_31_0_6_i_15__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\i_reg_493_reg_n_3_[2] ),
        .I4(p_1_in),
        .I5(\i_reg_493_reg_n_3_[0] ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_0_31_0_6_i_15__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .I2(\i_reg_493_reg_n_3_[0] ),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\i_reg_493_reg_n_3_[2] ),
        .I5(p_1_in),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    ram_reg_0_31_0_6_i_15__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\i_reg_493_reg_n_3_[2] ),
        .I4(p_1_in),
        .I5(\i_reg_493_reg_n_3_[0] ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_0_31_0_6_i_15__3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .I2(\i_reg_493_reg_n_3_[0] ),
        .I3(p_1_in),
        .I4(\i_reg_493_reg_n_3_[2] ),
        .I5(ap_block_pp0_stage0_11001),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_0_31_0_6_i_15__4
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\i_reg_493_reg_n_3_[2] ),
        .I4(p_1_in),
        .I5(\i_reg_493_reg_n_3_[0] ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_0_31_0_6_i_15__5
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .I2(\i_reg_493_reg_n_3_[0] ),
        .I3(p_1_in),
        .I4(ap_block_pp0_stage0_11001),
        .I5(\i_reg_493_reg_n_3_[2] ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_15__6
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_7 [3]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[3]),
        .O(ADDRH[3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_16
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_7 [2]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[2]),
        .O(ADDRH[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_6_i_16__0
       (.I0(ram_reg_0_31_0_6_i_30_n_3),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I3(ram_reg_0_31_0_6_i_1_0),
        .I4(Q[1]),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .O(v_V_5_ce0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_17
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_7 [1]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[1]),
        .O(ADDRH[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_18
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_7 [0]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[0]),
        .O(ADDRH[0]));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_31_0_6_i_1__0
       (.I0(\q1_reg[1]_0 ),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0),
        .I3(v_V_ce0),
        .O(\ap_CS_fsm_reg[9] ));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_31_0_6_i_1__1
       (.I0(\q1_reg[1]_1 ),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0),
        .I3(v_V_ce0),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_31_0_6_i_1__2
       (.I0(\q1_reg[1]_2 ),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0),
        .I3(v_V_ce0),
        .O(\ap_CS_fsm_reg[9]_1 ));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_31_0_6_i_1__3
       (.I0(\q1_reg[1]_3 ),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0),
        .I3(v_V_ce0),
        .O(\ap_CS_fsm_reg[9]_2 ));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_31_0_6_i_1__4
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0),
        .I3(v_V_5_ce0),
        .O(\ap_CS_fsm_reg[9]_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_31_0_6_i_1__5
       (.I0(\q1_reg[1]_5 ),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0),
        .I3(v_V_5_ce0),
        .O(\ap_CS_fsm_reg[9]_4 ));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_31_0_6_i_1__6
       (.I0(\q1_reg[1]_6 ),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0),
        .I3(v_V_5_ce0),
        .O(\ap_CS_fsm_reg[9]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_0_31_0_6_i_20
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_i_1_n_7 ),
        .I2(p_1_in),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\i_reg_493_reg_n_3_[2] ),
        .I5(\i_reg_493_reg_n_3_[0] ),
        .O(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_6_i_21
       (.I0(ram_reg_0_31_0_6_i_30_n_3),
        .I1(Q[5]),
        .I2(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
        .I3(ram_reg_0_31_0_6_i_1_0),
        .I4(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg),
        .I5(Q[1]),
        .O(v_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hA888AAAA)) 
    ram_reg_0_31_0_6_i_30
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1031_reg_571_reg[0]_0 ),
        .I2(out_spikes_TREADY_int_regslice),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ram_reg_0_31_0_6_i_30_n_3));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_9
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_8 [4]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]),
        .O(\v_V_1_addr_reg_521_reg[4]_0 [4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_9__0
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_9 [4]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]),
        .O(\v_V_1_addr_reg_521_reg[4]_1 [4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_9__1
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_10 [4]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]),
        .O(\v_V_1_addr_reg_521_reg[4]_2 [4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_9__2
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_11 [4]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]),
        .O(\v_V_1_addr_reg_521_reg[4]_3 [4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_9__3
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_12 [4]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]),
        .O(\v_V_1_addr_reg_521_reg[4]_4 [4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_9__4
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_13 [4]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]),
        .O(\v_V_1_addr_reg_521_reg[4]_5 [4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_0_31_0_6_i_9__5
       (.I0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .I1(Q[5]),
        .I2(\q1_reg[1]_14 [4]),
        .I3(Q[2]),
        .I4(\q1_reg[6] ),
        .I5(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0[4]),
        .O(\v_V_1_addr_reg_521_reg[4]_6 [4]));
  FDRE \trunc_ln79_reg_563_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_reg_493_reg_n_3_[0] ),
        .Q(out_spikes_TDATA[0]),
        .R(1'b0));
  FDRE \trunc_ln79_reg_563_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in),
        .Q(out_spikes_TDATA[1]),
        .R(1'b0));
  FDRE \trunc_ln79_reg_563_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_reg_493_reg_n_3_[2] ),
        .Q(out_spikes_TDATA[2]),
        .R(1'b0));
  FDRE \trunc_ln79_reg_563_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_reg_493_reg_n_3_[3] ),
        .Q(out_spikes_TDATA[3]),
        .R(1'b0));
  FDRE \trunc_ln79_reg_563_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_reg_493_reg_n_3_[4] ),
        .Q(out_spikes_TDATA[4]),
        .R(1'b0));
  FDRE \trunc_ln79_reg_563_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_reg_493_reg_n_3_[5] ),
        .Q(out_spikes_TDATA[5]),
        .R(1'b0));
  FDRE \trunc_ln79_reg_563_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_reg_493_reg_n_3_[6] ),
        .Q(out_spikes_TDATA[6]),
        .R(1'b0));
  FDRE \trunc_ln79_reg_563_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\i_reg_493_reg_n_3_[7] ),
        .Q(out_spikes_TDATA[7]),
        .R(1'b0));
  FDRE \v_V_1_addr_reg_521_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(\i_2_fu_104_reg_n_3_[3] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \v_V_1_addr_reg_521_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(\i_2_fu_104_reg_n_3_[4] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \v_V_1_addr_reg_521_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(\i_2_fu_104_reg_n_3_[5] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \v_V_1_addr_reg_521_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(\i_2_fu_104_reg_n_3_[6] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \v_V_1_addr_reg_521_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_14),
        .D(\i_2_fu_104_reg_n_3_[7] ),
        .Q(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
endmodule

(* ORIG_REF_NAME = "spiking_binam_v_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W
   (Q,
    \ap_CS_fsm_reg[5] ,
    ap_clk,
    \q1_reg[1]_0 ,
    ADDRA,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[1]_5 ,
    E);
  output [6:0]Q;
  output \ap_CS_fsm_reg[5] ;
  input ap_clk;
  input \q1_reg[1]_0 ;
  input [4:0]ADDRA;
  input [4:0]\q1_reg[1]_1 ;
  input [1:0]\q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input \q1_reg[1]_5 ;
  input [0:0]E;

  wire [4:0]ADDRA;
  wire [0:0]E;
  wire [6:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire [6:0]q10;
  wire \q1_reg[1]_0 ;
  wire [4:0]\q1_reg[1]_1 ;
  wire [1:0]\q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire ram_reg_0_31_0_6_i_2__5_n_3;
  wire ram_reg_0_31_0_6_i_3__5_n_3;
  wire ram_reg_0_31_0_6_i_4__5_n_3;
  wire ram_reg_0_31_0_6_i_5__5_n_3;
  wire ram_reg_0_31_0_6_i_6__5_n_3;
  wire ram_reg_0_31_0_6_i_7__5_n_3;
  wire ram_reg_0_31_0_6_i_8__5_n_3;
  wire [1:1]NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED;

  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "v_V_1_U/ram_reg_0_31_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM32M16 ram_reg_0_31_0_6
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRA),
        .ADDRE(ADDRA),
        .ADDRF(ADDRA),
        .ADDRG(ADDRA),
        .ADDRH(\q1_reg[1]_1 ),
        .DIA({ram_reg_0_31_0_6_i_2__5_n_3,ram_reg_0_31_0_6_i_3__5_n_3}),
        .DIB({ram_reg_0_31_0_6_i_4__5_n_3,ram_reg_0_31_0_6_i_5__5_n_3}),
        .DIC({ram_reg_0_31_0_6_i_6__5_n_3,ram_reg_0_31_0_6_i_7__5_n_3}),
        .DID({1'b0,ram_reg_0_31_0_6_i_8__5_n_3}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(q10[1:0]),
        .DOB(q10[3:2]),
        .DOC(q10[5:4]),
        .DOD({NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED[1],q10[6]}),
        .DOE(NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_6_i_22
       (.I0(\q1_reg[1]_2 [0]),
        .I1(\q1_reg[1]_3 ),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_2__5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_2__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_6_i_3__5
       (.I0(Q[0]),
        .I1(\q1_reg[1]_2 [0]),
        .I2(\q1_reg[1]_3 ),
        .I3(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_3__5_n_3));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    ram_reg_0_31_0_6_i_4__5
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_4__5_n_3));
  LUT6 #(
    .INIT(64'h0000000000008700)) 
    ram_reg_0_31_0_6_i_5__5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_5__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_6__5
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_6__5_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_7__5
       (.I0(\q1_reg[1]_5 ),
        .I1(Q[4]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_7__5_n_3));
  LUT6 #(
    .INIT(64'h0000000000007800)) 
    ram_reg_0_31_0_6_i_8__5
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_8__5_n_3));
endmodule

(* ORIG_REF_NAME = "spiking_binam_v_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_10
   (Q,
    ap_clk,
    \q1_reg[1]_0 ,
    ADDRA,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[1]_5 ,
    \q1_reg[1]_6 ,
    \q1_reg[6]_0 );
  output [6:0]Q;
  input ap_clk;
  input \q1_reg[1]_0 ;
  input [4:0]ADDRA;
  input [4:0]\q1_reg[1]_1 ;
  input [1:0]\q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input \q1_reg[1]_5 ;
  input \q1_reg[1]_6 ;
  input [0:0]\q1_reg[6]_0 ;

  wire [4:0]ADDRA;
  wire [6:0]Q;
  wire ap_clk;
  wire [6:0]q10;
  wire \q1_reg[1]_0 ;
  wire [4:0]\q1_reg[1]_1 ;
  wire [1:0]\q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire \q1_reg[1]_6 ;
  wire [0:0]\q1_reg[6]_0 ;
  wire ram_reg_0_31_0_6_i_2__2_n_3;
  wire ram_reg_0_31_0_6_i_3__2_n_3;
  wire ram_reg_0_31_0_6_i_4__2_n_3;
  wire ram_reg_0_31_0_6_i_5__2_n_3;
  wire ram_reg_0_31_0_6_i_6__2_n_3;
  wire ram_reg_0_31_0_6_i_7__2_n_3;
  wire ram_reg_0_31_0_6_i_8__2_n_3;
  wire [1:1]NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED;

  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "v_V_4_U/ram_reg_0_31_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM32M16 ram_reg_0_31_0_6
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRA),
        .ADDRE(ADDRA),
        .ADDRF(ADDRA),
        .ADDRG(ADDRA),
        .ADDRH(\q1_reg[1]_1 ),
        .DIA({ram_reg_0_31_0_6_i_2__2_n_3,ram_reg_0_31_0_6_i_3__2_n_3}),
        .DIB({ram_reg_0_31_0_6_i_4__2_n_3,ram_reg_0_31_0_6_i_5__2_n_3}),
        .DIC({ram_reg_0_31_0_6_i_6__2_n_3,ram_reg_0_31_0_6_i_7__2_n_3}),
        .DID({1'b0,ram_reg_0_31_0_6_i_8__2_n_3}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(q10[1:0]),
        .DOB(q10[3:2]),
        .DOC(q10[5:4]),
        .DOD({NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED[1],q10[6]}),
        .DOE(NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_2__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_2__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_6_i_3__2
       (.I0(Q[0]),
        .I1(\q1_reg[1]_2 [0]),
        .I2(\q1_reg[1]_3 ),
        .I3(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_3__2_n_3));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    ram_reg_0_31_0_6_i_4__2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\q1_reg[1]_6 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_4__2_n_3));
  LUT6 #(
    .INIT(64'h0000000000008700)) 
    ram_reg_0_31_0_6_i_5__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_5__2_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_6__2
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_6__2_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_7__2
       (.I0(\q1_reg[1]_5 ),
        .I1(Q[4]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_7__2_n_3));
  LUT6 #(
    .INIT(64'h0000000000007800)) 
    ram_reg_0_31_0_6_i_8__2
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_8__2_n_3));
endmodule

(* ORIG_REF_NAME = "spiking_binam_v_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_11
   (Q,
    ap_clk,
    \q1_reg[1]_0 ,
    ADDRA,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[1]_5 ,
    \q1_reg[1]_6 ,
    \q1_reg[6]_0 );
  output [6:0]Q;
  input ap_clk;
  input \q1_reg[1]_0 ;
  input [4:0]ADDRA;
  input [4:0]\q1_reg[1]_1 ;
  input [1:0]\q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input \q1_reg[1]_5 ;
  input \q1_reg[1]_6 ;
  input [0:0]\q1_reg[6]_0 ;

  wire [4:0]ADDRA;
  wire [6:0]Q;
  wire ap_clk;
  wire [6:0]q10;
  wire \q1_reg[1]_0 ;
  wire [4:0]\q1_reg[1]_1 ;
  wire [1:0]\q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire \q1_reg[1]_6 ;
  wire [0:0]\q1_reg[6]_0 ;
  wire ram_reg_0_31_0_6_i_2__1_n_3;
  wire ram_reg_0_31_0_6_i_3__1_n_3;
  wire ram_reg_0_31_0_6_i_4__1_n_3;
  wire ram_reg_0_31_0_6_i_5__1_n_3;
  wire ram_reg_0_31_0_6_i_6__1_n_3;
  wire ram_reg_0_31_0_6_i_7__1_n_3;
  wire ram_reg_0_31_0_6_i_8__1_n_3;
  wire [1:1]NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED;

  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "v_V_5_U/ram_reg_0_31_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM32M16 ram_reg_0_31_0_6
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRA),
        .ADDRE(ADDRA),
        .ADDRF(ADDRA),
        .ADDRG(ADDRA),
        .ADDRH(\q1_reg[1]_1 ),
        .DIA({ram_reg_0_31_0_6_i_2__1_n_3,ram_reg_0_31_0_6_i_3__1_n_3}),
        .DIB({ram_reg_0_31_0_6_i_4__1_n_3,ram_reg_0_31_0_6_i_5__1_n_3}),
        .DIC({ram_reg_0_31_0_6_i_6__1_n_3,ram_reg_0_31_0_6_i_7__1_n_3}),
        .DID({1'b0,ram_reg_0_31_0_6_i_8__1_n_3}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(q10[1:0]),
        .DOB(q10[3:2]),
        .DOC(q10[5:4]),
        .DOD({NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED[1],q10[6]}),
        .DOE(NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_2__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_6_i_3__1
       (.I0(Q[0]),
        .I1(\q1_reg[1]_2 [0]),
        .I2(\q1_reg[1]_3 ),
        .I3(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    ram_reg_0_31_0_6_i_4__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\q1_reg[1]_6 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_4__1_n_3));
  LUT6 #(
    .INIT(64'h0000000000008700)) 
    ram_reg_0_31_0_6_i_5__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_5__1_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_6__1
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_6__1_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_7__1
       (.I0(\q1_reg[1]_5 ),
        .I1(Q[4]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_7__1_n_3));
  LUT6 #(
    .INIT(64'h0000000000007800)) 
    ram_reg_0_31_0_6_i_8__1
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_8__1_n_3));
endmodule

(* ORIG_REF_NAME = "spiking_binam_v_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_12
   (Q,
    ap_clk,
    \q1_reg[1]_0 ,
    ADDRA,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[1]_5 ,
    \q1_reg[1]_6 ,
    \q1_reg[6]_0 );
  output [6:0]Q;
  input ap_clk;
  input \q1_reg[1]_0 ;
  input [4:0]ADDRA;
  input [4:0]\q1_reg[1]_1 ;
  input [1:0]\q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input \q1_reg[1]_5 ;
  input \q1_reg[1]_6 ;
  input [0:0]\q1_reg[6]_0 ;

  wire [4:0]ADDRA;
  wire [6:0]Q;
  wire ap_clk;
  wire [6:0]q10;
  wire \q1_reg[1]_0 ;
  wire [4:0]\q1_reg[1]_1 ;
  wire [1:0]\q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire \q1_reg[1]_6 ;
  wire [0:0]\q1_reg[6]_0 ;
  wire ram_reg_0_31_0_6_i_2__0_n_3;
  wire ram_reg_0_31_0_6_i_3__0_n_3;
  wire ram_reg_0_31_0_6_i_4__0_n_3;
  wire ram_reg_0_31_0_6_i_5__0_n_3;
  wire ram_reg_0_31_0_6_i_6__0_n_3;
  wire ram_reg_0_31_0_6_i_7__0_n_3;
  wire ram_reg_0_31_0_6_i_8__0_n_3;
  wire [1:1]NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED;

  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "v_V_6_U/ram_reg_0_31_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM32M16 ram_reg_0_31_0_6
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRA),
        .ADDRE(ADDRA),
        .ADDRF(ADDRA),
        .ADDRG(ADDRA),
        .ADDRH(\q1_reg[1]_1 ),
        .DIA({ram_reg_0_31_0_6_i_2__0_n_3,ram_reg_0_31_0_6_i_3__0_n_3}),
        .DIB({ram_reg_0_31_0_6_i_4__0_n_3,ram_reg_0_31_0_6_i_5__0_n_3}),
        .DIC({ram_reg_0_31_0_6_i_6__0_n_3,ram_reg_0_31_0_6_i_7__0_n_3}),
        .DID({1'b0,ram_reg_0_31_0_6_i_8__0_n_3}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(q10[1:0]),
        .DOB(q10[3:2]),
        .DOC(q10[5:4]),
        .DOD({NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED[1],q10[6]}),
        .DOE(NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_2__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_2__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_6_i_3__0
       (.I0(Q[0]),
        .I1(\q1_reg[1]_2 [0]),
        .I2(\q1_reg[1]_3 ),
        .I3(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    ram_reg_0_31_0_6_i_4__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\q1_reg[1]_6 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h0000000000008700)) 
    ram_reg_0_31_0_6_i_5__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_5__0_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_6__0
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_6__0_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_7__0
       (.I0(\q1_reg[1]_5 ),
        .I1(Q[4]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h0000000000007800)) 
    ram_reg_0_31_0_6_i_8__0
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_8__0_n_3));
endmodule

(* ORIG_REF_NAME = "spiking_binam_v_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_13
   (Q,
    ap_clk,
    \q1_reg[1]_0 ,
    ADDRA,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[1]_5 ,
    \q1_reg[1]_6 ,
    \q1_reg[6]_0 );
  output [6:0]Q;
  input ap_clk;
  input \q1_reg[1]_0 ;
  input [4:0]ADDRA;
  input [4:0]\q1_reg[1]_1 ;
  input [1:0]\q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input \q1_reg[1]_5 ;
  input \q1_reg[1]_6 ;
  input [0:0]\q1_reg[6]_0 ;

  wire [4:0]ADDRA;
  wire [6:0]Q;
  wire ap_clk;
  wire [6:0]q10;
  wire \q1_reg[1]_0 ;
  wire [4:0]\q1_reg[1]_1 ;
  wire [1:0]\q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire \q1_reg[1]_6 ;
  wire [0:0]\q1_reg[6]_0 ;
  wire ram_reg_0_31_0_6_i_2_n_3;
  wire ram_reg_0_31_0_6_i_3_n_3;
  wire ram_reg_0_31_0_6_i_4_n_3;
  wire ram_reg_0_31_0_6_i_5_n_3;
  wire ram_reg_0_31_0_6_i_6_n_3;
  wire ram_reg_0_31_0_6_i_7_n_3;
  wire ram_reg_0_31_0_6_i_8_n_3;
  wire [1:1]NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED;

  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "v_V_7_U/ram_reg_0_31_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM32M16 ram_reg_0_31_0_6
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRA),
        .ADDRE(ADDRA),
        .ADDRF(ADDRA),
        .ADDRG(ADDRA),
        .ADDRH(\q1_reg[1]_1 ),
        .DIA({ram_reg_0_31_0_6_i_2_n_3,ram_reg_0_31_0_6_i_3_n_3}),
        .DIB({ram_reg_0_31_0_6_i_4_n_3,ram_reg_0_31_0_6_i_5_n_3}),
        .DIC({ram_reg_0_31_0_6_i_6_n_3,ram_reg_0_31_0_6_i_7_n_3}),
        .DID({1'b0,ram_reg_0_31_0_6_i_8_n_3}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(q10[1:0]),
        .DOB(q10[3:2]),
        .DOC(q10[5:4]),
        .DOD({NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED[1],q10[6]}),
        .DOE(NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_6_i_3
       (.I0(Q[0]),
        .I1(\q1_reg[1]_2 [0]),
        .I2(\q1_reg[1]_3 ),
        .I3(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_3_n_3));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    ram_reg_0_31_0_6_i_4
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\q1_reg[1]_6 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_4_n_3));
  LUT6 #(
    .INIT(64'h0000000000008700)) 
    ram_reg_0_31_0_6_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_5_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_6
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_6_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_7
       (.I0(\q1_reg[1]_5 ),
        .I1(Q[4]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_7_n_3));
  LUT6 #(
    .INIT(64'h0000000000007800)) 
    ram_reg_0_31_0_6_i_8
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_8_n_3));
endmodule

(* ORIG_REF_NAME = "spiking_binam_v_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_14
   (Q,
    ap_clk,
    p_0_in,
    ADDRA,
    ADDRH,
    \q1_reg[1]_0 ,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[6]_0 );
  output [6:0]Q;
  input ap_clk;
  input p_0_in;
  input [4:0]ADDRA;
  input [4:0]ADDRH;
  input [1:0]\q1_reg[1]_0 ;
  input \q1_reg[1]_1 ;
  input \q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input [0:0]\q1_reg[6]_0 ;

  wire [4:0]ADDRA;
  wire [4:0]ADDRH;
  wire [6:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [6:0]q10;
  wire [1:0]\q1_reg[1]_0 ;
  wire \q1_reg[1]_1 ;
  wire \q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire [0:0]\q1_reg[6]_0 ;
  wire ram_reg_0_31_0_6_i_2__6_n_3;
  wire ram_reg_0_31_0_6_i_3__6_n_3;
  wire ram_reg_0_31_0_6_i_4__6_n_3;
  wire ram_reg_0_31_0_6_i_5__6_n_3;
  wire ram_reg_0_31_0_6_i_6__6_n_3;
  wire ram_reg_0_31_0_6_i_7__6_n_3;
  wire ram_reg_0_31_0_6_i_8__6_n_3;
  wire [1:1]NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED;

  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[6]_0 ),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "v_V_U/ram_reg_0_31_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM32M16 ram_reg_0_31_0_6
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRA),
        .ADDRE(ADDRA),
        .ADDRF(ADDRA),
        .ADDRG(ADDRA),
        .ADDRH(ADDRH),
        .DIA({ram_reg_0_31_0_6_i_2__6_n_3,ram_reg_0_31_0_6_i_3__6_n_3}),
        .DIB({ram_reg_0_31_0_6_i_4__6_n_3,ram_reg_0_31_0_6_i_5__6_n_3}),
        .DIC({ram_reg_0_31_0_6_i_6__6_n_3,ram_reg_0_31_0_6_i_7__6_n_3}),
        .DID({1'b0,ram_reg_0_31_0_6_i_8__6_n_3}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(q10[1:0]),
        .DOB(q10[3:2]),
        .DOC(q10[5:4]),
        .DOD({NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED[1],q10[6]}),
        .DOE(NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_2__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q1_reg[1]_0 [0]),
        .I3(\q1_reg[1]_1 ),
        .I4(\q1_reg[1]_0 [1]),
        .O(ram_reg_0_31_0_6_i_2__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_6_i_3__6
       (.I0(Q[0]),
        .I1(\q1_reg[1]_0 [0]),
        .I2(\q1_reg[1]_1 ),
        .I3(\q1_reg[1]_0 [1]),
        .O(ram_reg_0_31_0_6_i_3__6_n_3));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    ram_reg_0_31_0_6_i_4__6
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\q1_reg[1]_4 ),
        .I5(\q1_reg[1]_0 [1]),
        .O(ram_reg_0_31_0_6_i_4__6_n_3));
  LUT6 #(
    .INIT(64'h0000000000008700)) 
    ram_reg_0_31_0_6_i_5__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q1_reg[1]_0 [0]),
        .I4(\q1_reg[1]_1 ),
        .I5(\q1_reg[1]_0 [1]),
        .O(ram_reg_0_31_0_6_i_5__6_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_6__6
       (.I0(\q1_reg[1]_2 ),
        .I1(Q[5]),
        .I2(\q1_reg[1]_0 [0]),
        .I3(\q1_reg[1]_1 ),
        .I4(\q1_reg[1]_0 [1]),
        .O(ram_reg_0_31_0_6_i_6__6_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_7__6
       (.I0(\q1_reg[1]_3 ),
        .I1(Q[4]),
        .I2(\q1_reg[1]_0 [0]),
        .I3(\q1_reg[1]_1 ),
        .I4(\q1_reg[1]_0 [1]),
        .O(ram_reg_0_31_0_6_i_7__6_n_3));
  LUT6 #(
    .INIT(64'h0000000000007800)) 
    ram_reg_0_31_0_6_i_8__6
       (.I0(\q1_reg[1]_2 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\q1_reg[1]_0 [0]),
        .I4(\q1_reg[1]_1 ),
        .I5(\q1_reg[1]_0 [1]),
        .O(ram_reg_0_31_0_6_i_8__6_n_3));
endmodule

(* ORIG_REF_NAME = "spiking_binam_v_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_8
   (Q,
    ap_clk,
    \q1_reg[1]_0 ,
    ADDRA,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[1]_5 ,
    \q1_reg[1]_6 ,
    E);
  output [6:0]Q;
  input ap_clk;
  input \q1_reg[1]_0 ;
  input [4:0]ADDRA;
  input [4:0]\q1_reg[1]_1 ;
  input [1:0]\q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input \q1_reg[1]_5 ;
  input \q1_reg[1]_6 ;
  input [0:0]E;

  wire [4:0]ADDRA;
  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire [6:0]q10;
  wire \q1_reg[1]_0 ;
  wire [4:0]\q1_reg[1]_1 ;
  wire [1:0]\q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire \q1_reg[1]_6 ;
  wire ram_reg_0_31_0_6_i_2__4_n_3;
  wire ram_reg_0_31_0_6_i_3__4_n_3;
  wire ram_reg_0_31_0_6_i_4__4_n_3;
  wire ram_reg_0_31_0_6_i_5__4_n_3;
  wire ram_reg_0_31_0_6_i_6__4_n_3;
  wire ram_reg_0_31_0_6_i_7__4_n_3;
  wire ram_reg_0_31_0_6_i_8__4_n_3;
  wire [1:1]NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED;

  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "v_V_2_U/ram_reg_0_31_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM32M16 ram_reg_0_31_0_6
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRA),
        .ADDRE(ADDRA),
        .ADDRF(ADDRA),
        .ADDRG(ADDRA),
        .ADDRH(\q1_reg[1]_1 ),
        .DIA({ram_reg_0_31_0_6_i_2__4_n_3,ram_reg_0_31_0_6_i_3__4_n_3}),
        .DIB({ram_reg_0_31_0_6_i_4__4_n_3,ram_reg_0_31_0_6_i_5__4_n_3}),
        .DIC({ram_reg_0_31_0_6_i_6__4_n_3,ram_reg_0_31_0_6_i_7__4_n_3}),
        .DID({1'b0,ram_reg_0_31_0_6_i_8__4_n_3}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(q10[1:0]),
        .DOB(q10[3:2]),
        .DOC(q10[5:4]),
        .DOD({NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED[1],q10[6]}),
        .DOE(NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_2__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_2__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_6_i_3__4
       (.I0(Q[0]),
        .I1(\q1_reg[1]_2 [0]),
        .I2(\q1_reg[1]_3 ),
        .I3(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_3__4_n_3));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    ram_reg_0_31_0_6_i_4__4
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\q1_reg[1]_6 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_4__4_n_3));
  LUT6 #(
    .INIT(64'h0000000000008700)) 
    ram_reg_0_31_0_6_i_5__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_5__4_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_6__4
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_6__4_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_7__4
       (.I0(\q1_reg[1]_5 ),
        .I1(Q[4]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_7__4_n_3));
  LUT6 #(
    .INIT(64'h0000000000007800)) 
    ram_reg_0_31_0_6_i_8__4
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_8__4_n_3));
endmodule

(* ORIG_REF_NAME = "spiking_binam_v_V_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_spiking_binam_v_V_RAM_AUTO_1R1W_9
   (Q,
    ap_clk,
    \q1_reg[1]_0 ,
    ADDRA,
    \q1_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q1_reg[1]_3 ,
    \q1_reg[1]_4 ,
    \q1_reg[1]_5 ,
    \q1_reg[1]_6 ,
    E);
  output [6:0]Q;
  input ap_clk;
  input \q1_reg[1]_0 ;
  input [4:0]ADDRA;
  input [4:0]\q1_reg[1]_1 ;
  input [1:0]\q1_reg[1]_2 ;
  input \q1_reg[1]_3 ;
  input \q1_reg[1]_4 ;
  input \q1_reg[1]_5 ;
  input \q1_reg[1]_6 ;
  input [0:0]E;

  wire [4:0]ADDRA;
  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire [6:0]q10;
  wire \q1_reg[1]_0 ;
  wire [4:0]\q1_reg[1]_1 ;
  wire [1:0]\q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire \q1_reg[1]_6 ;
  wire ram_reg_0_31_0_6_i_2__3_n_3;
  wire ram_reg_0_31_0_6_i_3__3_n_3;
  wire ram_reg_0_31_0_6_i_4__3_n_3;
  wire ram_reg_0_31_0_6_i_5__3_n_3;
  wire ram_reg_0_31_0_6_i_6__3_n_3;
  wire ram_reg_0_31_0_6_i_7__3_n_3;
  wire ram_reg_0_31_0_6_i_8__3_n_3;
  wire [1:1]NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED;

  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "v_V_3_U/ram_reg_0_31_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM32M16 ram_reg_0_31_0_6
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRA),
        .ADDRE(ADDRA),
        .ADDRF(ADDRA),
        .ADDRG(ADDRA),
        .ADDRH(\q1_reg[1]_1 ),
        .DIA({ram_reg_0_31_0_6_i_2__3_n_3,ram_reg_0_31_0_6_i_3__3_n_3}),
        .DIB({ram_reg_0_31_0_6_i_4__3_n_3,ram_reg_0_31_0_6_i_5__3_n_3}),
        .DIC({ram_reg_0_31_0_6_i_6__3_n_3,ram_reg_0_31_0_6_i_7__3_n_3}),
        .DID({1'b0,ram_reg_0_31_0_6_i_8__3_n_3}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(q10[1:0]),
        .DOB(q10[3:2]),
        .DOC(q10[5:4]),
        .DOD({NLW_ram_reg_0_31_0_6_DOD_UNCONNECTED[1],q10[6]}),
        .DOE(NLW_ram_reg_0_31_0_6_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ram_reg_0_31_0_6_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ram_reg_0_31_0_6_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ram_reg_0_31_0_6_DOH_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(\q1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_2__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_2__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_6_i_3__3
       (.I0(Q[0]),
        .I1(\q1_reg[1]_2 [0]),
        .I2(\q1_reg[1]_3 ),
        .I3(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_3__3_n_3));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    ram_reg_0_31_0_6_i_4__3
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\q1_reg[1]_6 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_4__3_n_3));
  LUT6 #(
    .INIT(64'h0000000000008700)) 
    ram_reg_0_31_0_6_i_5__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_5__3_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_6__3
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_6__3_n_3));
  LUT5 #(
    .INIT(32'h00000060)) 
    ram_reg_0_31_0_6_i_7__3
       (.I0(\q1_reg[1]_5 ),
        .I1(Q[4]),
        .I2(\q1_reg[1]_2 [0]),
        .I3(\q1_reg[1]_3 ),
        .I4(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_7__3_n_3));
  LUT6 #(
    .INIT(64'h0000000000007800)) 
    ram_reg_0_31_0_6_i_8__3
       (.I0(\q1_reg[1]_4 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\q1_reg[1]_2 [0]),
        .I4(\q1_reg[1]_3 ),
        .I5(\q1_reg[1]_2 [1]),
        .O(ram_reg_0_31_0_6_i_8__3_n_3));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
