// Zuhair Shaikh and Brant Lan Li
// AND Testbench (AND)
// ELEC374 - Digital Systems Engineering
// Department of Electrical and Computer Engineering
// Queen's University

`timescale 1ns/10ps
module out_tb; // out
	reg	Clock, Clear;
	reg 	PCin, IRin, HIin, LOin, ZHighin, ZLowin, MARin, MDRin, OutPort, Yin;
	reg 	PCout, HIout, LOout, ZHighout, ZLowout, InPort, MDRout, Cout;
	reg 	Gra, Grb, Grc, Rin, Rout, BAout, Read, Write, IncPC;
	reg 	CON_In;
	reg 	[4:0] OP;
	wire  CON_Out;
	reg 	GLR;

parameter	Default = 6'b000000;
parameter   T0 = 6'b000001,   T1 = 6'b000010,   T2 = 6'b000011,   T3 = 6'b000100,   T4 = 6'b000101,   T5 = 6'b000110,   T6 = 6'b000111,   T7 = 6'b001000;  
parameter   T8 = 6'b001001,   T9 = 6'b001010,   T10 = 6'b001011,  T11 = 6'b001100,  T12 = 6'b001101,  T13 = 6'b001110,  T14 = 6'b001111,  T15 = 6'b010000;  
parameter   T16 = 6'b010001,  T17 = 6'b010010,  T18 = 6'b010011,  T19 = 6'b010100,  T20 = 6'b010101,  T21 = 6'b010110,  T22 = 6'b010111,  T23 = 6'b011000;
parameter   T24 = 6'b011001,  T25 = 6'b011010,  T26 = 6'b011011,  T27 = 6'b011100,  T28 = 6'b011101,  T29 = 6'b011110,  T30 = 6'b011111,  T31 = 6'b100000;
parameter   T32 = 6'b100001,  T33 = 6'b100010,  T34 = 6'b100011,  T35 = 6'b100100,  T36 = 6'b100101,  T37 = 6'b100110,  T38 = 6'b100111,  T39 = 6'b101000;
parameter   T40 = 6'b101001,  T41 = 6'b101010,  T42 = 6'b101011,  T43 = 6'b101100,  T44 = 6'b101101,  T45 = 6'b101110,  T46 = 6'b101111,  T47 = 6'b110000;
parameter   T48 = 6'b110001,  T49 = 6'b110010,  T50 = 6'b110011,  T51 = 6'b110100,  T52 = 6'b110101,  T53 = 6'b110110,  T54 = 6'b110111,  T55 = 6'b111000;
parameter   T56 = 6'b111001,  T57 = 6'b111010,  T58 = 6'b111011,  T59 = 6'b111100,  T60 = 6'b111101,  T61 = 6'b111110,  T62 = 6'b111111;

reg	[5:0] Present_state = Default;

initial Clear = 0;

datapath datapath_instance(
	Clock, Clear,
	PCin, IRin, HIin, LOin, ZHighin, ZLowin, MARin, MDRin, OutPort, Yin,
	PCout, HIout, LOout, ZHighout, ZLowout, InPort, MDRout, Cout,
	Gra, Grb, Grc, Rin, Rout, BAout, Read, Write, IncPC,
	CON_In, OP, CON_Out, GLR
	);
	
initial 
	begin
		datapath_instance.ram_instance.memory[0] = 32'h09000159; // ldi R2, 345
		datapath_instance.ram_instance.memory[1] = 32'h0A00002D; // ldi R4, 45
		datapath_instance.ram_instance.memory[2] = 32'h09800000; // ldi R3, 0
		datapath_instance.ram_instance.memory[3] = 32'h0A800000; // ldi R5, 0
		datapath_instance.ram_instance.memory[4] = 32'hB9000000; // out R2
		datapath_instance.ram_instance.memory[5] = 32'hBA000000; // out R4
		datapath_instance.ram_instance.memory[6] = 32'hB1800000; // in R3
		datapath_instance.ram_instance.memory[7] = 32'hB2800000; // in R5
	
		Clock = 0;
		forever #10 Clock = ~ Clock;
	end

always @(posedge Clock)
begin
	case (Present_state)
		Default      : #30 Present_state = T0;
		T0           : #30 Present_state = T1;
		T1           : #30 Present_state = T2;
		T2           : #30 Present_state = T3;
		T3           : #30 Present_state = T4;
		T4           : #30 Present_state = T5;
		T5           : #30 Present_state = T6;
		T6           : #30 Present_state = T7;
		T7           : #30 Present_state = T8;
		T8           : #30 Present_state = T9;
		T9           : #30 Present_state = T10;
		T10          : #30 Present_state = T11;
		T11          : #30 Present_state = T12;
		T12          : #30 Present_state = T13;
		T13          : #30 Present_state = T14;
		T14          : #30 Present_state = T15;
		T15          : #30 Present_state = T16;
		T16          : #30 Present_state = T17;
		T17          : #30 Present_state = T18;
		T18          : #30 Present_state = T19;
		T19          : #30 Present_state = T20;
		T20          : #30 Present_state = T21;
		T21          : #30 Present_state = T22;
		T22          : #30 Present_state = T23;
		T23          : #30 Present_state = T24;
		T24          : #30 Present_state = T25;
		T25          : #30 Present_state = T26;
		T26          : #30 Present_state = T27;
		T27          : #30 Present_state = T28;
		T28          : #30 Present_state = T29;
		T29          : #30 Present_state = T30;
		T30          : #30 Present_state = T31;
		T31          : #30 Present_state = T32;
		T32          : #30 Present_state = T33;
		T33          : #30 Present_state = T34;
		T34          : #30 Present_state = T35;
		T35          : #30 Present_state = T36;
		T36          : #30 Present_state = T37;
		T37          : #30 Present_state = T38;
		T38          : #30 Present_state = T39;
		endcase
end

always @(Present_state)
begin
	case (Present_state)
		Default: begin
				{PCin, IRin, HIin, LOin, ZHighin, ZLowin, MARin, MDRin, OutPort, Yin} <= 0;
				{PCout, HIout, LOout, ZHighout, ZLowout, InPort, MDRout, Cout} <= 0;
				{Gra, Grb, Grc, Rin, Rout, BAout, Read, Write, IncPC, GLR} <= 0;
				CON_In <= 0;
				OP <= 5'b00000;
		end // ldi
		T0: begin
				PCout <= 1; MARin <= 1;
				#40 PCout <= 0; MARin <= 0;
		end
		T1: begin
				IncPC <= 1; Read <= 1; MDRin <= 1;
				#40 IncPC <= 0; Read <= 0; MDRin <= 0;
		end
		T2: begin
				MDRout <= 1; IRin <= 1;
				#40 MDRout <= 0; IRin <= 0;
		end
		T3: begin
				Grb <= 1; BAout <= 1; Yin <= 1;
				#40 Grb <= 0; BAout <= 0; Yin <= 0;
		end
		T4: begin
				Cout <= 1; OP <= 5'b00100; ZHighin <= 1; ZLowin <= 1;
				#40 Cout <= 0; ZHighin <= 0; ZLowin <= 0;
		end
		T5: begin
				ZLowout <= 1; Gra <= 1; Rin <= 1;
				#40 ZLowout <= 0; Gra <= 0; Rin <= 0;
		end // ldi
		T6: begin
				PCout <= 1; MARin <= 1;
				#40 PCout <= 0; MARin <= 0;
		end
		T7: begin
				IncPC <= 1; Read <= 1; MDRin <= 1;
				#40 IncPC <= 0; Read <= 0; MDRin <= 0;
		end
		T8: begin
				MDRout <= 1; IRin <= 1;
				#40 MDRout <= 0; IRin <= 0;
		end
		T9: begin
				Grb <= 1; BAout <= 1; Yin <= 1;
				#40 Grb <= 0; BAout <= 0; Yin <= 0;
		end
		T10: begin
				Cout <= 1; OP <= 5'b00100; ZHighin <= 1; ZLowin <= 1;
				#40 Cout <= 0; ZHighin <= 0; ZLowin <= 0;
		end
		T11: begin
				ZLowout <= 1; Gra <= 1; Rin <= 1;
				#40 ZLowout <= 0; Gra <= 0; Rin <= 0;
		end // ldi
		T12: begin
				PCout <= 1; MARin <= 1;
				#40 PCout <= 0; MARin <= 0;
		end
		T13: begin
				IncPC <= 1; Read <= 1; MDRin <= 1;
				#40 IncPC <= 0; Read <= 0; MDRin <= 0;
		end
		T14: begin
				MDRout <= 1; IRin <= 1;
				#40 MDRout <= 0; IRin <= 0;
		end
		T15: begin
				Grb <= 1; BAout <= 1; Yin <= 1;
				#40 Grb <= 0; BAout <= 0; Yin <= 0;
		end
		T16: begin
				Cout <= 1; OP <= 5'b00100; ZHighin <= 1; ZLowin <= 1;
				#40 Cout <= 0; ZHighin <= 0; ZLowin <= 0;
		end
		T17: begin
				ZLowout <= 1; Gra <= 1; Rin <= 1;
				#40 ZLowout <= 0; Gra <= 0; Rin <= 0;
		end // ldi
		T18: begin
				PCout <= 1; MARin <= 1;
				#40 PCout <= 0; MARin <= 0;
		end
		T19: begin
				IncPC <= 1; Read <= 1; MDRin <= 1;
				#40 IncPC <= 0; Read <= 0; MDRin <= 0;
		end
		T20: begin
				MDRout <= 1; IRin <= 1;
				#40 MDRout <= 0; IRin <= 0;
		end
		T21: begin
				Grb <= 1; BAout <= 1; Yin <= 1;
				#40 Grb <= 0; BAout <= 0; Yin <= 0;
		end
		T22: begin
				Cout <= 1; OP <= 5'b00100; ZHighin <= 1; ZLowin <= 1;
				#40 Cout <= 0; ZHighin <= 0; ZLowin <= 0;
		end
		T23: begin
				ZLowout <= 1; Gra <= 1; Rin <= 1;
				#40 ZLowout <= 0; Gra <= 0; Rin <= 0;
		end // out
		T24: begin
				PCout <= 1; MARin <= 1;
				#40 PCout <= 0; MARin <= 0;
		end
		T25: begin
				IncPC <= 1; Read <= 1; MDRin <= 1;
				#40 IncPC <= 0; Read <= 0; MDRin <= 0;
		end
		T26: begin
				MDRout <= 1; IRin <= 1;
				#40 MDRout <= 0; IRin <= 0;
		end
		T27: begin
				Gra <= 1; OutPort <= 1; Rout <= 1;
				#40 Gra <= 0; OutPort <= 0; Rout <= 0;
		end // out
		T28: begin
				PCout <= 1; MARin <= 1;
				#40 PCout <= 0; MARin <= 0;
		end
		T29: begin
				IncPC <= 1; Read <= 1; MDRin <= 1;
				#40 IncPC <= 0; Read <= 0; MDRin <= 0;
		end
		T30: begin
				MDRout <= 1; IRin <= 1;
				#40 MDRout <= 0; IRin <= 0;
		end
		T31: begin
				Gra <= 1; OutPort <= 1; Rout <= 1;
				#40 Gra <= 0; OutPort <= 0; Rout <= 0;
		end // in
		T32: begin
				PCout <= 1; MARin <= 1;
				#40 PCout <= 0; MARin <= 0;
		end
		T33: begin
				IncPC <= 1; Read <= 1; MDRin <= 1;
				#40 IncPC <= 0; Read <= 0; MDRin <= 0;
		end
		T34: begin
				MDRout <= 1; IRin <= 1;
				#40 MDRout <= 0; IRin <= 0;
		end
		T35: begin
				Gra <= 1; InPort <= 1; Rin <= 1;
				#40 Gra <= 0; InPort <= 0; Rin <= 0;
		end // in
		T36: begin
				PCout <= 1; MARin <= 1; IncPC <= 1;
				#40 PCout <= 0; MARin <= 0; IncPC <= 0;
		end
		T37: begin
				PCin <= 1; Read <= 1; MDRin <= 1;
				#40 PCin <= 0; Read <= 0; MDRin <= 0;
		end
		T38: begin
				MDRout <= 1; IRin <= 1;
				#40 MDRout <= 0; IRin <= 0;
		end
		T39: begin
				Gra <= 1; InPort <= 1; Rin <= 1;
				#40 Gra <= 0; InPort <= 0; Rin <= 0;
		end
	endcase
end
endmodule