#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c9cfc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c9d150 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x1c94ec0 .functor NOT 1, L_0x1cd1aa0, C4<0>, C4<0>, C4<0>;
L_0x1c95250 .functor XOR 1, L_0x1cd1730, L_0x1cd18b0, C4<0>, C4<0>;
L_0x1c955e0 .functor XOR 1, L_0x1c95250, L_0x1cd1980, C4<0>, C4<0>;
v0x1cd05c0_0 .net *"_ivl_10", 0 0, L_0x1cd1980;  1 drivers
v0x1cd06c0_0 .net *"_ivl_12", 0 0, L_0x1c955e0;  1 drivers
v0x1cd07a0_0 .net *"_ivl_2", 0 0, L_0x1cd1670;  1 drivers
v0x1cd0860_0 .net *"_ivl_4", 0 0, L_0x1cd1730;  1 drivers
v0x1cd0940_0 .net *"_ivl_6", 0 0, L_0x1cd18b0;  1 drivers
v0x1cd0a70_0 .net *"_ivl_8", 0 0, L_0x1c95250;  1 drivers
v0x1cd0b50_0 .net "a", 0 0, v0x1c95a80_0;  1 drivers
v0x1cd0bf0_0 .net "b", 0 0, v0x1c95e10_0;  1 drivers
v0x1cd0c90_0 .var "clk", 0 0;
v0x1cd0dc0_0 .net "out_dut", 0 0, v0x1cd01b0_0;  1 drivers
v0x1cd0e60_0 .net "out_ref", 0 0, L_0x1cd1490;  1 drivers
v0x1cd0f30_0 .net "sel", 0 0, v0x1ccf9b0_0;  1 drivers
v0x1cd0fd0_0 .var/2u "stats1", 159 0;
v0x1cd1070_0 .var/2u "strobe", 0 0;
v0x1cd1110_0 .net "tb_match", 0 0, L_0x1cd1aa0;  1 drivers
v0x1cd11d0_0 .net "tb_mismatch", 0 0, L_0x1c94ec0;  1 drivers
v0x1cd1290_0 .net "wavedrom_enable", 0 0, v0x1ccfa80_0;  1 drivers
v0x1cd1360_0 .net "wavedrom_title", 511 0, v0x1ccfb70_0;  1 drivers
L_0x1cd1670 .concat [ 1 0 0 0], L_0x1cd1490;
L_0x1cd1730 .concat [ 1 0 0 0], L_0x1cd1490;
L_0x1cd18b0 .concat [ 1 0 0 0], v0x1cd01b0_0;
L_0x1cd1980 .concat [ 1 0 0 0], L_0x1cd1490;
L_0x1cd1aa0 .cmp/eeq 1, L_0x1cd1670, L_0x1c955e0;
S_0x1ca2ed0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x1c9d150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x1c948b0_0 .net "a", 0 0, v0x1c95a80_0;  alias, 1 drivers
v0x1c94c40_0 .net "b", 0 0, v0x1c95e10_0;  alias, 1 drivers
v0x1c94fd0_0 .net "out", 0 0, L_0x1cd1490;  alias, 1 drivers
v0x1c95360_0 .net "sel", 0 0, v0x1ccf9b0_0;  alias, 1 drivers
L_0x1cd1490 .functor MUXZ 1, v0x1c95a80_0, v0x1c95e10_0, v0x1ccf9b0_0, C4<>;
S_0x1ccf180 .scope module, "stim1" "stimulus_gen" 3 95, 3 16 0, S_0x1c9d150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1c95a80_0 .var "a", 0 0;
v0x1c95e10_0 .var "b", 0 0;
v0x1ccf910_0 .net "clk", 0 0, v0x1cd0c90_0;  1 drivers
v0x1ccf9b0_0 .var "sel", 0 0;
v0x1ccfa80_0 .var "wavedrom_enable", 0 0;
v0x1ccfb70_0 .var "wavedrom_title", 511 0;
E_0x1ca2ab0/0 .event negedge, v0x1ccf910_0;
E_0x1ca2ab0/1 .event posedge, v0x1ccf910_0;
E_0x1ca2ab0 .event/or E_0x1ca2ab0/0, E_0x1ca2ab0/1;
E_0x1ca2850 .event negedge, v0x1ccf910_0;
E_0x1c8d9f0 .event posedge, v0x1ccf910_0;
S_0x1ccf4b0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0x1ccf180;
 .timescale -12 -12;
v0x1c956f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ccf710 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0x1ccf180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ccfcd0 .scope module, "top_module1" "top_module" 3 107, 4 1 0, S_0x1c9d150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x1ccff90_0 .net "a", 0 0, v0x1c95a80_0;  alias, 1 drivers
v0x1cd00a0_0 .net "b", 0 0, v0x1c95e10_0;  alias, 1 drivers
v0x1cd01b0_0 .var "out", 0 0;
v0x1cd0250_0 .net "sel", 0 0, v0x1ccf9b0_0;  alias, 1 drivers
E_0x1ca2600 .event anyedge, v0x1c95360_0, v0x1c94c40_0, v0x1c948b0_0;
S_0x1cd03a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1c9d150;
 .timescale -12 -12;
E_0x1c9fd20 .event anyedge, v0x1cd1070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd1070_0;
    %nor/r;
    %assign/vec4 v0x1cd1070_0, 0;
    %wait E_0x1c9fd20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ccf180;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1ca2850;
    %wait E_0x1c8d9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1c8d9f0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %wait E_0x1ca2850;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ccf710;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca2ab0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1ccf9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c95e10_0, 0;
    %assign/vec4 v0x1c95a80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ccfcd0;
T_4 ;
    %wait E_0x1ca2600;
    %load/vec4 v0x1cd0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1cd00a0_0;
    %store/vec4 v0x1cd01b0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1ccff90_0;
    %store/vec4 v0x1cd01b0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1c9d150;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd1070_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1c9d150;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd0c90_0;
    %inv;
    %store/vec4 v0x1cd0c90_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1c9d150;
T_7 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ccf910_0, v0x1cd11d0_0, v0x1cd0b50_0, v0x1cd0bf0_0, v0x1cd0f30_0, v0x1cd0e60_0, v0x1cd0dc0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1c9d150;
T_8 ;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1c9d150;
T_9 ;
    %wait E_0x1ca2ab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd0fd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0fd0_0, 4, 32;
    %load/vec4 v0x1cd1110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0fd0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd0fd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0fd0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1cd0e60_0;
    %load/vec4 v0x1cd0e60_0;
    %load/vec4 v0x1cd0dc0_0;
    %xor;
    %load/vec4 v0x1cd0e60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0fd0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1cd0fd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0fd0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mux2to1/mux2to1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/mux2to1/iter0/response0/top_module.sv";
