# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.cache/wt [current_project]
set_property parent.project_path C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths c:/Users/13612/Desktop/Multipul_preiod_CPU/Multipul_preiod_CPU.cache/ip [current_project]
set_property ip_output_repo c:/Users/13612/Desktop/Multipul_preiod_CPU/Multipul_preiod_CPU.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v
  C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v
}
read_xdc C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/constrs_1/new/multiple_cpu.xdc
set_property used_in_implementation false [get_files C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/constrs_1/new/multiple_cpu.xdc]

synth_design -top Mul_Top -part xc7a35tcpg236-1
write_checkpoint -noxdef Mul_Top.dcp
catch { report_utilization -file Mul_Top_utilization_synth.rpt -pb Mul_Top_utilization_synth.pb }
