# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:04 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs_valid index[0] index[1] index[2] index_valid

.latch        n80 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n85 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n90 control.tehb.dataReg[0]  0
.latch        n95 control.tehb.dataReg[1]  0
.latch       n100 control.tehb.dataReg[2]  0
.latch       n105 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n59
01 1
.names control.tehb.control.fullReg new_n59 ins_ready[1]
01 1
.names ins_valid[0] new_n59 new_n61
00 1
.names ins_valid[2] new_n61 new_n62
11 1
.names control.tehb.control.fullReg new_n62 ins_ready[2]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n64
11 1
.names ins_ready[2] new_n64 index[1]
00 0
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names index[1] index[2] new_n67
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n68
11 1
.names ins_ready[1] new_n68 index[0]
00 0
.names ins[0] index[0] new_n70
10 1
.names ins[2] index[0] new_n71
11 1
.names new_n70 new_n71 new_n72
00 1
.names index[1] index[0] new_n73
11 1
.names index[1] index[0] new_n74
00 1
.names new_n73 new_n74 new_n75
00 1
.names new_n72 new_n75 new_n76
00 1
.names ins[4] index[0] new_n77
10 1
.names ins[6] index[0] new_n78
11 1
.names new_n77 new_n78 new_n79
00 1
.names new_n75 new_n79 new_n80_1
10 1
.names new_n76 new_n80_1 new_n81
00 1
.names index[1] index[2] new_n82
00 1
.names new_n67 new_n82 new_n83
00 1
.names new_n73 new_n83 new_n84
11 1
.names new_n73 new_n83 new_n85_1
00 1
.names new_n84 new_n85_1 new_n86
00 1
.names new_n81 new_n86 new_n87
00 1
.names ins[8] index[0] new_n88
10 1
.names ins[10] index[0] new_n89
11 1
.names new_n88 new_n89 new_n90_1
00 1
.names new_n75 new_n90_1 new_n91
00 1
.names ins[12] index[0] new_n92
10 1
.names ins[14] index[0] new_n93
11 1
.names new_n92 new_n93 new_n94
00 1
.names new_n75 new_n94 new_n95_1
10 1
.names new_n91 new_n95_1 new_n96
00 1
.names new_n86 new_n96 new_n97
10 1
.names new_n87 new_n97 new_n98
00 1
.names index[1] index[2] new_n99
01 1
.names new_n84 new_n99 new_n100_1
00 1
.names new_n98 new_n100_1 new_n101
01 1
.names ins[16] index[0] new_n102
10 1
.names new_n82 new_n102 new_n103
11 1
.names new_n100_1 new_n103 new_n104
01 1
.names new_n101 new_n104 new_n105_1
00 1
.names new_n67 new_n105_1 outs[0]
00 1
.names ins[1] index[0] new_n107
10 1
.names ins[3] index[0] new_n108
11 1
.names new_n107 new_n108 new_n109
00 1
.names new_n75 new_n109 new_n110
00 1
.names ins[5] index[0] new_n111
10 1
.names ins[7] index[0] new_n112
11 1
.names new_n111 new_n112 new_n113
00 1
.names new_n75 new_n113 new_n114
10 1
.names new_n110 new_n114 new_n115
00 1
.names new_n86 new_n115 new_n116
00 1
.names ins[9] index[0] new_n117
10 1
.names ins[11] index[0] new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names new_n75 new_n119 new_n120
00 1
.names ins[13] index[0] new_n121
10 1
.names ins[15] index[0] new_n122
11 1
.names new_n121 new_n122 new_n123
00 1
.names new_n75 new_n123 new_n124
10 1
.names new_n120 new_n124 new_n125
00 1
.names new_n86 new_n125 new_n126
10 1
.names new_n116 new_n126 new_n127
00 1
.names new_n100_1 new_n127 new_n128
10 1
.names ins[17] index[0] new_n129
10 1
.names new_n82 new_n129 new_n130
11 1
.names new_n100_1 new_n130 new_n131
01 1
.names new_n128 new_n131 new_n132
00 1
.names new_n67 new_n132 outs[1]
00 1
.names ins[2] index[0] new_n134
10 1
.names ins[4] index[0] new_n135
11 1
.names new_n134 new_n135 new_n136
00 1
.names new_n75 new_n136 new_n137
00 1
.names ins[6] index[0] new_n138
10 1
.names ins[8] index[0] new_n139
11 1
.names new_n138 new_n139 new_n140
00 1
.names new_n75 new_n140 new_n141
10 1
.names new_n137 new_n141 new_n142
00 1
.names new_n86 new_n142 new_n143
00 1
.names ins[10] index[0] new_n144
10 1
.names ins[12] index[0] new_n145
11 1
.names new_n144 new_n145 new_n146
00 1
.names new_n75 new_n146 new_n147
00 1
.names ins[14] index[0] new_n148
10 1
.names ins[16] index[0] new_n149
11 1
.names new_n148 new_n149 new_n150
00 1
.names new_n75 new_n150 new_n151
10 1
.names new_n147 new_n151 new_n152
00 1
.names new_n86 new_n152 new_n153
10 1
.names new_n143 new_n153 new_n154
00 1
.names new_n67 new_n100_1 new_n155
01 1
.names new_n154 new_n155 outs[2]
01 1
.names ins[3] index[0] new_n157
10 1
.names ins[5] index[0] new_n158
11 1
.names new_n157 new_n158 new_n159
00 1
.names new_n75 new_n159 new_n160
00 1
.names ins[7] index[0] new_n161
10 1
.names ins[9] index[0] new_n162
11 1
.names new_n161 new_n162 new_n163
00 1
.names new_n75 new_n163 new_n164
10 1
.names new_n160 new_n164 new_n165
00 1
.names new_n86 new_n165 new_n166
00 1
.names ins[11] index[0] new_n167
10 1
.names ins[13] index[0] new_n168
11 1
.names new_n167 new_n168 new_n169
00 1
.names new_n75 new_n169 new_n170
00 1
.names ins[15] index[0] new_n171
10 1
.names ins[17] index[0] new_n172
11 1
.names new_n171 new_n172 new_n173
00 1
.names new_n75 new_n173 new_n174
10 1
.names new_n170 new_n174 new_n175
00 1
.names new_n86 new_n175 new_n176
10 1
.names new_n166 new_n176 new_n177
00 1
.names new_n155 new_n177 outs[3]
10 1
.names new_n75 new_n79 new_n179
00 1
.names new_n75 new_n90_1 new_n180
10 1
.names new_n179 new_n180 new_n181
00 1
.names new_n86 new_n181 new_n182
00 1
.names new_n75 new_n94 new_n183
00 1
.names new_n75 new_n102 new_n184
11 1
.names new_n183 new_n184 new_n185
00 1
.names new_n86 new_n185 new_n186
10 1
.names new_n182 new_n186 new_n187
00 1
.names new_n155 new_n187 outs[4]
10 1
.names new_n75 new_n113 new_n189
00 1
.names new_n75 new_n119 new_n190
10 1
.names new_n189 new_n190 new_n191
00 1
.names new_n86 new_n191 new_n192
00 1
.names new_n75 new_n123 new_n193
00 1
.names new_n75 new_n129 new_n194
11 1
.names new_n193 new_n194 new_n195
00 1
.names new_n86 new_n195 new_n196
10 1
.names new_n192 new_n196 new_n197
00 1
.names new_n155 new_n197 outs[5]
10 1
.names new_n61 new_n62 new_n199
00 1
.names new_n62 new_n199 new_n200
00 1
.names control.tehb.control.fullReg new_n200 new_n201
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n201 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n201 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n204
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n205
01 1
.names new_n204 new_n205 new_n206
00 1
.names rst new_n206 new_n207
00 1
.names new_n201 new_n207 n105
01 1
.names new_n204 n105 n80
01 0
.names new_n205 n105 n85
01 0
.names control.tehb.control.fullReg new_n206 new_n211
00 1
.names new_n200 new_n211 new_n212
01 1
.names control.tehb.dataReg[0] new_n212 new_n213
10 1
.names new_n59 new_n212 new_n214
11 1
.names new_n213 new_n214 new_n215
00 1
.names rst new_n215 n90
00 1
.names control.tehb.dataReg[1] new_n212 new_n217
10 1
.names new_n62 new_n212 new_n218
11 1
.names new_n217 new_n218 new_n219
00 1
.names rst new_n219 n95
00 1
.names rst control.tehb.dataReg[2] new_n221
01 1
.names new_n212 new_n221 n100
01 1
.end
