$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Tue Oct 23 10:29:04 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ucfd_vhd_vec_tst $end
$var wire 1 ! BEQ $end
$var wire 1 " HAB_ESC_MEM $end
$var wire 1 # HAB_ESC_REG $end
$var wire 1 $ HAB_LE_MEM $end
$var wire 1 % MUX1 $end
$var wire 1 & MUX2 $end
$var wire 1 ' MUX3 $end
$var wire 1 ( MUX4 $end
$var wire 1 ) OP [5] $end
$var wire 1 * OP [4] $end
$var wire 1 + OP [3] $end
$var wire 1 , OP [2] $end
$var wire 1 - OP [1] $end
$var wire 1 . OP [0] $end
$var wire 1 / ULA_OP [1] $end
$var wire 1 0 ULA_OP [0] $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var wire 1 4 devoe $end
$var wire 1 5 devclrn $end
$var wire 1 6 devpor $end
$var wire 1 7 ww_devoe $end
$var wire 1 8 ww_devclrn $end
$var wire 1 9 ww_devpor $end
$var wire 1 : ww_OP [5] $end
$var wire 1 ; ww_OP [4] $end
$var wire 1 < ww_OP [3] $end
$var wire 1 = ww_OP [2] $end
$var wire 1 > ww_OP [1] $end
$var wire 1 ? ww_OP [0] $end
$var wire 1 @ ww_ULA_OP [1] $end
$var wire 1 A ww_ULA_OP [0] $end
$var wire 1 B ww_HAB_ESC_MEM $end
$var wire 1 C ww_HAB_LE_MEM $end
$var wire 1 D ww_BEQ $end
$var wire 1 E ww_MUX4 $end
$var wire 1 F ww_MUX3 $end
$var wire 1 G ww_MUX2 $end
$var wire 1 H ww_MUX1 $end
$var wire 1 I ww_HAB_ESC_REG $end
$var wire 1 J \OP[4]~input_o\ $end
$var wire 1 K \OP[5]~input_o\ $end
$var wire 1 L \ULA_OP[0]~output_o\ $end
$var wire 1 M \ULA_OP[1]~output_o\ $end
$var wire 1 N \HAB_ESC_MEM~output_o\ $end
$var wire 1 O \HAB_LE_MEM~output_o\ $end
$var wire 1 P \BEQ~output_o\ $end
$var wire 1 Q \MUX4~output_o\ $end
$var wire 1 R \MUX3~output_o\ $end
$var wire 1 S \MUX2~output_o\ $end
$var wire 1 T \MUX1~output_o\ $end
$var wire 1 U \HAB_ESC_REG~output_o\ $end
$var wire 1 V \OP[2]~input_o\ $end
$var wire 1 W \OP[1]~input_o\ $end
$var wire 1 X \ULA_OP~0_combout\ $end
$var wire 1 Y \OP[3]~input_o\ $end
$var wire 1 Z \OP[0]~input_o\ $end
$var wire 1 [ \HAB_LE_MEM~0_combout\ $end
$var wire 1 \ \HAB_LE_MEM~1_combout\ $end
$var wire 1 ] \MUX1~0_combout\ $end
$var wire 1 ^ \HAB_ESC_REG~0_combout\ $end
$var wire 1 _ \ALT_INV_ULA_OP~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
1&
0'
0(
01
12
x3
14
15
16
17
18
19
0B
0C
0D
0E
0F
1G
0H
1I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
1S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
1_
0)
0*
0+
0,
0-
0.
1/
00
0:
0;
0<
0=
0>
0?
1@
0A
$end
#40000
1)
1-
1.
1?
1>
1:
1K
1W
1Z
1X
1[
1\
0_
1R
1O
1Q
0M
0S
1F
1C
1E
0@
0G
1'
1$
1(
0/
0&
#80000
1+
1<
1Y
0[
0^
1N
1B
0U
0O
0Q
1"
0I
0C
0E
0#
0$
0(
#120000
0+
0)
0-
0.
1,
0?
0>
1=
0<
0:
0K
0Y
1V
0W
0Z
0\
1L
1P
0N
1A
1D
0B
0R
10
1!
0"
0F
0'
#160000
1-
0,
1>
0=
0V
1W
1]
0L
0P
0A
0D
1T
00
0!
1H
1%
#210000
0-
0>
0W
0X
0]
1^
1_
1U
0T
1M
1S
1I
0H
1@
1G
1#
0%
1/
1&
#1000000
