make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       main.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipistrello_base-videomixersoc-pipistrello.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "pipistrello_base-videomixersoc-pipistrello.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8881: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8974: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8983: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9044: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9195: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9226: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9254: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9285: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9313: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9344: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9372: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9403: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9431: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9462: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9490: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9521: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9549: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9580: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9608: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9639: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9667: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9698: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9726: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9757: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9785: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9816: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9844: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9875: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9903: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9934: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9962: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9993: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10021: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10052: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10080: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10111: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10139: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10165: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10317: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10337: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10404: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10436: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10473: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10505: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10542: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10574: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 74: Using initial value of videomixersoc_videomixersoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 87: Using initial value of videomixersoc_videomixersoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 106: Using initial value of videomixersoc_videomixersoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 167: Using initial value of videomixersoc_videomixersoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 190: Using initial value of videomixersoc_videomixersoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 214: Using initial value of videomixersoc_videomixersoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 242: Using initial value of videomixersoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 246: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 327: Using initial value of firmware_ram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 517: Using initial value of videomixersoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 533: Using initial value of videomixersoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 638: Using initial value of videomixersoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 677: Using initial value of videomixersoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 716: Using initial value of videomixersoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 755: Using initial value of videomixersoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 775: Using initial value of videomixersoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 792: Using initial value of videomixersoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 807: Using initial value of videomixersoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 808: Using initial value of videomixersoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 809: Using initial value of videomixersoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 810: Using initial value of videomixersoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 811: Using initial value of videomixersoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 879: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 903: Using initial value of lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 904: Using initial value of lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 993: Using initial value of reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1136: Using initial value of clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1139: Using initial value of clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1154: Using initial value of clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1157: Using initial value of clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1187: Using initial value of chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1404: Using initial value of compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1430: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1433: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8922: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9120: Signal <mem_2> in initial block is partially initialized.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2233: Assignment to videomixersoc_videomixersoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2376: Assignment to fx2_hack_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2381: Assignment to fx2_hack_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2630: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2631: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2687: Assignment to videomixersoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2702: Assignment to videomixersoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3738: Assignment to lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3820: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3825: Assignment to videomixersoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3895: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3993: Assignment to dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3994: Assignment to compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3995: Assignment to abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3996: Assignment to compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4023: Result of 26-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4024: Result of 26-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4138: Assignment to chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4140: Assignment to chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4152: Assignment to ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4153: Assignment to ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4154: Assignment to ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4155: Assignment to ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4347: Assignment to videomixersoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4348: Assignment to videomixersoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4352: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4386: Assignment to videomixersoc_videomixersoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4387: Assignment to videomixersoc_videomixersoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4389: Assignment to videomixersoc_videomixersoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4390: Assignment to videomixersoc_videomixersoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4391: Assignment to videomixersoc_videomixersoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4397: Assignment to videomixersoc_videomixersoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4398: Assignment to videomixersoc_videomixersoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4401: Assignment to videomixersoc_videomixersoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4404: Assignment to videomixersoc_videomixersoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4405: Assignment to videomixersoc_videomixersoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4411: Assignment to firmware_ram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4412: Assignment to firmware_ram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4421: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4422: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4424: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4425: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4426: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4437: Assignment to videomixersoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4438: Assignment to videomixersoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4439: Assignment to videomixersoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4440: Assignment to videomixersoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4441: Assignment to videomixersoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4442: Assignment to videomixersoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4443: Assignment to videomixersoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4444: Assignment to videomixersoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4445: Assignment to videomixersoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4446: Assignment to videomixersoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4447: Assignment to videomixersoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4448: Assignment to videomixersoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4449: Assignment to videomixersoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4450: Assignment to videomixersoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4451: Assignment to videomixersoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4452: Assignment to videomixersoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4480: Assignment to videomixersoc_bank3_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4481: Assignment to videomixersoc_bank3_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4482: Assignment to videomixersoc_bank3_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4483: Assignment to videomixersoc_bank3_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4484: Assignment to videomixersoc_bank3_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4485: Assignment to videomixersoc_bank3_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4486: Assignment to videomixersoc_bank3_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4487: Assignment to videomixersoc_bank3_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4488: Assignment to videomixersoc_bank3_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4489: Assignment to videomixersoc_bank3_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4490: Assignment to videomixersoc_bank3_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4491: Assignment to videomixersoc_bank3_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4492: Assignment to videomixersoc_bank3_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4493: Assignment to videomixersoc_bank3_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4494: Assignment to videomixersoc_bank3_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4495: Assignment to videomixersoc_bank3_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4496: Assignment to videomixersoc_bank3_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4497: Assignment to videomixersoc_bank3_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4498: Assignment to videomixersoc_bank3_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4499: Assignment to videomixersoc_bank3_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4500: Assignment to videomixersoc_bank3_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4501: Assignment to videomixersoc_bank3_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4502: Assignment to videomixersoc_bank3_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4503: Assignment to videomixersoc_bank3_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4504: Assignment to videomixersoc_bank3_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4505: Assignment to videomixersoc_bank3_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4506: Assignment to videomixersoc_bank3_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4507: Assignment to videomixersoc_bank3_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4508: Assignment to videomixersoc_bank3_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4509: Assignment to videomixersoc_bank3_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4510: Assignment to videomixersoc_bank3_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4511: Assignment to videomixersoc_bank3_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4512: Assignment to videomixersoc_bank3_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4513: Assignment to videomixersoc_bank3_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4514: Assignment to videomixersoc_bank3_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4515: Assignment to videomixersoc_bank3_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4516: Assignment to videomixersoc_bank3_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4517: Assignment to videomixersoc_bank3_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4518: Assignment to videomixersoc_bank3_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4519: Assignment to videomixersoc_bank3_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4543: Assignment to videomixersoc_bank4_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4544: Assignment to videomixersoc_bank4_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4599: Assignment to clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4601: Assignment to clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4603: Assignment to videomixersoc_bank4_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4604: Assignment to videomixersoc_bank4_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4609: Assignment to videomixersoc_bank4_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4610: Assignment to videomixersoc_bank4_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4611: Assignment to videomixersoc_bank4_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4612: Assignment to videomixersoc_bank4_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4617: Assignment to clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4619: Assignment to clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4621: Assignment to videomixersoc_bank4_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4622: Assignment to videomixersoc_bank4_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4630: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4633: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4636: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4639: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4656: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4661: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4677: Assignment to videomixersoc_bank5_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4678: Assignment to videomixersoc_bank5_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4679: Assignment to videomixersoc_bank5_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4680: Assignment to videomixersoc_bank5_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4681: Assignment to videomixersoc_bank5_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4682: Assignment to videomixersoc_bank5_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4683: Assignment to videomixersoc_bank5_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4684: Assignment to videomixersoc_bank5_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4685: Assignment to videomixersoc_bank5_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4686: Assignment to videomixersoc_bank5_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4687: Assignment to videomixersoc_bank5_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4688: Assignment to videomixersoc_bank5_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4689: Assignment to videomixersoc_bank5_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4690: Assignment to videomixersoc_bank5_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4691: Assignment to videomixersoc_bank5_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4692: Assignment to videomixersoc_bank5_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4693: Assignment to videomixersoc_bank5_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4694: Assignment to videomixersoc_bank5_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4695: Assignment to videomixersoc_bank5_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4696: Assignment to videomixersoc_bank5_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4708: Assignment to videomixersoc_bank6_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4709: Assignment to videomixersoc_bank6_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4710: Assignment to videomixersoc_bank6_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4711: Assignment to videomixersoc_bank6_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4712: Assignment to videomixersoc_bank6_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4713: Assignment to videomixersoc_bank6_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4714: Assignment to videomixersoc_bank6_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4715: Assignment to videomixersoc_bank6_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4716: Assignment to videomixersoc_bank6_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4717: Assignment to videomixersoc_bank6_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4718: Assignment to videomixersoc_bank6_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4719: Assignment to videomixersoc_bank6_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4720: Assignment to videomixersoc_bank6_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4721: Assignment to videomixersoc_bank6_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4722: Assignment to videomixersoc_bank6_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4723: Assignment to videomixersoc_bank6_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4724: Assignment to videomixersoc_bank6_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4725: Assignment to videomixersoc_bank6_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4726: Assignment to videomixersoc_bank6_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4727: Assignment to videomixersoc_bank6_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4728: Assignment to videomixersoc_bank6_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4729: Assignment to videomixersoc_bank6_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4730: Assignment to videomixersoc_bank6_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4731: Assignment to videomixersoc_bank6_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4732: Assignment to videomixersoc_bank6_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4733: Assignment to videomixersoc_bank6_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4734: Assignment to videomixersoc_bank6_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4735: Assignment to videomixersoc_bank6_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4736: Assignment to videomixersoc_bank6_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4737: Assignment to videomixersoc_bank6_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4738: Assignment to videomixersoc_bank6_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4739: Assignment to videomixersoc_bank6_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4761: Assignment to videomixersoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4777: Assignment to videomixersoc_bank7_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4778: Assignment to videomixersoc_bank7_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4779: Assignment to videomixersoc_bank7_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4780: Assignment to videomixersoc_bank7_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4781: Assignment to videomixersoc_bank7_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4782: Assignment to videomixersoc_bank7_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4783: Assignment to videomixersoc_bank7_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4784: Assignment to videomixersoc_bank7_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4787: Assignment to videomixersoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4803: Assignment to videomixersoc_bank7_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4804: Assignment to videomixersoc_bank7_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4805: Assignment to videomixersoc_bank7_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4806: Assignment to videomixersoc_bank7_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4807: Assignment to videomixersoc_bank7_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4808: Assignment to videomixersoc_bank7_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4809: Assignment to videomixersoc_bank7_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4810: Assignment to videomixersoc_bank7_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4811: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4813: Assignment to videomixersoc_bank7_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4814: Assignment to videomixersoc_bank7_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4815: Assignment to videomixersoc_bank7_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4816: Assignment to videomixersoc_bank7_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4817: Assignment to videomixersoc_bank7_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4818: Assignment to videomixersoc_bank7_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4819: Assignment to videomixersoc_bank7_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4820: Assignment to videomixersoc_bank7_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4821: Assignment to videomixersoc_bank7_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4822: Assignment to videomixersoc_bank7_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4823: Assignment to videomixersoc_bank7_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4824: Assignment to videomixersoc_bank7_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4825: Assignment to videomixersoc_bank7_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4826: Assignment to videomixersoc_bank7_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4871: Assignment to videomixersoc_bank8_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4872: Assignment to videomixersoc_bank8_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4899: Assignment to videomixersoc_videomixersoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4901: Assignment to videomixersoc_bank9_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4902: Assignment to videomixersoc_bank9_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4903: Assignment to videomixersoc_bank9_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4904: Assignment to videomixersoc_bank9_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4905: Assignment to videomixersoc_bank9_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4906: Assignment to videomixersoc_bank9_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4907: Assignment to videomixersoc_bank9_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4908: Assignment to videomixersoc_bank9_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4909: Assignment to videomixersoc_videomixersoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4910: Assignment to videomixersoc_videomixersoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4936: Assignment to videomixersoc_bank10_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4937: Assignment to videomixersoc_bank10_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4938: Assignment to videomixersoc_bank10_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4939: Assignment to videomixersoc_bank10_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4940: Assignment to videomixersoc_videomixersoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4941: Assignment to videomixersoc_videomixersoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6632: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6633: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6634: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6641: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6650: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6659: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6508: Assignment to chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6889: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6827: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7215: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7216: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7360: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7859: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6893: Assignment to videomixersoc_videomixersoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8952: Assignment to videomixersoc_videomixersoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8966: Assignment to videomixersoc_videomixersoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=20.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b11,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b11,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b110,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b110,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1100,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9017: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9020: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10202: Assignment to videomixersoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10216: Assignment to videomixersoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10230: Assignment to videomixersoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10244: Assignment to videomixersoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10298: Assignment to reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10314: Assignment to fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 10630: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v".
    Set property "register_balancing = no" for signal <fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <fifo_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
WARNING:Xst:647 - Input <videomixersoc_videomixersoc_serial_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <videomixersoc_videomixersoc_serial_rts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 8883: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 8883: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 8883: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 8883: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 8883: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 8883: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16x8-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 10240x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 4x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 4x30-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 16x64-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 512x67-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Register <de_r> equivalent to <next_de0> has been removed
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_9> equivalent to <memadr_8> has been removed
    Register <hdmi_phy_es2_new_de0> equivalent to <hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_phy_es1_new_de0> equivalent to <hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_phy_es1_new_de1> equivalent to <hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_phy_es2_new_de1> equivalent to <hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_phy_es2_new_de2> equivalent to <hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_phy_es1_new_de2> equivalent to <hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <next_de0>.
    Found 1-bit register for signal <next_vsync0>.
    Found 1-bit register for signal <next_hsync0>.
    Found 1-bit register for signal <next_de1>.
    Found 1-bit register for signal <next_vsync1>.
    Found 1-bit register for signal <next_hsync1>.
    Found 1-bit register for signal <next_de2>.
    Found 1-bit register for signal <next_vsync2>.
    Found 1-bit register for signal <next_hsync2>.
    Found 1-bit register for signal <next_de3>.
    Found 1-bit register for signal <next_vsync3>.
    Found 1-bit register for signal <next_hsync3>.
    Found 1-bit register for signal <next_de4>.
    Found 1-bit register for signal <next_vsync4>.
    Found 1-bit register for signal <next_hsync4>.
    Found 1-bit register for signal <next_de5>.
    Found 1-bit register for signal <next_vsync5>.
    Found 1-bit register for signal <next_hsync5>.
    Found 2-bit register for signal <fifo_unpack_counter>.
    Found 1-bit register for signal <fifo_pix_hsync>.
    Found 1-bit register for signal <fifo_pix_vsync>.
    Found 1-bit register for signal <fifo_pix_de>.
    Found 8-bit register for signal <fifo_pix_y>.
    Found 8-bit register for signal <fifo_pix_cb_cr>.
    Found 10-bit register for signal <fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <fifo_graycounter1_q>.
    Found 8-bit register for signal <chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <chroma_upsampler_parity>.
    Found 8-bit register for signal <chroma_upsampler_source_y>.
    Found 8-bit register for signal <chroma_upsampler_source_cb>.
    Found 8-bit register for signal <chroma_upsampler_source_cr>.
    Found 8-bit register for signal <ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <ycbcr2rgb_r>.
    Found 12-bit register for signal <ycbcr2rgb_g>.
    Found 12-bit register for signal <ycbcr2rgb_b>.
    Found 8-bit register for signal <ycbcr2rgb_source_r>.
    Found 8-bit register for signal <ycbcr2rgb_source_g>.
    Found 8-bit register for signal <ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 5-bit register for signal <hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <obj_ddram_a>.
    Found 2-bit register for signal <obj_ddram_ba>.
    Found 1-bit register for signal <obj_ddram_cke>.
    Found 1-bit register for signal <obj_ddram_ras_n>.
    Found 1-bit register for signal <obj_ddram_cas_n>.
    Found 1-bit register for signal <obj_ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_rom_bus_ack>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_sram_bus_ack>.
    Found 14-bit register for signal <videomixersoc_videomixersoc_interface_adr>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_interface_we>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_interface_dat_w>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_bus_wishbone_ack>.
    Found 2-bit register for signal <videomixersoc_videomixersoc_counter>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_serial_tx>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_source_stb>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_r>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_tx_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_rx_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <videomixersoc_videomixersoc_uart_storage_full>.
    Found 5-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_en_storage_full>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_timer0_value_status>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_zero_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_timer0_value>.
    Found 57-bit register for signal <dna_status>.
    Found 7-bit register for signal <dna_cnt>.
    Found 1-bit register for signal <fx2_reset>.
    Found 8-bit register for signal <fx2_hack_shift_reg_storage_full>.
    Found 2-bit register for signal <fx2_hack_status_storage_full>.
    Found 7-bit register for signal <fx2_hack_slave_addr_storage_full>.
    Found 1-bit register for signal <fx2_hack_slave_addr_re>.
    Found 1-bit register for signal <fx2_hack_sda_i>.
    Found 1-bit register for signal <fx2_hack_sda_drv_reg>.
    Found 1-bit register for signal <fx2_hack_scl_drv_reg>.
    Found 1-bit register for signal <fx2_hack_scl_i>.
    Found 3-bit register for signal <fx2_hack_samp_count>.
    Found 1-bit register for signal <fx2_hack_samp_carry>.
    Found 1-bit register for signal <fx2_hack_scl_r>.
    Found 1-bit register for signal <fx2_hack_sda_r>.
    Found 8-bit register for signal <fx2_hack_din>.
    Found 4-bit register for signal <fx2_hack_counter>.
    Found 1-bit register for signal <fx2_hack_is_read>.
    Found 1-bit register for signal <fx2_hack_data_bit>.
    Found 1-bit register for signal <fx2_hack_data_drv>.
    Found 1-bit register for signal <firmware_ram_bus_ack>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 4-bit register for signal <videomixersoc_sdram_storage_full>.
    Found 6-bit register for signal <videomixersoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <videomixersoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <videomixersoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <videomixersoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <videomixersoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <videomixersoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <videomixersoc_sdram_dfi_p0_address>.
    Found 2-bit register for signal <videomixersoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <videomixersoc_sdram_dfi_p1_address>.
    Found 2-bit register for signal <videomixersoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_rddata_en>.
    Found 13-bit register for signal <videomixersoc_sdram_a>.
    Found 1-bit register for signal <videomixersoc_sdram_cas_n>.
    Found 1-bit register for signal <videomixersoc_sdram_ras_n>.
    Found 1-bit register for signal <videomixersoc_sdram_we_n>.
    Found 1-bit register for signal <videomixersoc_sdram_seq_done>.
    Found 4-bit register for signal <videomixersoc_sdram_counter0>.
    Found 10-bit register for signal <videomixersoc_sdram_counter1>.
    Found 1-bit register for signal <videomixersoc_sdram_start>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 2-bit register for signal <videomixersoc_sdram_choose_cmd_grant>.
    Found 2-bit register for signal <videomixersoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <videomixersoc_sdram_time0>.
    Found 4-bit register for signal <videomixersoc_sdram_time1>.
    Found 3-bit register for signal <videomixersoc_sdram_state>.
    Found 1-bit register for signal <videomixersoc_adr_offset_r>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 8-bit register for signal <i2c_storage_full>.
    Found 10-bit register for signal <fi_source_payload_hres>.
    Found 10-bit register for signal <fi_source_payload_hsync_start>.
    Found 10-bit register for signal <fi_source_payload_hsync_end>.
    Found 10-bit register for signal <fi_source_payload_hscan>.
    Found 12-bit register for signal <fi_source_payload_vres>.
    Found 12-bit register for signal <fi_source_payload_vsync_start>.
    Found 12-bit register for signal <fi_source_payload_vsync_end>.
    Found 12-bit register for signal <fi_source_payload_vscan>.
    Found 26-bit register for signal <fi_source_payload_length>.
    Found 26-bit register for signal <fi_source_payload_base0>.
    Found 1-bit register for signal <fi_source_stb>.
    Found 1-bit register for signal <fi_storage_full>.
    Found 12-bit register for signal <fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <fi_csrstorage7_storage_full>.
    Found 29-bit register for signal <fi_csrstorage8_storage_full>.
    Found 29-bit register for signal <fi_csrstorage9_storage_full>.
    Found 23-bit register for signal <intseq_maximum>.
    Found 23-bit register for signal <intseq_offset>.
    Found 23-bit register for signal <intseq_counter>.
    Found 5-bit register for signal <reader_rsv_level>.
    Found 5-bit register for signal <reader_level>.
    Found 4-bit register for signal <reader_produce>.
    Found 4-bit register for signal <reader_consume>.
    Found 1-bit register for signal <vtg_phy_payload_hsync>.
    Found 1-bit register for signal <vtg_phy_payload_vsync>.
    Found 1-bit register for signal <vtg_hactive>.
    Found 1-bit register for signal <vtg_vactive>.
    Found 10-bit register for signal <vtg_hcounter>.
    Found 12-bit register for signal <vtg_vcounter>.
    Found 10-bit register for signal <vtg_tr_hres>.
    Found 10-bit register for signal <vtg_tr_hsync_start>.
    Found 10-bit register for signal <vtg_tr_hsync_end>.
    Found 10-bit register for signal <vtg_tr_hscan>.
    Found 12-bit register for signal <vtg_tr_vres>.
    Found 12-bit register for signal <vtg_tr_vsync_start>.
    Found 12-bit register for signal <vtg_tr_vsync_end>.
    Found 12-bit register for signal <vtg_tr_vscan>.
    Found 1-bit register for signal <vtg_generate_frame_done>.
    Found 10-bit register for signal <fifo_graycounter0_q>.
    Found 10-bit register for signal <fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <clocking_pll_drdy_status>.
    Found 4-bit register for signal <clocking_remaining_bits>.
    Found 10-bit register for signal <clocking_sr>.
    Found 4-bit register for signal <clocking_busy_counter>.
    Found 64-bit register for signal <compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <compositeactor_abstractactor0_valid_n>.
    Found 2-bit register for signal <compositeactor_abstractactor2_already_acked>.
    Found 23-bit register for signal <compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <compositeactor_abstractactor1_valid_n>.
    Found 4-bit register for signal <i2cshiftreg_state>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 1-bit register for signal <roundrobin0_grant>.
    Found 1-bit register for signal <roundrobin1_grant>.
    Found 1-bit register for signal <roundrobin2_grant>.
    Found 1-bit register for signal <roundrobin3_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack6>.
    Found 1-bit register for signal <new_master_dat_r_ack7>.
    Found 1-bit register for signal <new_master_dat_r_ack8>.
    Found 1-bit register for signal <new_master_dat_r_ack9>.
    Found 1-bit register for signal <new_master_dat_r_ack10>.
    Found 1-bit register for signal <new_master_dat_r_ack11>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 1-bit register for signal <intseq_source_stb>.
    Found 1-bit register for signal <vtg_busy>.
    Found 1-bit register for signal <videomixersoc_grant>.
    Found 6-bit register for signal <videomixersoc_slave_sel_r>.
    Found 8-bit register for signal <videomixersoc_interface0_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface1_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface2_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface3_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface4_dat_r>.
    Found 4-bit register for signal <videomixersoc_bank4_fi_hres_backstore>.
    Found 4-bit register for signal <videomixersoc_bank4_fi_hsync_start_backstore>.
    Found 4-bit register for signal <videomixersoc_bank4_fi_hsync_end_backstore>.
    Found 4-bit register for signal <videomixersoc_bank4_fi_hscan_backstore>.
    Found 4-bit register for signal <videomixersoc_bank4_fi_vres_backstore>.
    Found 4-bit register for signal <videomixersoc_bank4_fi_vsync_start_backstore>.
    Found 4-bit register for signal <videomixersoc_bank4_fi_vsync_end_backstore>.
    Found 4-bit register for signal <videomixersoc_bank4_fi_vscan_backstore>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<20>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<19>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<18>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<17>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<16>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<15>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<14>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<13>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<12>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<11>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<10>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<9>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<8>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<7>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<6>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<5>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<4>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<3>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<2>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<1>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_length_backstore<0>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<20>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<19>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<18>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<17>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<16>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<15>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<14>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<13>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<12>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<11>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<10>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<9>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<8>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<7>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<6>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<5>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<4>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<3>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<2>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<1>>.
    Found 1-bit register for signal <videomixersoc_bank4_fi_base0_backstore<0>>.
    Found 8-bit register for signal <videomixersoc_interface5_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface6_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface7_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface8_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface9_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface10_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface11_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 2-bit register for signal <memadr_8>.
    Found 67-bit register for signal <memdat_1>.
    Found finite state machine <FSM_0> for signal <videomixersoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <videomixersoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <i2cshiftreg_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <videomixersoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_1446_OUT> created at line 6625.
    Found 9-bit subtractor for signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_1447_OUT> created at line 6626.
    Found 9-bit subtractor for signal <ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_1448_OUT> created at line 6627.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1712_OUT> created at line 6822.
    Found 5-bit subtractor for signal <videomixersoc_videomixersoc_uart_tx_fifo_level[4]_GND_1_o_sub_1769_OUT> created at line 7320.
    Found 5-bit subtractor for signal <videomixersoc_videomixersoc_uart_rx_fifo_level[4]_GND_1_o_sub_1778_OUT> created at line 7335.
    Found 32-bit subtractor for signal <videomixersoc_videomixersoc_timer0_value[31]_GND_1_o_sub_1782_OUT> created at line 7342.
    Found 10-bit subtractor for signal <videomixersoc_sdram_counter1[9]_GND_1_o_sub_1823_OUT> created at line 7479.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_1826_OUT> created at line 7493.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine0_level[3]_GND_1_o_sub_1835_OUT> created at line 7508.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_1839_OUT> created at line 7523.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine1_level[3]_GND_1_o_sub_1848_OUT> created at line 7538.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_1852_OUT> created at line 7553.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine2_level[3]_GND_1_o_sub_1861_OUT> created at line 7568.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_1865_OUT> created at line 7583.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine3_level[3]_GND_1_o_sub_1874_OUT> created at line 7598.
    Found 5-bit subtractor for signal <videomixersoc_sdram_time0[4]_GND_1_o_sub_1877_OUT> created at line 7606.
    Found 4-bit subtractor for signal <videomixersoc_sdram_time1[3]_GND_1_o_sub_1880_OUT> created at line 7613.
    Found 4-bit subtractor for signal <clocking_remaining_bits[3]_GND_1_o_sub_1961_OUT> created at line 7891.
    Found 4-bit subtractor for signal <clocking_busy_counter[3]_GND_1_o_sub_1966_OUT> created at line 7899.
    Found 5-bit subtractor for signal <reader_rsv_level[4]_GND_1_o_sub_2003_OUT> created at line 7983.
    Found 5-bit subtractor for signal <reader_level[4]_GND_1_o_sub_2012_OUT> created at line 7998.
    Found 10-bit adder for signal <fifo_graycounter0_q_binary[9]_GND_1_o_add_548_OUT> created at line 4107.
    Found 10-bit adder for signal <fifo_graycounter1_q_binary[9]_GND_1_o_add_551_OUT> created at line 4123.
    Found 23-bit adder for signal <intseq_source_payload_value> created at line 4176.
    Found 2-bit adder for signal <fifo_unpack_counter[1]_GND_1_o_add_1389_OUT> created at line 6528.
    Found 14-bit adder for signal <n4775> created at line 6632.
    Found 14-bit adder for signal <n5870> created at line 6633.
    Found 14-bit adder for signal <n4777> created at line 6633.
    Found 14-bit adder for signal <n4778> created at line 6634.
    Found 2-bit adder for signal <n5878[1:0]> created at line 6663.
    Found 2-bit adder for signal <n5881[1:0]> created at line 6663.
    Found 3-bit adder for signal <n5884[2:0]> created at line 6663.
    Found 2-bit adder for signal <n5887[1:0]> created at line 6663.
    Found 2-bit adder for signal <n5890[1:0]> created at line 6663.
    Found 3-bit adder for signal <n5893[2:0]> created at line 6663.
    Found 4-bit adder for signal <n5639> created at line 6663.
    Found 4-bit adder for signal <n5903> created at line 6674.
    Found 4-bit adder for signal <n5904> created at line 6674.
    Found 4-bit adder for signal <n5915> created at line 6674.
    Found 4-bit adder for signal <n5912> created at line 6674.
    Found 4-bit adder for signal <n5913> created at line 6674.
    Found 4-bit adder for signal <n5916> created at line 6674.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1480_OUT> created at line 6674.
    Found 2-bit adder for signal <n5920[1:0]> created at line 6675.
    Found 2-bit adder for signal <n5923[1:0]> created at line 6675.
    Found 3-bit adder for signal <n5926[2:0]> created at line 6675.
    Found 2-bit adder for signal <n5929[1:0]> created at line 6675.
    Found 2-bit adder for signal <n5932[1:0]> created at line 6675.
    Found 3-bit adder for signal <n5935[2:0]> created at line 6675.
    Found 4-bit adder for signal <n5641> created at line 6675.
    Found 2-bit adder for signal <n5956[1:0]> created at line 6711.
    Found 2-bit adder for signal <n5959[1:0]> created at line 6711.
    Found 3-bit adder for signal <n5962[2:0]> created at line 6711.
    Found 2-bit adder for signal <n5965[1:0]> created at line 6711.
    Found 2-bit adder for signal <n5968[1:0]> created at line 6711.
    Found 3-bit adder for signal <n5971[2:0]> created at line 6711.
    Found 4-bit adder for signal <n5642> created at line 6711.
    Found 4-bit adder for signal <n5981> created at line 6722.
    Found 4-bit adder for signal <n5982> created at line 6722.
    Found 4-bit adder for signal <n5993> created at line 6722.
    Found 4-bit adder for signal <n5990> created at line 6722.
    Found 4-bit adder for signal <n5991> created at line 6722.
    Found 4-bit adder for signal <n5994> created at line 6722.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1537_OUT> created at line 6722.
    Found 2-bit adder for signal <n5998[1:0]> created at line 6723.
    Found 2-bit adder for signal <n6001[1:0]> created at line 6723.
    Found 3-bit adder for signal <n6004[2:0]> created at line 6723.
    Found 2-bit adder for signal <n6007[1:0]> created at line 6723.
    Found 2-bit adder for signal <n6010[1:0]> created at line 6723.
    Found 3-bit adder for signal <n6013[2:0]> created at line 6723.
    Found 4-bit adder for signal <n5644> created at line 6723.
    Found 2-bit adder for signal <n6034[1:0]> created at line 6759.
    Found 2-bit adder for signal <n6037[1:0]> created at line 6759.
    Found 3-bit adder for signal <n6040[2:0]> created at line 6759.
    Found 2-bit adder for signal <n6043[1:0]> created at line 6759.
    Found 2-bit adder for signal <n6046[1:0]> created at line 6759.
    Found 3-bit adder for signal <n6049[2:0]> created at line 6759.
    Found 4-bit adder for signal <n5645> created at line 6759.
    Found 4-bit adder for signal <n6059> created at line 6770.
    Found 4-bit adder for signal <n6060> created at line 6770.
    Found 4-bit adder for signal <n6071> created at line 6770.
    Found 4-bit adder for signal <n6068> created at line 6770.
    Found 4-bit adder for signal <n6069> created at line 6770.
    Found 4-bit adder for signal <n6072> created at line 6770.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1594_OUT> created at line 6770.
    Found 2-bit adder for signal <n6076[1:0]> created at line 6771.
    Found 2-bit adder for signal <n6079[1:0]> created at line 6771.
    Found 3-bit adder for signal <n6082[2:0]> created at line 6771.
    Found 2-bit adder for signal <n6085[1:0]> created at line 6771.
    Found 2-bit adder for signal <n6088[1:0]> created at line 6771.
    Found 3-bit adder for signal <n6091[2:0]> created at line 6771.
    Found 4-bit adder for signal <n5647> created at line 6771.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1717_OUT<0>> created at line 6861.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1718_OUT<0>> created at line 6863.
    Found 2-bit adder for signal <videomixersoc_videomixersoc_counter[1]_GND_1_o_add_1731_OUT> created at line 7228.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1734_OUT> created at line 7242.
    Found 33-bit adder for signal <n6120> created at line 7258.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1746_OUT> created at line 7271.
    Found 33-bit adder for signal <n6125> created at line 7290.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_produce[3]_GND_1_o_add_1762_OUT> created at line 7309.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_consume[3]_GND_1_o_add_1764_OUT> created at line 7312.
    Found 5-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_level[4]_GND_1_o_add_1766_OUT> created at line 7316.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_produce[3]_GND_1_o_add_1771_OUT> created at line 7324.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_consume[3]_GND_1_o_add_1773_OUT> created at line 7327.
    Found 5-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_level[4]_GND_1_o_add_1775_OUT> created at line 7331.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1786_OUT> created at line 7358.
    Found 4-bit adder for signal <n6141> created at line 7365.
    Found 4-bit adder for signal <fx2_hack_counter[3]_GND_1_o_add_1793_OUT> created at line 7379.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1808_OUT> created at line 7430.
    Found 4-bit adder for signal <videomixersoc_sdram_counter0[3]_GND_1_o_add_1817_OUT> created at line 7467.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine0_produce[2]_GND_1_o_add_1828_OUT> created at line 7497.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine0_consume[2]_GND_1_o_add_1830_OUT> created at line 7500.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine0_level[3]_GND_1_o_add_1832_OUT> created at line 7504.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine1_produce[2]_GND_1_o_add_1841_OUT> created at line 7527.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine1_consume[2]_GND_1_o_add_1843_OUT> created at line 7530.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine1_level[3]_GND_1_o_add_1845_OUT> created at line 7534.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine2_produce[2]_GND_1_o_add_1854_OUT> created at line 7557.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine2_consume[2]_GND_1_o_add_1856_OUT> created at line 7560.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine2_level[3]_GND_1_o_add_1858_OUT> created at line 7564.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine3_produce[2]_GND_1_o_add_1867_OUT> created at line 7587.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine3_consume[2]_GND_1_o_add_1869_OUT> created at line 7590.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine3_level[3]_GND_1_o_add_1871_OUT> created at line 7594.
    Found 25-bit adder for signal <n6173> created at line 7747.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_1911_OUT> created at line 7756.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_1913_OUT> created at line 7759.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_1942_OUT> created at line 7851.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_1955_OUT> created at line 7877.
    Found 23-bit adder for signal <intseq_counter[22]_GND_1_o_add_1968_OUT> created at line 7918.
    Found 10-bit adder for signal <vtg_hcounter[9]_GND_1_o_add_1982_OUT> created at line 7935.
    Found 12-bit adder for signal <vtg_vcounter[11]_GND_1_o_add_1989_OUT> created at line 7954.
    Found 5-bit adder for signal <reader_rsv_level[4]_GND_1_o_add_2000_OUT> created at line 7979.
    Found 4-bit adder for signal <reader_produce[3]_GND_1_o_add_2005_OUT> created at line 7987.
    Found 4-bit adder for signal <reader_consume[3]_GND_1_o_add_2007_OUT> created at line 7990.
    Found 5-bit adder for signal <reader_level[4]_GND_1_o_add_2009_OUT> created at line 7994.
    Found 17-bit subtractor for signal <ycbcr2rgb_cb_minus_coffset[8]_unary_minus_1416_OUT<16:0>> created at line 0.
    Found 6-bit subtractor for signal <_n8144> created at line 6800.
    Found 6-bit subtractor for signal <_n8145> created at line 6800.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1626_OUT> created at line 6800.
    Found 6-bit subtractor for signal <_n8147> created at line 6737.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1551_OUT> created at line 6737.
    Found 6-bit subtractor for signal <_n8149> created at line 6752.
    Found 6-bit subtractor for signal <_n8150> created at line 6752.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1569_OUT> created at line 6752.
    Found 6-bit subtractor for signal <_n8157> created at line 6699.
    Found 6-bit adder for signal <_n8158> created at line 6699.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1509_OUT> created at line 6699.
    Found 6-bit subtractor for signal <_n8162> created at line 6785.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1608_OUT> created at line 6785.
    Found 6-bit subtractor for signal <_n8172> created at line 6740.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1554_OUT> created at line 6740.
    Found 6-bit subtractor for signal <_n8182> created at line 6747.
    Found 6-bit adder for signal <_n8183> created at line 6747.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1566_OUT> created at line 6747.
    Found 6-bit subtractor for signal <_n8187> created at line 6704.
    Found 6-bit subtractor for signal <_n8188> created at line 6704.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1512_OUT> created at line 6704.
    Found 6-bit subtractor for signal <_n8207> created at line 6788.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1611_OUT> created at line 6788.
    Found 6-bit subtractor for signal <_n8209> created at line 6795.
    Found 6-bit adder for signal <_n8210> created at line 6795.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1623_OUT> created at line 6795.
    Found 6-bit subtractor for signal <_n8212> created at line 6692.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1497_OUT> created at line 6692.
    Found 6-bit subtractor for signal <_n8214> created at line 6689.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1494_OUT> created at line 6689.
    Found 9x8-bit multiplier for signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1414_OUT> created at line 6628.
    Found 9x6-bit multiplier for signal <ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1416_OUT> created at line 6630.
    Found 9x8-bit multiplier for signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1417_OUT> created at line 6631.
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 32x8-bit Read Only RAM for signal <videomixersoc_interface3_adr[4]_GND_1_o_wide_mux_2039_OUT>
    Found 16x16-bit Read Only RAM for signal <_n8988>
    Found 1-bit 3-to-1 multiplexer for signal <videomixersoc_interface_ack> created at line 3921.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 5079.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 5103.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 5151.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 5175.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 5223.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 5247.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 5271.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 5295.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 5319.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 5367.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 5391.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 5439.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 5463.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 5487.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 6171.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 6195.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 6219.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 6243.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 6267.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 6291.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 6315.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 6339.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 6363.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 6387.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 6411.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 6435.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed21> created at line 6459.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed22> created at line 6483.
    Found 8-bit 8-to-1 multiplexer for signal <videomixersoc_interface0_adr[2]_videomixersoc_bank0_id0_w[7]_wide_mux_2028_OUT> created at line 8065.
    Found 8-bit 4-to-1 multiplexer for signal <videomixersoc_interface1_adr[1]_GND_1_o_wide_mux_2030_OUT> created at line 8094.
    Found 8-bit 44-to-1 multiplexer for signal <videomixersoc_interface4_adr[5]_GND_1_o_wide_mux_2041_OUT> created at line 8203.
    Found 8-bit 4-to-1 multiplexer for signal <videomixersoc_interface8_adr[1]_GND_1_o_wide_mux_2074_OUT> created at line 8701.
    Found 8-bit 21-to-1 multiplexer for signal <videomixersoc_interface9_adr[4]_GND_1_o_wide_mux_2077_OUT> created at line 8723.
    Found 8-bit 7-to-1 multiplexer for signal <videomixersoc_interface10_adr[2]_GND_1_o_wide_mux_2079_OUT> created at line 8813.
    Found 8-bit 4-to-1 multiplexer for signal <videomixersoc_interface11_adr[1]_videomixersoc_bank11_tuning_word0_w[7]_wide_mux_2082_OUT> created at line 8840.
    Found 8-bit 4-to-1 multiplexer for signal <fifo_pix_y[7]_fifo_asyncfifo_dout_p3_y[7]_mux_1400_OUT> created at line 6544.
    Found 8-bit 4-to-1 multiplexer for signal <fifo_pix_cb_cr[7]_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_1401_OUT> created at line 6544.
    Found 1-bit 8-to-1 multiplexer for signal <_n8203> created at line 7394.
    Found 1-bit tristate buffer for signal <obj_fx2_hack_sda> created at line 9097
    Found 1-bit tristate buffer for signal <obj_fx2_hack_scl> created at line 9100
    Found 1-bit tristate buffer for signal <obj_spiflash4x_dq<3>> created at line 10281
    Found 1-bit tristate buffer for signal <obj_spiflash4x_dq<2>> created at line 10281
    Found 1-bit tristate buffer for signal <obj_spiflash4x_dq<1>> created at line 10281
    Found 1-bit tristate buffer for signal <obj_spiflash4x_dq<0>> created at line 10281
    Found 1-bit tristate buffer for signal <hdmi_sda> created at line 10284
    Found 7-bit comparator equal for signal <fx2_hack_din[7]_fx2_hack_slave_addr_storage[6]_equal_39_o> created at line 2423
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_hit> created at line 2914
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_hit> created at line 3044
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_hit> created at line 3174
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_hit> created at line 3304
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_is_read_videomixersoc_sdram_choose_req_want_reads_equal_305_o> created at line 3510
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_is_write_videomixersoc_sdram_choose_req_want_writes_equal_306_o> created at line 3510
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_is_read_videomixersoc_sdram_choose_req_want_reads_equal_307_o> created at line 3511
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_is_write_videomixersoc_sdram_choose_req_want_writes_equal_308_o> created at line 3511
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_is_read_videomixersoc_sdram_choose_req_want_reads_equal_309_o> created at line 3512
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_is_write_videomixersoc_sdram_choose_req_want_writes_equal_310_o> created at line 3512
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_is_read_videomixersoc_sdram_choose_req_want_reads_equal_311_o> created at line 3513
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_is_write_videomixersoc_sdram_choose_req_want_writes_equal_312_o> created at line 3513
    Found 1-bit comparator equal for signal <videomixersoc_sdram_choose_req_is_read_videomixersoc_sdram_choose_req_want_reads_equal_315_o> created at line 3563
    Found 1-bit comparator equal for signal <videomixersoc_sdram_choose_req_is_write_videomixersoc_sdram_choose_req_want_writes_equal_316_o> created at line 3563
    Found 29-bit comparator equal for signal <videomixersoc_tag_do_tag[28]_GND_1_o_equal_446_o> created at line 3840
    Found 1-bit comparator equal for signal <fifo_graycounter0_q[9]_fifo_consume_wdomain[9]_equal_541_o> created at line 4093
    Found 1-bit comparator equal for signal <fifo_graycounter0_q[8]_fifo_consume_wdomain[8]_equal_542_o> created at line 4093
    Found 8-bit comparator not equal for signal <n0911> created at line 4093
    Found 10-bit comparator not equal for signal <n0914> created at line 4094
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es0_n1d[3]_LessThan_575_o> created at line 4172
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es1_n1d[3]_LessThan_577_o> created at line 4173
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es2_n1d[3]_LessThan_579_o> created at line 4174
    Found 23-bit comparator equal for signal <intseq_last> created at line 4175
    Found 12-bit comparator greater for signal <ycbcr2rgb_r[11]_GND_1_o_LessThan_1423_o> created at line 6635
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_r[11]_LessThan_1424_o> created at line 6638
    Found 12-bit comparator greater for signal <ycbcr2rgb_g[11]_GND_1_o_LessThan_1427_o> created at line 6644
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_g[11]_LessThan_1428_o> created at line 6647
    Found 12-bit comparator greater for signal <ycbcr2rgb_b[11]_GND_1_o_LessThan_1431_o> created at line 6653
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_b[11]_LessThan_1432_o> created at line 6656
    Found 4-bit comparator equal for signal <hdmi_phy_es0_n1q_m[3]_hdmi_phy_es0_n0q_m[3]_equal_1490_o> created at line 6684
    Found 4-bit comparator greater for signal <hdmi_phy_es0_n0q_m[3]_hdmi_phy_es0_n1q_m[3]_LessThan_1500_o> created at line 6695
    Found 4-bit comparator greater for signal <hdmi_phy_es0_n1q_m[3]_hdmi_phy_es0_n0q_m[3]_LessThan_1502_o> created at line 6695
    Found 4-bit comparator equal for signal <hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_equal_1547_o> created at line 6732
    Found 4-bit comparator greater for signal <hdmi_phy_es1_n0q_m[3]_hdmi_phy_es1_n1q_m[3]_LessThan_1557_o> created at line 6743
    Found 4-bit comparator greater for signal <hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_LessThan_1559_o> created at line 6743
    Found 4-bit comparator equal for signal <hdmi_phy_es2_n1q_m[3]_hdmi_phy_es2_n0q_m[3]_equal_1604_o> created at line 6780
    Found 4-bit comparator greater for signal <hdmi_phy_es2_n0q_m[3]_hdmi_phy_es2_n1q_m[3]_LessThan_1614_o> created at line 6791
    Found 4-bit comparator greater for signal <hdmi_phy_es2_n1q_m[3]_hdmi_phy_es2_n0q_m[3]_LessThan_1616_o> created at line 6791
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1717_o> created at line 6858
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1786_o> created at line 7357
    Found 10-bit comparator not equal for signal <vtg_hcounter[9]_vtg_tr_hres[9]_equal_1985_o> created at line 7939
    Found 10-bit comparator equal for signal <vtg_hcounter[9]_vtg_tr_hsync_start[9]_equal_1986_o> created at line 7942
    Found 10-bit comparator not equal for signal <vtg_hcounter[9]_vtg_tr_hsync_end[9]_equal_1987_o> created at line 7945
    Found 10-bit comparator equal for signal <vtg_hcounter[9]_vtg_tr_hscan[9]_equal_1988_o> created at line 7948
    Found 12-bit comparator equal for signal <vtg_vcounter[11]_vtg_tr_vscan[11]_equal_1989_o> created at line 7950
    Found 12-bit comparator not equal for signal <vtg_vcounter[11]_vtg_tr_vres[11]_equal_1995_o> created at line 7960
    Found 12-bit comparator equal for signal <vtg_vcounter[11]_vtg_tr_vsync_start[11]_equal_1996_o> created at line 7963
    Found 12-bit comparator not equal for signal <vtg_vcounter[11]_vtg_tr_vsync_end[11]_equal_1997_o> created at line 7966
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2472_o> created at line 9092
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_2619_o> created at line 10619
    WARNING:Xst:2404 -  FFs/Latches <videomixersoc_sdram_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  16 RAM(s).
	inferred   3 Multiplier(s).
	inferred 140 Adder/Subtractor(s).
	inferred 2703 D-type flip-flop(s).
	inferred  51 Comparator(s).
	inferred 559 Multiplexer(s).
	inferred   7 Tristate(s).
	inferred  11 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_6_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_7_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_7_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_8_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_8_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_12_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_13_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_13_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_20_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 22
 10240x32-bit dual-port RAM                            : 1
 1024x32-bit dual-port RAM                             : 3
 16x16-bit single-port Read Only RAM                   : 1
 16x64-bit dual-port RAM                               : 1
 16x8-bit dual-port RAM                                : 2
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x10-bit single-port Read Only RAM                    : 1
 4x30-bit dual-port RAM                                : 1
 4x64-bit dual-port RAM                                : 1
 512x67-bit dual-port RAM                              : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x22-bit dual-port RAM                                : 4
# Multipliers                                          : 4
 32x32-bit multiplier                                  : 1
 9x6-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 155
 1-bit adder                                           : 2
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 1
 14-bit adder                                          : 4
 17-bit subtractor                                     : 1
 2-bit adder                                           : 31
 2-bit subtractor                                      : 4
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 20
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 39
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 3
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 3
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 7
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 3
# Registers                                            : 596
 1-bit register                                        : 293
 10-bit register                                       : 25
 11-bit register                                       : 1
 12-bit register                                       : 20
 13-bit register                                       : 10
 14-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 29
 20-bit register                                       : 4
 23-bit register                                       : 5
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 2
 29-bit register                                       : 2
 3-bit register                                        : 12
 30-bit register                                       : 10
 32-bit register                                       : 35
 4-bit register                                        : 43
 5-bit register                                        : 13
 57-bit register                                       : 1
 6-bit register                                        : 7
 64-bit register                                       : 1
 67-bit register                                       : 1
 7-bit register                                        : 2
 8-bit register                                        : 61
 9-bit register                                        : 9
# Comparators                                          : 62
 1-bit comparator equal                                : 14
 10-bit comparator equal                               : 2
 10-bit comparator not equal                           : 3
 11-bit comparator greater                             : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 6
 12-bit comparator not equal                           : 2
 13-bit comparator equal                               : 4
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 707
 1-bit 2-to-1 multiplexer                              : 407
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 54
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 7
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 16
 2-bit 4-to-1 multiplexer                              : 2
 22-bit 2-to-1 multiplexer                             : 4
 23-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 15
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 16
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 85
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 14
# Xors                                                 : 44
 1-bit xor2                                            : 42
 10-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_phy_es1_cnt>: 1 register on signal <hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_phy_es0_cnt>: 1 register on signal <hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_phy_es2_cnt>: 1 register on signal <hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <fifo_graycounter1_q_binary>: 1 register on signal <fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <videomixersoc_sdram_counter1>: 1 register on signal <videomixersoc_sdram_counter1>.
The following registers are absorbed into counter <fifo_graycounter0_q_binary>: 1 register on signal <fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_counter>: 1 register on signal <videomixersoc_videomixersoc_counter>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_phy_rx_bitcount>: 1 register on signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_phy_tx_bitcount>: 1 register on signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_level>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_produce>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_consume>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_produce>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_level>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_consume>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_level>: 1 register on signal <videomixersoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_produce>: 1 register on signal <videomixersoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_consume>: 1 register on signal <videomixersoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_level>: 1 register on signal <videomixersoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_produce>: 1 register on signal <videomixersoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_consume>: 1 register on signal <videomixersoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_produce>: 1 register on signal <videomixersoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_level>: 1 register on signal <videomixersoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_consume>: 1 register on signal <videomixersoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_level>: 1 register on signal <videomixersoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_produce>: 1 register on signal <videomixersoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_consume>: 1 register on signal <videomixersoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <reader_level>: 1 register on signal <reader_level>.
The following registers are absorbed into counter <reader_rsv_level>: 1 register on signal <reader_rsv_level>.
The following registers are absorbed into counter <reader_produce>: 1 register on signal <reader_produce>.
The following registers are absorbed into counter <reader_consume>: 1 register on signal <reader_consume>.
The following registers are absorbed into counter <vtg_hcounter>: 1 register on signal <vtg_hcounter>.
The following registers are absorbed into counter <vtg_vcounter>: 1 register on signal <vtg_vcounter>.
The following registers are absorbed into counter <clocking_remaining_bits>: 1 register on signal <clocking_remaining_bits>.
The following registers are absorbed into counter <clocking_busy_counter>: 1 register on signal <clocking_busy_counter>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_time0>: 1 register on signal <videomixersoc_sdram_time0>.
The following registers are absorbed into counter <videomixersoc_sdram_time1>: 1 register on signal <videomixersoc_sdram_time1>.
The following registers are absorbed into counter <fifo_unpack_counter>: 1 register on signal <fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n56441> :
 	<Madd_n6001[1:0]> in block <top>, 	<Madd_n6004[2:0]_Madd> in block <top>, 	<Madd_n6010[1:0]> in block <top>, 	<Madd_n6013[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n56411> :
 	<Madd_n5923[1:0]> in block <top>, 	<Madd_n5926[2:0]_Madd> in block <top>, 	<Madd_n5932[1:0]> in block <top>, 	<Madd_n5935[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n56471> :
 	<Madd_n6079[1:0]> in block <top>, 	<Madd_n6082[2:0]_Madd> in block <top>, 	<Madd_n6085[1:0]> in block <top>, 	<Madd_n6091[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n56421> :
 	<Madd_n5959[1:0]> in block <top>, 	<Madd_n5962[2:0]_Madd> in block <top>, 	<Madd_n5968[1:0]> in block <top>, 	<Madd_n5971[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n56391> :
 	<Madd_n5881[1:0]> in block <top>, 	<Madd_n5884[2:0]_Madd> in block <top>, 	<Madd_n5887[1:0]> in block <top>, 	<Madd_n5893[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n56451> :
 	<Madd_n6037[1:0]> in block <top>, 	<Madd_n6040[2:0]_Madd> in block <top>, 	<Madd_n6043[1:0]> in block <top>, 	<Madd_n6049[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1537_OUT1> :
 	<Madd_n5981> in block <top>, 	<Madd_n5982> in block <top>, 	<Madd_n5990> in block <top>, 	<Madd_n5991> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1480_OUT1> :
 	<Madd_n5903> in block <top>, 	<Madd_n5904> in block <top>, 	<Madd_n5912> in block <top>, 	<Madd_n5913> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1594_OUT1> :
 	<Madd_n6059> in block <top>, 	<Madd_n6060> in block <top>, 	<Madd_n6068> in block <top>, 	<Madd_n6069> in block <top>.
	Found pipelined multiplier on signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1417_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1414_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1416_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_8> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(vtg_phy_payload_p3_y,vtg_phy_payload_p3_cb_cr,vtg_phy_payload_p2_y,vtg_phy_payload_p2_cb_cr,vtg_phy_payload_p1_y,vtg_phy_payload_p1_cb_cr,vtg_phy_payload_p0_y,vtg_phy_payload_p0_cb_cr,vtg_active,vtg_phy_payload_vsync,vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <pix_clk>       | rise     |
    |     addrB          | connected to signal <fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<2:1>> |          |
    |     diA            | connected to signal <(_n6371,_n6370,_n6369,_n6368,_n6367,_n6366,_n6365,_n6364)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     addrB          | connected to signal <memadr_8>      |          |
    |     doB            | connected to signal <videomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_7> will be implemented as a BLOCK RAM, absorbing the following register(s): <compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <reader_wrport_we> | high     |
    |     addrA          | connected to signal <reader_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <reader_consume> |          |
    |     doB            | connected to signal <compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<2:1>> |          |
    |     diA            | connected to signal <(videomixersoc_tag_di_dirty,"00",rhs_array_muxed32<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     addrB          | connected to signal <memadr_8>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <videomixersoc_videomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <videomixersoc_videomixersoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <videomixersoc_videomixersoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <videomixersoc_videomixersoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <videomixersoc_videomixersoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <videomixersoc_videomixersoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10240-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <firmware_ram_we<3>> | high     |
    |     weA<2>         | connected to signal <firmware_ram_we<2>> | high     |
    |     weA<1>         | connected to signal <firmware_ram_we<1>> | high     |
    |     weA<0>         | connected to signal <firmware_ram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <firmware_ram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_videomixersoc_interface3_adr[4]_GND_1_o_wide_mux_2039_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_interface_adr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n8988> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <videomixersoc_videomixersoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1417_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1414_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1416_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_length_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_base0_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 22
 10240x32-bit single-port block RAM                    : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 16x16-bit single-port distributed Read Only RAM       : 1
 16x64-bit dual-port block RAM                         : 1
 16x8-bit dual-port distributed RAM                    : 2
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x10-bit single-port distributed Read Only RAM        : 1
 4x30-bit dual-port distributed RAM                    : 1
 4x64-bit dual-port distributed RAM                    : 1
 512x67-bit dual-port block RAM                        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x22-bit dual-port distributed RAM                    : 4
# Multipliers                                          : 4
 32x32-bit registered multiplier                       : 1
 9x6-bit registered multiplier                         : 1
 9x8-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 38
 10-bit adder                                          : 2
 12-bit adder                                          : 4
 17-bit subtractor                                     : 1
 2-bit adder                                           : 4
 23-bit adder                                          : 2
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 6
 8-bit adder                                           : 1
 9-bit subtractor                                      : 3
# Adder Trees                                          : 9
 4-bit / 6-inputs adder tree                           : 6
 4-bit / 8-inputs adder tree                           : 3
# Counters                                             : 51
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 10-bit up counter                                     : 3
 11-bit down counter                                   : 1
 12-bit up counter                                     : 1
 2-bit down counter                                    : 4
 2-bit up counter                                      : 3
 24-bit up counter                                     : 2
 3-bit up counter                                      : 8
 32-bit up counter                                     : 1
 4-bit down counter                                    : 3
 4-bit up counter                                      : 9
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Accumulators                                         : 3
 6-bit up accumulator                                  : 3
# Registers                                            : 3383
 Flip-Flops                                            : 3383
# Comparators                                          : 62
 1-bit comparator equal                                : 14
 10-bit comparator equal                               : 2
 10-bit comparator not equal                           : 3
 11-bit comparator greater                             : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 6
 12-bit comparator not equal                           : 2
 13-bit comparator equal                               : 4
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1227
 1-bit 2-to-1 multiplexer                              : 945
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 80
 1-bit 8-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 12
 2-bit 4-to-1 multiplexer                              : 2
 22-bit 2-to-1 multiplexer                             : 4
 23-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 38
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 15
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 66
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 14
# Xors                                                 : 44
 1-bit xor2                                            : 42
 10-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <videomixersoc_videomixersoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videomixersoc_adr_offset_r> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <i2cshiftreg_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <videomixersoc_sdram_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 010   | 010
 111   | 011
 100   | 100
 101   | 101
 110   | 110
 001   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <videomixersoc_sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <videomixersoc_sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_12> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_13> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface6_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface2_dat_r_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface2_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface2_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface2_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface2_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface2_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface2_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface8_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface8_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface8_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_interface8_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ddrphy_record2_wrdata_mask_1> <ddrphy_record3_wrdata_mask_0> <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_n1q_m_0> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_tag_mem28>, <Mram_tag_mem29> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fx2_hack_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <period> <videomixersoc_sdram_counter1_0> <spiflash_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <fx2_hack_samp_count_0> <counter_0> <spiflash_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <fx2_hack_samp_count_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <counter_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <videomixersoc_sdram_a_10> <ddrphy_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <videomixersoc_sdram_dfi_p1_wrdata_en> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <videomixersoc_sdram_dfi_p1_cas_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 26.
Forward register balancing over carry chain Mcount_crg_por_cy<0>
Forward register balancing over carry chain Madd_n6173_cy<0>
Forward register balancing over carry chain lm32_cpu/Mcount_cc_cy<0>
Forward register balancing over carry chain lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>
Forward register balancing over carry chain lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <cmd_is_read> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videomixersoc_sdram_dfi_p0_rddata_en_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_0_BRB0 chroma_upsampler_record0_ycbcr_n_y_0_BRB1 chroma_upsampler_record0_ycbcr_n_y_0_BRB2 chroma_upsampler_record0_ycbcr_n_y_0_BRB3 chroma_upsampler_record0_ycbcr_n_y_0_BRB4 chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_1_BRB2 chroma_upsampler_record0_ycbcr_n_y_1_BRB3 chroma_upsampler_record0_ycbcr_n_y_1_BRB4 chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_2_BRB2 chroma_upsampler_record0_ycbcr_n_y_2_BRB3 chroma_upsampler_record0_ycbcr_n_y_2_BRB4 chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_3_BRB2 chroma_upsampler_record0_ycbcr_n_y_3_BRB3 chroma_upsampler_record0_ycbcr_n_y_3_BRB4 chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_4_BRB2 chroma_upsampler_record0_ycbcr_n_y_4_BRB3 chroma_upsampler_record0_ycbcr_n_y_4_BRB4 chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_5_BRB2 chroma_upsampler_record0_ycbcr_n_y_5_BRB3 chroma_upsampler_record0_ycbcr_n_y_5_BRB4 chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_6_BRB2 chroma_upsampler_record0_ycbcr_n_y_6_BRB3 chroma_upsampler_record0_ycbcr_n_y_6_BRB4 chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_7_BRB2 chroma_upsampler_record0_ycbcr_n_y_7_BRB3 chroma_upsampler_record0_ycbcr_n_y_7_BRB4 chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) chroma_upsampler_source_y_0 has(ve) been backward balanced into : chroma_upsampler_source_y_0_BRB0 chroma_upsampler_source_y_0_BRB1 chroma_upsampler_source_y_0_BRB2 chroma_upsampler_source_y_0_BRB3 chroma_upsampler_source_y_0_BRB4 chroma_upsampler_source_y_0_BRB5.
	Register(s) chroma_upsampler_source_y_1 has(ve) been backward balanced into : chroma_upsampler_source_y_1_BRB2 chroma_upsampler_source_y_1_BRB3 chroma_upsampler_source_y_1_BRB4 chroma_upsampler_source_y_1_BRB5.
	Register(s) chroma_upsampler_source_y_2 has(ve) been backward balanced into : chroma_upsampler_source_y_2_BRB2 chroma_upsampler_source_y_2_BRB3 chroma_upsampler_source_y_2_BRB4 chroma_upsampler_source_y_2_BRB5.
	Register(s) chroma_upsampler_source_y_3 has(ve) been backward balanced into : chroma_upsampler_source_y_3_BRB2 chroma_upsampler_source_y_3_BRB3 chroma_upsampler_source_y_3_BRB4 chroma_upsampler_source_y_3_BRB5.
	Register(s) chroma_upsampler_source_y_4 has(ve) been backward balanced into : chroma_upsampler_source_y_4_BRB2 chroma_upsampler_source_y_4_BRB3 chroma_upsampler_source_y_4_BRB4 chroma_upsampler_source_y_4_BRB5.
	Register(s) chroma_upsampler_source_y_5 has(ve) been backward balanced into : chroma_upsampler_source_y_5_BRB2 chroma_upsampler_source_y_5_BRB3 chroma_upsampler_source_y_5_BRB4 chroma_upsampler_source_y_5_BRB5.
	Register(s) chroma_upsampler_source_y_6 has(ve) been backward balanced into : chroma_upsampler_source_y_6_BRB2 chroma_upsampler_source_y_6_BRB3 chroma_upsampler_source_y_6_BRB4 chroma_upsampler_source_y_6_BRB5.
	Register(s) chroma_upsampler_source_y_7 has(ve) been backward balanced into : chroma_upsampler_source_y_7_BRB2 chroma_upsampler_source_y_7_BRB3 chroma_upsampler_source_y_7_BRB4 chroma_upsampler_source_y_7_BRB5.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4 ddrphy_rddata_sr_1_BRB5.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11 ddrphy_rddata_sr_2_BRB12.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB10 ddrphy_rddata_sr_3_BRB11 ddrphy_rddata_sr_3_BRB12.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB10 ddrphy_rddata_sr_4_BRB11 ddrphy_rddata_sr_4_BRB12.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) fifo_pix_y_0 has(ve) been backward balanced into : fifo_pix_y_0_BRB0 fifo_pix_y_0_BRB1 fifo_pix_y_0_BRB2 fifo_pix_y_0_BRB3 fifo_pix_y_0_BRB4 fifo_pix_y_0_BRB5.
	Register(s) fifo_pix_y_1 has(ve) been backward balanced into : fifo_pix_y_1_BRB2 fifo_pix_y_1_BRB3 fifo_pix_y_1_BRB4 fifo_pix_y_1_BRB5.
	Register(s) fifo_pix_y_2 has(ve) been backward balanced into : fifo_pix_y_2_BRB2 fifo_pix_y_2_BRB3 fifo_pix_y_2_BRB4 fifo_pix_y_2_BRB5.
	Register(s) fifo_pix_y_3 has(ve) been backward balanced into : fifo_pix_y_3_BRB2 fifo_pix_y_3_BRB3 fifo_pix_y_3_BRB4 fifo_pix_y_3_BRB5.
	Register(s) fifo_pix_y_4 has(ve) been backward balanced into : fifo_pix_y_4_BRB2 fifo_pix_y_4_BRB3 fifo_pix_y_4_BRB4 fifo_pix_y_4_BRB5.
	Register(s) fifo_pix_y_5 has(ve) been backward balanced into : fifo_pix_y_5_BRB2 fifo_pix_y_5_BRB3 fifo_pix_y_5_BRB4 fifo_pix_y_5_BRB5.
	Register(s) fifo_pix_y_6 has(ve) been backward balanced into : fifo_pix_y_6_BRB2 fifo_pix_y_6_BRB3 fifo_pix_y_6_BRB4 fifo_pix_y_6_BRB5.
	Register(s) fifo_pix_y_7 has(ve) been backward balanced into : fifo_pix_y_7_BRB2 fifo_pix_y_7_BRB3 fifo_pix_y_7_BRB4 fifo_pix_y_7_BRB5.
	Register(s) hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_phy_es0_q_m_8_BRB0 hdmi_phy_es0_q_m_8_BRB2 hdmi_phy_es0_q_m_8_BRB3 hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_phy_es1_q_m_8_BRB0 hdmi_phy_es1_q_m_8_BRB2 hdmi_phy_es1_q_m_8_BRB3 hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_phy_es2_q_m_8_BRB0 hdmi_phy_es2_q_m_8_BRB2 hdmi_phy_es2_q_m_8_BRB3 hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB0 new_master_dat_r_ack0_BRB1 new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB4 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB7 new_master_dat_r_ack0_BRB8 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB10 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB12.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB0 new_master_dat_r_ack1_BRB1 new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB4 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB7 new_master_dat_r_ack1_BRB8 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB10 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB12.
	Register(s) new_master_dat_r_ack10 has(ve) been backward balanced into : new_master_dat_r_ack10_BRB0 new_master_dat_r_ack10_BRB1 new_master_dat_r_ack10_BRB2 new_master_dat_r_ack10_BRB3 new_master_dat_r_ack10_BRB4.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB0 new_master_dat_r_ack2_BRB1 new_master_dat_r_ack2_BRB2 new_master_dat_r_ack2_BRB3 new_master_dat_r_ack2_BRB4 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB7 new_master_dat_r_ack2_BRB8 new_master_dat_r_ack2_BRB9 new_master_dat_r_ack2_BRB10 new_master_dat_r_ack2_BRB11 new_master_dat_r_ack2_BRB12.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB1 new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB3 new_master_dat_r_ack3_BRB5 new_master_dat_r_ack3_BRB6 new_master_dat_r_ack3_BRB7 new_master_dat_r_ack3_BRB8 new_master_dat_r_ack3_BRB9 new_master_dat_r_ack3_BRB10.
	Register(s) new_master_dat_r_ack4 has(ve) been backward balanced into : new_master_dat_r_ack4_BRB0 new_master_dat_r_ack4_BRB1 new_master_dat_r_ack4_BRB2 new_master_dat_r_ack4_BRB3 new_master_dat_r_ack4_BRB4.
	Register(s) new_master_dat_r_ack6 has(ve) been backward balanced into : new_master_dat_r_ack6_BRB1 new_master_dat_r_ack6_BRB2 new_master_dat_r_ack6_BRB3 new_master_dat_r_ack6_BRB4 new_master_dat_r_ack6_BRB7 new_master_dat_r_ack6_BRB9 .
	Register(s) new_master_dat_r_ack7 has(ve) been backward balanced into : new_master_dat_r_ack7_BRB1 new_master_dat_r_ack7_BRB2 new_master_dat_r_ack7_BRB3 new_master_dat_r_ack7_BRB4 new_master_dat_r_ack7_BRB7 new_master_dat_r_ack7_BRB9 .
	Register(s) new_master_dat_r_ack8 has(ve) been backward balanced into : new_master_dat_r_ack8_BRB1 new_master_dat_r_ack8_BRB2 new_master_dat_r_ack8_BRB3 new_master_dat_r_ack8_BRB4 new_master_dat_r_ack8_BRB7 new_master_dat_r_ack8_BRB9 .
	Register(s) new_master_dat_r_ack9 has(ve) been backward balanced into : new_master_dat_r_ack9_BRB1 new_master_dat_r_ack9_BRB2 new_master_dat_r_ack9_BRB3 new_master_dat_r_ack9_BRB4 new_master_dat_r_ack9_BRB7 new_master_dat_r_ack9_BRB9 .
	Register(s) videomixersoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : videomixersoc_sdram_dfi_p0_rddata_en_BRB1 videomixersoc_sdram_dfi_p0_rddata_en_BRB2.
	Register(s) ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
Unit <top> processed.
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_0 has been replicated 2 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_1 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_2 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_3 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_4 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_5 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 10-bit shift register for signal <hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_phy_es0_new_de2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7_BRB5>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 5-bit shift register for signal <new_master_dat_r_ack4_BRB0>.
	Found 5-bit shift register for signal <new_master_dat_r_ack4_BRB1>.
	Found 5-bit shift register for signal <new_master_dat_r_ack4_BRB2>.
	Found 5-bit shift register for signal <new_master_dat_r_ack4_BRB3>.
	Found 5-bit shift register for signal <new_master_dat_r_ack10_BRB1>.
	Found 5-bit shift register for signal <new_master_dat_r_ack10_BRB2>.
	Found 5-bit shift register for signal <new_master_dat_r_ack10_BRB3>.
	Found 5-bit shift register for signal <new_master_dat_r_ack10_BRB4>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB8>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB9>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB10>.
	Found 4-bit shift register for signal <new_master_dat_r_ack9_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack9_BRB9>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB12>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3585
 Flip-Flops                                            : 3585
# Shift Registers                                      : 67
 10-bit shift register                                 : 2
 2-bit shift register                                  : 35
 3-bit shift register                                  : 9
 4-bit shift register                                  : 12
 5-bit shift register                                  : 8
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pipistrello_base-videomixersoc-pipistrello.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5837
#      GND                         : 1
#      INV                         : 106
#      LUT1                        : 133
#      LUT2                        : 616
#      LUT3                        : 883
#      LUT4                        : 364
#      LUT5                        : 871
#      LUT6                        : 1723
#      MUXCY                       : 570
#      MUXF7                       : 66
#      VCC                         : 1
#      XORCY                       : 503
# FlipFlops/Latches                : 3655
#      FD                          : 428
#      FDE                         : 171
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 763
#      FDRE                        : 2130
#      FDS                         : 15
#      FDSE                        : 135
#      ODDR2                       : 7
# RAMS                             : 309
#      RAM16X1D                    : 197
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 44
#      RAMB8BWER                   : 4
# Shift Registers                  : 67
#      SRLC16E                     : 67
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 61
#      BUFIO2                      : 1
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 23
#      OBUF                        : 28
#      OBUFDS                      : 4
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 6
#      DSP48A1                     : 6
# Others                           : 45
#      BUFPLL                      : 2
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 24
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3655  out of  54576     6%  
 Number of Slice LUTs:                 5285  out of  27288    19%  
    Number used as Logic:              4696  out of  27288    17%  
    Number used as Memory:              589  out of   6408     9%  
       Number used as RAM:              522
       Number used as SRL:               67

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6717
   Number with an unused Flip Flop:    3062  out of   6717    45%  
   Number with an unused LUT:          1432  out of   6717    21%  
   Number of fully used LUT-FF pairs:  2223  out of   6717    33%  
   Number of unique control sets:       161

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  64  out of    218    29%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               46  out of    116    39%  
    Number using Block RAM only:         46
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of DSP48A1s:                      6  out of     58    10%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | PLL_ADV:CLKOUT5        | 3503  |
clk50                              | PLL_ADV:CLKOUT2        | 70    |
clocking_clk_pix_unbuffered        | PLL_ADV:CLKOUT2        | 452   |
clocking_clk_pix_unbuffered        | PLL_ADV:CLKOUT1        | 15    |
clk50                              | IBUFG                  | 2     |
clk50                              | PLL_ADV:CLKOUT3        | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.135ns (Maximum Frequency: 45.178MHz)
   Minimum input arrival time before clock: 3.372ns
   Maximum output required time after clock: 6.019ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 22.135ns (frequency: 45.178MHz)
  Total number of paths / destination ports: 459840 / 12465
-------------------------------------------------------------------------
Delay:               13.281ns (Levels of Logic = 15)
  Source:            videomixersoc_videomixersoc_interface_adr_2_1 (FF)
  Destination:       videomixersoc_interface7_dat_r_0 (FF)
  Source Clock:      clk50 rising 1.7X
  Destination Clock: clk50 rising 1.7X

  Data Path: videomixersoc_videomixersoc_interface_adr_2_1 to videomixersoc_interface7_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.912  videomixersoc_videomixersoc_interface_adr_2_1 (videomixersoc_videomixersoc_interface_adr_2_1)
     LUT3:I0->O           19   0.205   1.072  Mmux_videomixersoc_interface9_adr[4]_GND_1_o_wide_mux_2077_OUT1101 (Mmux_videomixersoc_interface9_adr[4]_GND_1_o_wide_mux_2077_OUT110)
     LUT5:I4->O            5   0.205   0.715  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1101 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT110)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT116 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT115)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT117 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT116)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT118 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT117)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT119 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT118)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1110 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT119)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1111 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1110)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1112 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1112)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1113 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1113)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1114 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1114)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1115 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1115)
     LUT3:I2->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1116_SW0 (N2249)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1116 (Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1116)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT1117 (GND_1_o_videomixersoc_interface7_adr[5]_mux_2068_OUT<0>)
     FDR:D                     0.102          videomixersoc_interface7_dat_r_0
    ----------------------------------------
    Total                     13.281ns (3.624ns logic, 9.657ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocking_clk_pix_unbuffered'
  Clock period: 8.163ns (frequency: 122.502MHz)
  Total number of paths / destination ports: 10930 / 656
-------------------------------------------------------------------------
Delay:               8.163ns (Levels of Logic = 8)
  Source:            hdmi_phy_es2_n1q_m_1 (FF)
  Destination:       hdmi_phy_es2_cnt_5 (FF)
  Source Clock:      clocking_clk_pix_unbuffered rising
  Destination Clock: clocking_clk_pix_unbuffered rising

  Data Path: hdmi_phy_es2_n1q_m_1 to hdmi_phy_es2_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.137  hdmi_phy_es2_n1q_m_1 (hdmi_phy_es2_n1q_m_1)
     LUT4:I1->O            1   0.205   0.684  hdmi_phy_es2_n1q_m[3]_hdmi_phy_es2_n0q_m[3]_LessThan_1616_o1 (hdmi_phy_es2_n1q_m[3]_hdmi_phy_es2_n0q_m[3]_LessThan_1616_o1)
     LUT5:I3->O           18   0.203   1.050  GND_1_o_GND_1_o_or_1617_OUT<0>1 (GND_1_o_GND_1_o_or_1617_OUT<0>)
     LUT4:I3->O            2   0.205   0.721  Mmux_hdmi_phy_es2_cnt[5]_hdmi_phy_es2_cnt[5]_mux_1627_OUT_B_A3_SW1 (N2277)
     LUT5:I3->O            2   0.203   0.981  Mmux_hdmi_phy_es2_cnt[5]_hdmi_phy_es2_cnt[5]_mux_1627_OUT_B_rs_lut<2> (Mmux_hdmi_phy_es2_cnt[5]_hdmi_phy_es2_cnt[5]_mux_1627_OUT_B_rs_lut<2>)
     LUT6:I0->O            3   0.203   0.898  Mmux_hdmi_phy_es2_cnt[5]_hdmi_phy_es2_cnt[5]_mux_1627_OUT_B_rs_cy<2>12 (Mmux_hdmi_phy_es2_cnt[5]_hdmi_phy_es2_cnt[5]_mux_1627_OUT_B_rs_cy<2>)
     LUT6:I2->O            1   0.203   0.580  Mmux_hdmi_phy_es2_cnt[5]_hdmi_phy_es2_cnt[5]_mux_1627_OUT_B_rs_xor<5>11 (Mmux_hdmi_phy_es2_cnt[5]_hdmi_phy_es2_cnt[5]_mux_1627_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi_phy_es2_cnt_lut<5> (Maccum_hdmi_phy_es2_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi_phy_es2_cnt_xor<5> (Result<5>2)
     FDR:D                     0.102          hdmi_phy_es2_cnt_5
    ----------------------------------------
    Total                      8.163ns (2.112ns logic, 6.051ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 207 / 207
-------------------------------------------------------------------------
Offset:              3.372ns (Levels of Logic = 4)
  Source:            hdmi_sda (PAD)
  Destination:       videomixersoc_interface4_dat_r_0 (FF)
  Destination Clock: clk50 rising 1.7X

  Data Path: hdmi_sda to videomixersoc_interface4_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.827  hdmi_sda_IOBUF (N1761)
     LUT6:I2->O            1   0.203   0.000  Mmux_GND_1_o_videomixersoc_interface4_adr[5]_mux_2042_OUT119_F (N2323)
     MUXF7:I0->O           1   0.131   0.684  Mmux_GND_1_o_videomixersoc_interface4_adr[5]_mux_2042_OUT119 (Mmux_GND_1_o_videomixersoc_interface4_adr[5]_mux_2042_OUT118)
     LUT5:I3->O            1   0.203   0.000  Mmux_GND_1_o_videomixersoc_interface4_adr[5]_mux_2042_OUT120 (GND_1_o_videomixersoc_interface4_adr[5]_mux_2042_OUT<0>)
     FDR:D                     0.102          videomixersoc_interface4_dat_r_0
    ----------------------------------------
    Total                      3.372ns (1.861ns logic, 1.511ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 659 / 205
-------------------------------------------------------------------------
Offset:              6.019ns (Levels of Logic = 3)
  Source:            videomixersoc_videomixersoc_interface_adr_0 (FF)
  Destination:       OSERDES2:T4 (PAD)
  Source Clock:      clk50 rising 1.7X

  Data Path: videomixersoc_videomixersoc_interface_adr_0 to OSERDES2:T4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            251   0.447   2.067  videomixersoc_videomixersoc_interface_adr_0 (videomixersoc_videomixersoc_interface_adr_0)
     LUT3:I2->O            8   0.205   1.147  Mmux_videomixersoc_interface9_adr[4]_GND_1_o_wide_mux_2077_OUT1111 (Mmux_videomixersoc_interface9_adr[4]_GND_1_o_wide_mux_2077_OUT111)
     LUT5:I0->O            2   0.203   0.721  ddrphy_wrdata_en_SW0 (N1643)
     LUT6:I4->O           17   0.203   1.027  ddrphy_drive_dq_n01 (ddrphy_drive_dq_n0)
    OSERDES2:T4                0.000          OSERDES2
    ----------------------------------------
    Total                      6.019ns (1.058ns logic, 4.961ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_phy_es0_ed_2x_4 (hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 150 / 134
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       obj_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to obj_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (obj_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk50
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk50                      |   13.281|         |    1.919|         |
clocking_clk_pix_unbuffered|    1.263|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocking_clk_pix_unbuffered
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk50                      |    1.199|         |         |         |
clocking_clk_pix_unbuffered|    8.163|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 87.00 secs
Total CPU time to Xst completion: 85.88 secs
 
--> 


Total memory usage is 499596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  511 (   0 filtered)
Number of infos    :  108 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
pipistrello_base-videomixersoc-pipistrello.ucf
pipistrello_base-videomixersoc-pipistrello.ngc
pipistrello_base-videomixersoc-pipistrello.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pi
pistrello_base-videomixersoc-pipistrello.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"pipistrello_base-videomixersoc-pipistrello.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'GRPclk50', used in period specification
   'TSclk50', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_crg_clk50b = PERIOD "crg_clk50b" TSclk50 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk50', used in period specification
   'TSclk50', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_clocking_clk_pix_unbuffered = PERIOD
   "clocking_clk_pix_unbuffered" TSclk50 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk50b', used in period specification
   'TS_crg_clk50b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT3: <TIMESPEC TS_crg_pll_3_ = PERIOD "crg_pll_3_" TS_crg_clk50b /
   3.333333333 PHASE 4.166666667 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk50b', used in period specification
   'TS_crg_clk50b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT5: <TIMESPEC TS_crg_pll_5_ = PERIOD "crg_pll_5_" TS_crg_clk50b /
   1.666666667 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk50b', used in period specification
   'TS_crg_clk50b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT0: <TIMESPEC TS_crg_pll_0_ = PERIOD "crg_pll_0_" TS_crg_clk50b /
   6.666666667 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk50b', used in period specification
   'TS_crg_clk50b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT2: <TIMESPEC TS_crg_pll_2_ = PERIOD "crg_pll_2_" TS_crg_clk50b /
   3.333333333 PHASE 4.5 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clocking_pll_clk1 = PERIOD "clocking_pll_clk1"
   TS_clocking_clk_pix_unbuffered / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clocking_pll_clk0 = PERIOD "clocking_pll_clk0"
   TS_clocking_clk_pix_unbuffered / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clocking_pll_clk2 = PERIOD "clocking_pll_clk2"
   TS_clocking_clk_pix_unbuffered HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_clocking_clk_pix_unbuffered = PERIOD
   "clocking_clk_pix_unbuffered" TSclk50 HIGH 50%>).
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_1' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "pipistrello_base-videomixersoc-pipistrello.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "pipistrello_base-videomixersoc-pipistrello.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file pipistrello_base-videomixersoc-pipistrello_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:75a8210a) REAL time: 30 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <pix_clk>, that is driving the following (first 30) non-clock load pins.
   < PIN: Mmux_hdmi_phy_es0_out[9]_hdmi_phy_es0_out[4]_mux_1703_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es0_out[9]_hdmi_phy_es0_out[4]_mux_1703_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1705_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1705_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es1_out[9]_hdmi_phy_es1_out[4]_mux_1704_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es1_out[9]_hdmi_phy_es1_out[4]_mux_1704_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1705_OUT51.A3; >
   < PIN: Mmux_hdmi_phy_es0_out[9]_hdmi_phy_es0_out[4]_mux_1703_OUT51.A4; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:75a8210a) REAL time: 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4d05cc4a) REAL time: 32 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:145f26cb) REAL time: 1 mins 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:145f26cb) REAL time: 1 mins 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:145f26cb) REAL time: 1 mins 16 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:145f26cb) REAL time: 1 mins 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:145f26cb) REAL time: 1 mins 16 secs 

Phase 9.8  Global Placement
............................
......................................................
.......................................................................................................................................................................................
........................................................................................................................................................................................
................
Phase 9.8  Global Placement (Checksum:5215106) REAL time: 3 mins 55 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5215106) REAL time: 3 mins 56 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:24151dca) REAL time: 4 mins 13 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:24151dca) REAL time: 4 mins 13 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:91b6cfcb) REAL time: 4 mins 14 secs 

Total REAL time to Placer completion: 4 mins 21 secs 
Total CPU  time to Placer completion: 4 mins 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 3,649 out of  54,576    6%
    Number used as Flip Flops:               3,646
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,336 out of  27,288   15%
    Number used as logic:                    3,944 out of  27,288   14%
      Number using O6 output only:           2,951
      Number using O5 output only:             125
      Number using O5 and O6:                  868
      Number used as ROM:                        0
    Number used as Memory:                     312 out of   6,408    4%
      Number used as Dual Port RAM:            270
        Number using O6 output only:             2
        Number using O5 output only:            16
        Number using O5 and O6:                252
      Number used as Single Port RAM:            0
      Number used as Shift Register:            42
        Number using O6 output only:            17
        Number using O5 output only:             0
        Number using O5 and O6:                 25
    Number used exclusively as route-thrus:     80
      Number with same-slice register load:     73
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,649 out of   6,822   24%
  Number of MUXCYs used:                       648 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        5,328
    Number with an unused Flip Flop:         2,071 out of   5,328   38%
    Number with an unused LUT:                 992 out of   5,328   18%
    Number of fully used LUT-FF pairs:       2,265 out of   5,328   42%
    Number of unique control sets:             166
    Number of slice register sites lost
      to control set restrictions:             437 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        67 out of     218   30%
    Number of LOCed IOBs:                       67 out of      67  100%
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        44 out of     116   37%
  Number of RAMB8BWERs:                          4 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  29 out of     376    7%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   24
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             2 out of       8   25%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            6 out of      58   10%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.59

Peak Memory Usage:  881 MB
Total REAL time to MAP completion:  4 mins 26 secs 
Total CPU time to MAP completion:   4 mins 26 secs 

Mapping completed.
See MAP report file "pipistrello_base-videomixersoc-pipistrello_map.mrp" for
details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: pipistrello_base-videomixersoc-pipistrello.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,649 out of  54,576    6%
    Number used as Flip Flops:               3,646
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,336 out of  27,288   15%
    Number used as logic:                    3,944 out of  27,288   14%
      Number using O6 output only:           2,951
      Number using O5 output only:             125
      Number using O5 and O6:                  868
      Number used as ROM:                        0
    Number used as Memory:                     312 out of   6,408    4%
      Number used as Dual Port RAM:            270
        Number using O6 output only:             2
        Number using O5 output only:            16
        Number using O5 and O6:                252
      Number used as Single Port RAM:            0
      Number used as Shift Register:            42
        Number using O6 output only:            17
        Number using O5 output only:             0
        Number using O5 and O6:                 25
    Number used exclusively as route-thrus:     80
      Number with same-slice register load:     73
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,649 out of   6,822   24%
  Number of MUXCYs used:                       648 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        5,328
    Number with an unused Flip Flop:         2,071 out of   5,328   38%
    Number with an unused LUT:                 992 out of   5,328   18%
    Number of fully used LUT-FF pairs:       2,265 out of   5,328   42%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        67 out of     218   30%
    Number of LOCed IOBs:                       67 out of      67  100%
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        44 out of     116   37%
  Number of RAMB8BWERs:                          4 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  29 out of     376    7%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   24
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             2 out of       8   25%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            6 out of      58   10%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal videomixersoc_videomixersoc_serial_cts_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal videomixersoc_videomixersoc_serial_rts_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi_hpd_notif_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30637 unrouted;      REAL time: 10 secs 

Phase  2  : 26165 unrouted;      REAL time: 13 secs 

Phase  3  : 11887 unrouted;      REAL time: 24 secs 

Phase  4  : 11887 unrouted; (Setup:19689, Hold:11982, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: pipistrello_base-videomixersoc-pipistrello.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:19682, Hold:11671, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:19682, Hold:11671, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:19682, Hold:11671, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  8  : 0 unrouted; (Setup:19682, Hold:11671, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  9  : 0 unrouted; (Setup:19682, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase 10  : 0 unrouted; (Setup:19682, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 
Total REAL time to Router completion: 1 mins 6 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 1158 |  0.168     |  1.382      |
+---------------------+--------------+------+------+------------+-------------+
|             pix_clk |  BUFGMUX_X2Y2| No   |  128 |  0.572     |  1.785      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y1| No   |   18 |  0.528     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|           pix2x_clk | BUFGMUX_X3Y13| No   |   10 |  0.234     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|crg_clk_sdram_half_s |              |      |      |            |             |
|              hifted |  BUFGMUX_X2Y4| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|          dna_cnt<0> |         Local|      |    6 |  0.000     |  3.919      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|          pix10x_clk |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 19682 (Setup: 19682, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_crg_pll_5_ = PERIOD TIMEGRP "crg_pll_5 | SETUP       |    -2.076ns|    18.228ns|      10|       19682
  _" TS_crg_clk50b / 1.66666667 HIGH        | HOLD        |     0.044ns|            |       0|           0
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_2_ = PERIOD TIMEGRP "crg_pll_2 | SETUP       |     0.226ns|     5.698ns|       0|           0
  _" TS_crg_clk50b / 3.33333333 PHASE       | HOLD        |     0.486ns|            |       0|           0
     4.5 ns HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_clk_pix_unbuffered = PERIOD T | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  IMEGRP "clocking_clk_pix_unbuffered"      |             |            |            |        |            
      TSclk50 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_clk50b = PERIOD TIMEGRP "crg_clk50 | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  b" TSclk50 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_3_ = PERIOD TIMEGRP "crg_pll_3 | MINPERIOD   |     4.270ns|     1.730ns|       0|           0
  _" TS_crg_clk50b / 3.33333333 PHASE       |             |            |            |        |            
     4.16666667 ns HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk2 = PERIOD TIMEGRP "cl | SETUP       |     5.428ns|     6.236ns|       0|           0
  ocking_pll_clk2"         TS_clocking_clk_ | HOLD        |     0.243ns|            |       0|           0
  pix_unbuffered HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk1 = PERIOD TIMEGRP "cl | SETUP       |     6.868ns|     3.132ns|       0|           0
  ocking_pll_clk1"         TS_clocking_clk_ | HOLD        |     0.234ns|            |       0|           0
  pix_unbuffered / 2 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk50 = PERIOD TIMEGRP "GRPclk50" 20 ns | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_0_ = PERIOD TIMEGRP "crg_pll_0 | N/A         |         N/A|         N/A|     N/A|         N/A
  _" TS_crg_clk50b / 6.66666667 HIGH        |             |            |            |        |            
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk0 = PERIOD TIMEGRP "cl | N/A         |         N/A|         N/A|     N/A|         N/A
  ocking_pll_clk0"         TS_clocking_clk_ |             |            |            |        |            
  pix_unbuffered / 10 HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk50                        |     20.000ns|      8.000ns|     30.380ns|            0|           10|            0|       498342|
| TS_crg_clk50b                 |     20.000ns|      5.000ns|     30.380ns|            0|           10|            0|       487426|
|  TS_crg_pll_3_                |      6.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_crg_pll_5_                |     12.000ns|     18.228ns|          N/A|           10|            0|       487170|            0|
|  TS_crg_pll_0_                |      3.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_crg_pll_2_                |      6.000ns|      5.698ns|          N/A|            0|            0|          256|            0|
| TS_clocking_clk_pix_unbuffered|     20.000ns|      5.000ns|      6.264ns|            0|            0|            0|        10916|
|  TS_clocking_pll_clk1         |     10.000ns|      3.132ns|          N/A|            0|            0|           15|            0|
|  TS_clocking_pll_clk0         |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_clocking_pll_clk2         |     20.000ns|      6.236ns|          N/A|            0|            0|        10901|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 1 mins 12 secs 

Peak Memory Usage:  852 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 10 errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 1

Writing design to file pipistrello_base-videomixersoc-pipistrello.ncd



PAR done!
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE
   not set to PHASE_FREQ_LOCK. No phase relationship exists between the input
   clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14
.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-tsi pipistrello_base-videomixersoc-pipistrello.tsi
pipistrello_base-videomixersoc-pipistrello.ncd
pipistrello_base-videomixersoc-pipistrello.pcf


Design file:              pipistrello_base-videomixersoc-pipistrello.ncd
Physical constraint file: pipistrello_base-videomixersoc-pipistrello.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             summary report, limited to 0 item per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths
   covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control.
   Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Timing summary:
---------------

Timing errors: 10  Score: 19682 (Setup/Max: 19682, Hold: 0)

Constraints cover 498342 paths, 0 nets, and 27013 connections

Design statistics:
   Minimum period:  18.228ns (Maximum frequency:  54.861MHz)


Analysis completed Sun Aug  7 12:05:08 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 5
Total time: 12 secs 
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file pipistrello_base-videomixersoc-pipistrello.pcf.

Sun Aug  7 12:05:13 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "pipistrello_base-videomixersoc-pipistrello.bit".
Bitstream compression saved 4022496 bits.
Saving bit stream in "pipistrello_base-videomixersoc-pipistrello.bin".
Bitstream generation is complete.
n/d : 20/1
Firmware 31524 bytes (9436 bytes left)
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  pipistrello
Target:    pipistrello_base
Subtarget: VideomixerSoC
CPU type:  lm32
===========================
