-- generated by newgenasym Wed Jun  9 13:40:06 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tp is
    port (    
	\1\:       INOUT  STD_LOGIC);
end tp;
