{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-06 20:27:49.500\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m28\u001b[0m - \u001b[1mFrontPanel SDK Version: 5.3.6\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.505\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m39\u001b[0m - \u001b[1mFrontPanel API ready\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.665\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m117\u001b[0m - \u001b[1mBitstream file: c:\\Users\\User\\measurement_setting\\bitstream\\top_bh_fpga.bit\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.665\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m120\u001b[0m - \u001b[1mBitstream date: 2026-01-06 20:25:09\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.671\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m147\u001b[0m - \u001b[1mModel        : XEM7310-A75\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.672\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m148\u001b[0m - \u001b[1mSerial Number: 1917000Q6P\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.672\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m149\u001b[0m - \u001b[1mInterface    : USB 3\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.672\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m150\u001b[0m - \u001b[1mUSB Speed    : SUPER\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.673\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m151\u001b[0m - \u001b[1mMax Blocksize: 16384\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.673\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m152\u001b[0m - \u001b[1mWire Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.673\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m153\u001b[0m - \u001b[1mTrigger Width: 32\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.673\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m154\u001b[0m - \u001b[1mPipe Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.823\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m172\u001b[0m - \u001b[1mInput bitstream file: \"top_bh_fpga.bit\" is connected to the device!\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.824\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m184\u001b[0m - \u001b[1mFrontPanel is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.824\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m85\u001b[0m - \u001b[1mAutoWireIn is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.824\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m86\u001b[0m - \u001b[1mAutoWireOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.825\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m89\u001b[0m - \u001b[1mAutoTriggerOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-06 20:27:49.826\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m92\u001b[0m - \u001b[1mFPGA initialized!\n",
      "\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "p_config = { # Trigger는 다시 당겨지고..\n",
    "    \"asic_mode\":                      {\"trigger\": 1,  \"value\": 0},   # 0 training_only, 1 train_inf_sweep, 2 inference_only\n",
    "    \"training_epochs\":                {\"trigger\": 2,  \"value\": 200},\n",
    "    \"inference_epochs\":               {\"trigger\": 3,  \"value\": 500},\n",
    "    \"dataset\":                        {\"trigger\": 4,  \"value\": 1},   # 0 DVS_GESTURE, 1 N_MNIST, 2 NTIDIGITS\n",
    "    \"timesteps\":                      {\"trigger\": 5,  \"value\": 5},\n",
    "    \"input_size_layer1\":              {\"trigger\": 6,  \"value\": 578},\n",
    "    \"long_time_input_streaming_mode\": {\"trigger\": 7,  \"value\": 0},\n",
    "    \"binary_classifier_mode\":         {\"trigger\": 8,  \"value\": 0},\n",
    "    \"loser_encourage_mode\":           {\"trigger\": 9,  \"value\": 0},\n",
    "    \"layer1_cut_list\":                {\"trigger\": 10, \"value\": [256,17,171,342,342,342,342,342,342,342,342,342,342,342,496]},\n",
    "    \"layer2_cut_list\":                {\"trigger\": 11, \"value\": [256,17,171,342,342,342,342,342,342,342,342,342,342,342,496]},\n",
    "}\n",
    "\n",
    "import time\n",
    "import numpy as np\n",
    "from mms_ok import XEM7310\n",
    "from secrets import token_hex\n",
    "\n",
    "def signed_encoding_32bit(value):\n",
    "    return value & 0xFFFFFFFF\n",
    "def signed_decoding_32bit(value):\n",
    "    return value - 0x100000000 if value & 0x80000000 else value\n",
    "\n",
    "bitstream_path = r\"bitstream/top_bh_fpga.bit\"\n",
    "fpga = XEM7310(bitstream_path=bitstream_path)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-06 20:27:49.873\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m264\u001b[0m - \u001b[1mReset Start (1.0s)\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Resetting FPGA for 1.0 seconds...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-06 20:27:50.885\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m272\u001b[0m - \u001b[1mReset End (1.0s)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "System reset complete.\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "######### p_config mode ######################################################################\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-06 20:28:02.487\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mCheckTriggered\u001b[0m:\u001b[36m552\u001b[0m - \u001b[31m\u001b[1mTrigger (0x60) condition not met within 10.0s\u001b[0m\n"
     ]
    },
    {
     "ename": "TimeoutError",
     "evalue": "Trigger (0x60) condition not met within timeout",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mTimeoutError\u001b[0m                              Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[2], line 125\u001b[0m\n\u001b[0;32m    121\u001b[0m fpga\u001b[38;5;241m.\u001b[39mSetWireInValue(\u001b[38;5;241m0x01\u001b[39m, signed_encoding_32bit(\u001b[38;5;241m0\u001b[39m))\n\u001b[0;32m    123\u001b[0m fpga\u001b[38;5;241m.\u001b[39mActivateTriggerIn(\u001b[38;5;241m0x40\u001b[39m, \u001b[38;5;241m31\u001b[39m)\n\u001b[1;32m--> 125\u001b[0m \u001b[43mfpga\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mCheckTriggered\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m0x60\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtimeout\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;241;43m10.0\u001b[39;49m\u001b[43m)\u001b[49m \u001b[38;5;66;03m# config 다됐냐\u001b[39;00m\n\u001b[0;32m    131\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[0;32m    132\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m'\u001b[39m)\n",
      "File \u001b[1;32mc:\\Users\\User\\anaconda3\\envs\\ok\\lib\\site-packages\\mms_ok\\fpga.py:555\u001b[0m, in \u001b[0;36mXEM.CheckTriggered\u001b[1;34m(self, ep_addr, mask, timeout)\u001b[0m\n\u001b[0;32m    551\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m time\u001b[38;5;241m.\u001b[39mperf_counter() \u001b[38;5;241m-\u001b[39m start_time \u001b[38;5;241m>\u001b[39m timeout:\n\u001b[0;32m    552\u001b[0m     logger\u001b[38;5;241m.\u001b[39merror(\n\u001b[0;32m    553\u001b[0m         \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mTrigger (\u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mhex\u001b[39m(ep_addr)\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m) condition not met within \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mtimeout\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124ms\u001b[39m\u001b[38;5;124m\"\u001b[39m,\n\u001b[0;32m    554\u001b[0m     )\n\u001b[1;32m--> 555\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mTimeoutError\u001b[39;00m(\n\u001b[0;32m    556\u001b[0m         \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mTrigger (\u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mhex\u001b[39m(ep_addr)\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m) condition not met within timeout\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m    557\u001b[0m     )\n",
      "\u001b[1;31mTimeoutError\u001b[0m: Trigger (0x60) condition not met within timeout"
     ]
    }
   ],
   "source": [
    "# ######### Reset ######################################################################\n",
    "reset_time = 1.0  # seconds\n",
    "print(f'Resetting FPGA for {reset_time} seconds...')\n",
    "fpga.reset(reset_address = 0x00, reset_time = reset_time, active_low = True)\n",
    "print('System reset complete.')\n",
    "time.sleep(1.0) # 이거 꼭 해라\n",
    "fpga.CheckTriggered(0x60, 1, timeout=10.0) # config 다됐냐\n",
    "# ######### Reset ######################################################################\n",
    "\n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "\n",
    "# fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "# ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "# print(f'WireOut 0x20 value: {ep20wireout}')\n",
    "# ep21wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x21))\n",
    "# print(f'WireOut 0x21 value: {ep21wireout}')\n",
    "\n",
    "# ######### p_config mode ######################################################################\n",
    "p_config_ongoing_sleep_time = 0.01  # seconds\n",
    "p_config_verbose = False\n",
    "# config mode on\n",
    "print(f'######### p_config mode ######################################################################')\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(1))\n",
    "fpga.ActivateTriggerIn(0x40, 0)\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "# asic_mode: 0 training_only, 1 train_inf_sweep, 2 inference_only \n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['asic_mode']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['asic_mode']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['asic_mode']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- asic_mode')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# training_epochs\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['training_epochs']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['training_epochs']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['training_epochs']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- training_epochs')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# inference_epochs\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['inference_epochs']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['inference_epochs']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['inference_epochs']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- inference_epochs')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# dataset: 0 DVS_GESTURE, 1 N_MNIST, 2 NTIDIGITS\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['dataset']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['dataset']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['dataset']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- dataset')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# timesteps\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['timesteps']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['timesteps']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['timesteps']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- timesteps')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# input_size_layer1_define\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['input_size_layer1']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['input_size_layer1']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['input_size_layer1']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- input_size_layer1')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# long_time_input_streaming_mode\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['long_time_input_streaming_mode']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['long_time_input_streaming_mode']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['long_time_input_streaming_mode']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- long_time_input_streaming_mode')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# binary_classifier_mode\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['binary_classifier_mode']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['binary_classifier_mode']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['binary_classifier_mode']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- binary_classifier_mode')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# loser_encourage_mode\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['loser_encourage_mode']['value']))\n",
    "fpga.ActivateTriggerIn(0x40, p_config['loser_encourage_mode']['trigger'])\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['loser_encourage_mode']['trigger']))\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "if p_config_verbose:\n",
    "    print(f'WireOut 0x20 value: {ep20wireout} <-- loser_encourage_mode')\n",
    "time.sleep(p_config_ongoing_sleep_time)\n",
    "# layer1_cut_list\n",
    "for i in range(15):\n",
    "    fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer1_cut_list']['value'][i]))\n",
    "    fpga.ActivateTriggerIn(0x40, p_config['layer1_cut_list']['trigger'])\n",
    "    fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer1_cut_list']['trigger']))\n",
    "    time.sleep(p_config_ongoing_sleep_time)\n",
    "    ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "    if p_config_verbose:\n",
    "        print(f'WireOut 0x20 value: {ep20wireout} <-- layer1_cut_list[{i}]')\n",
    "# layer2_cut_list\n",
    "for i in range(15):\n",
    "    fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer2_cut_list']['value'][i]))\n",
    "    fpga.ActivateTriggerIn(0x40, p_config['layer2_cut_list']['trigger'])\n",
    "    fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer2_cut_list']['trigger']))\n",
    "    time.sleep(p_config_ongoing_sleep_time)\n",
    "    ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "    if p_config_verbose:\n",
    "        print(f'WireOut 0x20 value: {ep20wireout} <-- layer2_cut_list[{i}]')\n",
    "# ######### p_config mode######################################################################\n",
    "        \n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "\n",
    "fpga.ActivateTriggerIn(0x40, 31)\n",
    "\n",
    "fpga.CheckTriggered(0x60, 1, timeout=10.0) # config 다됐냐\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "    \n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "\n",
    "# ######### p_config done mode ######################################################################\n",
    "print(f'######### p_config done mode ######################################################################')\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(2))\n",
    "fpga.ActivateTriggerIn(0x40, 0)\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "# ######### p_config done mode ######################################################################\n",
    "\n",
    "\n",
    "    \n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "print('')\n",
    "\n",
    "\n",
    "\n",
    "# ######### P_STATE_03_DRAMFILL_WEIGHT_DATA mode ######################################################################\n",
    "print(f'######### P_STATE_03_DRAMFILL_WEIGHT_DATA mode ######################################################################')\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(3))\n",
    "fpga.ActivateTriggerIn(0x40, 0)\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "\n",
    "\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(8)) # dram write address\n",
    "fpga.ActivateTriggerIn(0x40, 30)\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(16)) # dram write address last\n",
    "fpga.ActivateTriggerIn(0x40, 30)\n",
    "fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "fpga.CheckTriggered(0x60, 1, timeout=10.0) # config 다됐냐\n",
    "\n",
    "\n",
    "data = token_hex(64) # byte\n",
    "print(f\"Data: {data} [{type(data)}]\")\n",
    "\n",
    "transfer_byte = fpga.WriteToBlockPipeIn(0x80, data, reorder_str=True)\n",
    "print(f\"Transfer byte: {transfer_byte} bytes\")\n",
    "\n",
    "fpga.CheckTriggered(0x60, 1, timeout=10.0) # config 다됐냐\n",
    "# ######### P_STATE_03_DRAMFILL_WEIGHT_DATA mode ######################################################################\n",
    "\n",
    "\n",
    "\n",
    "# ######### P_STATE_04_DRAMFILL_WEIGHT_DATA_DONE mode ######################################################################\n",
    "# fpga.SetWireInValue(0x01, signed_encoding_32bit(1))\n",
    "# fpga.SetWireInValue(0x01, signed_encoding_32bit(0))\n",
    "# ######### P_STATE_04_DRAMFILL_WEIGHT_DATA_DONE mode ######################################################################\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "# ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "# print(f'WireOut 0x20 value: {ep20wireout}')\n",
    "# ep21wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x21))\n",
    "# print(f'WireOut 0x21 value: {ep21wireout}')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WireOut 0x20 value: 1\n",
      "WireOut 0x21 value: 1\n"
     ]
    }
   ],
   "source": [
    "# fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer2_cut_list']['trigger']))\n",
    "fpga.SetWireInValue(0x01, 11)\n",
    "\n",
    "ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "print(f'WireOut 0x20 value: {ep20wireout}')\n",
    "ep21wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x21))\n",
    "print(f'WireOut 0x21 value: {ep21wireout}')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WireOut 0x20 value: 0\n",
      "WireOut 0x21 value: 1\n"
     ]
    }
   ],
   "source": [
    "# # fpga.SetWireInValue(0x01, signed_encoding_32bit(p_config['layer2_cut_list']['trigger']))\n",
    "# fpga.SetWireInValue(0x01, 0)\n",
    "\n",
    "# ep20wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x20))\n",
    "# print(f'WireOut 0x20 value: {ep20wireout}')\n",
    "# ep21wireout = signed_decoding_32bit(fpga.GetWireOutValue(0x21))\n",
    "# print(f'WireOut 0x21 value: {ep21wireout}')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# fpga.close() "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ok",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
