****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 20:19:22 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_16_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_15_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0093     -0.0093

  i_img2_jtag_pnp_jpnp_shift_reg_reg_16_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0074      0.9300    0.0000     -0.0093 r    (17.85,16.85)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_16_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0058      0.9120    0.0284      0.0191 f    (17.60,16.85)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[16] (net)                               1      0.0017
  copt_h_inst_1409/I (CKBD1BWP16P90CPD)                                                     0.0058      0.9300    0.0001      0.0192 f    (16.41,24.34)
  copt_h_inst_1409/Z (CKBD1BWP16P90CPD)                                                     0.0041      0.9120    0.0088      0.0281 f    (16.26,24.34)
  copt_net_264 (net)                                                     1      0.0006
  U369/A1 (INR2D1BWP16P90CPD)                                                               0.0041      0.9300    0.0000      0.0281 f    (16.01,24.30)
  U369/ZN (INR2D1BWP16P90CPD)                                                               0.0072      0.9120    0.0102      0.0383 f    (15.87,24.34)
  n307 (net)                                                             1      0.0013
  i_img2_jtag_pnp_jpnp_shift_reg_reg_15_/D (DFCNQD1BWP16P90CPDILVT)                         0.0072      0.9300    0.0001      0.0383 f    (15.55,18.54)     s, n
  data arrival time                                                                                                           0.0383

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0016     -0.0016
  clock reconvergence pessimism                                                                                  -0.0075     -0.0091
  i_img2_jtag_pnp_jpnp_shift_reg_reg_15_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0074      1.0700    0.0000     -0.0091 r    (17.22,18.58)     s, n
  clock uncertainty                                                                                               0.0430      0.0339
  library hold time                                                                                     1.0000    0.0047      0.0385
  data required time                                                                                                          0.0385
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0385
  data arrival time                                                                                                          -0.0383
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -0.0002



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0044      0.9120    0.0014      0.5014 r    (61.75,13.65)
  tdi (net)                                                              1      0.0019
  FTB_1__42/I (BUFFD5BWP16P90CPDULVT)                                                       0.0044      0.9300    0.0001      0.5014 r    (59.58,14.54)     s
  FTB_1__42/Z (BUFFD5BWP16P90CPDULVT)                                                       0.0037      0.9120    0.0068      0.5082 r    (59.19,14.54)     s
  net_aps_2 (net)                                                        2      0.0045
  ZBUF_15_inst_45/I (BUFFD5BWP16P90CPDULVT)                                                 0.0037      0.9300    0.0001      0.5083 r    (57.62,13.97)
  ZBUF_15_inst_45/Z (BUFFD5BWP16P90CPDULVT)                                                 0.0036      0.9120    0.0066      0.5149 r    (58.01,13.97)
  ZBUF_15_0 (net)                                                        2      0.0045
  ZBUF_7_inst_44/I (CKBD14BWP16P90CPDULVT)                                                  0.0036      0.9300    0.0002      0.5152 r    (58.65,12.24)
  ZBUF_7_inst_44/Z (CKBD14BWP16P90CPDULVT)                                                  0.0176      0.9120    0.0149      0.5301 r    (59.55,12.24)
  dbg_dat_si[0] (net)                                                    1      0.1003
  dbg_dat_si[0] (out)                                                                       0.0178      0.9300    0.0026      0.5327 r    (61.75,12.45)
  data arrival time                                                                                                           0.5327

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.5327
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.9897



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                    0.0044      0.9120    0.0013      0.5013 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                                1      0.0018
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                          0.0044      0.9300    0.0001      0.5014 f    (54.79,13.94)     s, n
  data arrival time                                                                                                           0.5014

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0017     -0.0017
  clock reconvergence pessimism                                                                                  -0.0000     -0.0017
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0163      1.0700    0.0000     -0.0017 r    (56.46,13.97)     s, n
  clock uncertainty                                                                                               0.0430      0.0413
  library hold time                                                                                     1.0000    0.0105      0.0519
  data required time                                                                                                          0.0519
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0519
  data arrival time                                                                                                          -0.5014
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4495



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0103     -0.0103

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0186      0.9300    0.0000     -0.0103 r    (54.12,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0139      0.9120    0.0331      0.0228 r    (53.87,20.88)     s, n
  n403 (net)                                                             2      0.0045
  BUFT_RR_242/I (BUFFD12BWP16P90CPDULVT)                                                    0.0139      0.9300    0.0004      0.0232 r    (59.11,19.73)
  BUFT_RR_242/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0201      0.9120    0.0181      0.0413 r    (59.90,19.73)
  dbg_avail_force[0] (net)                                               1      0.1005
  dbg_avail_force[0] (out)                                                                  0.0204      0.9300    0.0032      0.0445 r    (61.75,17.73)
  data arrival time                                                                                                           0.0445

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.0445
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5015



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_38_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_37_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0097     -0.0097

  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0097      0.9300    0.0000     -0.0097 r    (27.12,9.36)      s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0085      0.9420    0.0535      0.0437 f    (26.87,9.36)      s, n
  i_img2_jtag_pnp_jpnp_shift_reg[38] (net)                               1      0.0013
  copt_h_inst_1349/I (BUFFSKND4BWP16P90CPD)                                                 0.0085      0.9300    0.0002      0.0439 f    (26.28,4.75)
  copt_h_inst_1349/Z (BUFFSKND4BWP16P90CPD)                                                 0.0080      0.9420    0.0230      0.0669 f    (26.50,4.75)
  copt_net_204 (net)                                                     1      0.0007
  U346/A1 (INR2D1BWP16P90CPD)                                                               0.0080      0.9300    0.0001      0.0670 f    (25.95,4.72)
  U346/ZN (INR2D1BWP16P90CPD)                                                               0.0142      0.9420    0.0205      0.0874 f    (26.09,4.75)
  n329 (net)                                                             1      0.0014
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/D (DFCNQD1BWP16P90CPDILVT)                         0.0142      0.9300    0.0002      0.0877 f    (28.69,8.18)      s, n
  data arrival time                                                                                                           0.0877

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                                0.0015      0.0015
  clock reconvergence pessimism                                                                                  -0.0061     -0.0046
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0144      1.0700    0.0000     -0.0046 r    (30.36,8.21)      s, n
  clock uncertainty                                                                                               0.0530      0.0484
  library hold time                                                                                     1.0000    0.0131      0.0615
  data required time                                                                                                          0.0615
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0615
  data arrival time                                                                                                          -0.0877
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0262



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0087      0.9420    0.0026      0.5026 r    (61.75,13.65)
  tdi (net)                                                              1      0.0019
  FTB_1__42/I (BUFFD5BWP16P90CPDULVT)                                                       0.0087      0.9300    0.0003      0.5028 r    (59.58,14.54)     s
  FTB_1__42/Z (BUFFD5BWP16P90CPDULVT)                                                       0.0058      0.9420    0.0116      0.5144 r    (59.19,14.54)     s
  net_aps_2 (net)                                                        2      0.0045
  ZBUF_15_inst_45/I (BUFFD5BWP16P90CPDULVT)                                                 0.0058      0.9300    0.0003      0.5148 r    (57.62,13.97)
  ZBUF_15_inst_45/Z (BUFFD5BWP16P90CPDULVT)                                                 0.0058      0.9420    0.0109      0.5256 r    (58.01,13.97)
  ZBUF_15_0 (net)                                                        2      0.0045
  ZBUF_7_inst_44/I (CKBD14BWP16P90CPDULVT)                                                  0.0058      0.9300    0.0008      0.5265 r    (58.65,12.24)
  ZBUF_7_inst_44/Z (CKBD14BWP16P90CPDULVT)                                                  0.0261      0.9420    0.0233      0.5498 r    (59.55,12.24)
  dbg_dat_si[0] (net)                                                    1      0.1003
  dbg_dat_si[0] (out)                                                                       0.0325      0.9300    0.0142      0.5640 r    (61.75,12.45)
  data arrival time                                                                                                           0.5640

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.5640
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0110



  Startpoint: dbg_ext_stat[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_ext_stat[0] (in)                                                                      0.0084      0.9420    0.0024      0.5024 f    (61.75,15.81)
  dbg_ext_stat[0] (net)                                                  1      0.0017
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                            0.0084      0.9300    0.0003      0.5027 f    (53.98,15.09)     s, n
  data arrival time                                                                                                           0.5027

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0054     -0.0054
  clock reconvergence pessimism                                                                                  -0.0000     -0.0054
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                           0.0257      1.0700    0.0000     -0.0054 r    (55.65,15.12)     s, n
  clock uncertainty                                                                                               0.0530      0.0476
  library hold time                                                                                     1.0000    0.0299      0.0774
  data required time                                                                                                          0.0774
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0774
  data arrival time                                                                                                          -0.5027
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4252



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0109     -0.0109

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0293      0.9300    0.0000     -0.0109 r    (54.12,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0231      0.9420    0.0635      0.0525 r    (53.87,20.88)     s, n
  n403 (net)                                                             2      0.0044
  BUFT_RR_242/I (BUFFD12BWP16P90CPDULVT)                                                    0.0231      0.9300    0.0013      0.0538 r    (59.11,19.73)
  BUFT_RR_242/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0300      0.9420    0.0295      0.0833 r    (59.90,19.73)
  dbg_avail_force[0] (net)                                               1      0.1005
  dbg_avail_force[0] (out)                                                                  0.0366      0.9300    0.0156      0.0989 r    (61.75,17.73)
  data arrival time                                                                                                           0.0989

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.0989
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5459



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_20_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_19_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0058     -0.0058

  i_img2_jtag_pnp_jpnp_shift_reg_reg_20_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0103      0.9300    0.0000     -0.0058 r    (25.14,14.54)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_20_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0064      0.9270    0.0385      0.0328 f    (24.89,14.54)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[20] (net)                               1      0.0012
  copt_h_inst_1367/I (BUFFSKND3BWP16P90CPD)                                                 0.0064      0.9300    0.0001      0.0329 f    (21.87,15.12)
  copt_h_inst_1367/Z (BUFFSKND3BWP16P90CPD)                                                 0.0051      0.9270    0.0140      0.0469 f    (22.09,15.12)
  copt_net_222 (net)                                                     1      0.0007
  U364/A1 (INR2D1BWP16P90CPD)                                                               0.0051      0.9300    0.0000      0.0469 f    (21.54,15.09)
  U364/ZN (INR2D1BWP16P90CPD)                                                               0.0086      0.9270    0.0127      0.0596 f    (21.68,15.12)
  n311 (net)                                                             1      0.0010
  i_img2_jtag_pnp_jpnp_shift_reg_reg_19_/D (DFCNQD1BWP16P90CPDILVT)                         0.0086      0.9300    0.0001      0.0597 f    (19.51,14.58)     s, n
  data arrival time                                                                                                           0.0597

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0007     -0.0007
  clock reconvergence pessimism                                                                                  -0.0046     -0.0053
  i_img2_jtag_pnp_jpnp_shift_reg_reg_19_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0103      1.0700    0.0000     -0.0053 r    (21.18,14.54)     s, n
  clock uncertainty                                                                                               0.0480      0.0427
  library hold time                                                                                     1.0000    0.0089      0.0516
  data required time                                                                                                          0.0516
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0516
  data arrival time                                                                                                          -0.0597
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0081



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0062      0.9270    0.0018      0.5018 r    (61.75,13.65)
  tdi (net)                                                              1      0.0019
  FTB_1__42/I (BUFFD5BWP16P90CPDULVT)                                                       0.0062      0.9300    0.0002      0.5020 r    (59.58,14.54)     s
  FTB_1__42/Z (BUFFD5BWP16P90CPDULVT)                                                       0.0047      0.9270    0.0090      0.5110 r    (59.19,14.54)     s
  net_aps_2 (net)                                                        2      0.0045
  ZBUF_15_inst_45/I (BUFFD5BWP16P90CPDULVT)                                                 0.0047      0.9300    0.0002      0.5111 r    (57.62,13.97)
  ZBUF_15_inst_45/Z (BUFFD5BWP16P90CPDULVT)                                                 0.0047      0.9270    0.0086      0.5198 r    (58.01,13.97)
  ZBUF_15_0 (net)                                                        2      0.0045
  ZBUF_7_inst_44/I (CKBD14BWP16P90CPDULVT)                                                  0.0047      0.9300    0.0005      0.5203 r    (58.65,12.24)
  ZBUF_7_inst_44/Z (CKBD14BWP16P90CPDULVT)                                                  0.0216      0.9270    0.0188      0.5391 r    (59.55,12.24)
  dbg_dat_si[0] (net)                                                    1      0.1003
  dbg_dat_si[0] (out)                                                                       0.0235      0.9300    0.0074      0.5465 r    (61.75,12.45)
  data arrival time                                                                                                           0.5465

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5465
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.9985



  Startpoint: dbg_ext_stat[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_ext_stat[0] (in)                                                                      0.0060      0.9270    0.0018      0.5018 f    (61.75,15.81)
  dbg_ext_stat[0] (net)                                                  1      0.0018
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                            0.0060      0.9300    0.0002      0.5020 f    (53.98,15.09)     s, n
  data arrival time                                                                                                           0.5020

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0019     -0.0019
  clock reconvergence pessimism                                                                                  -0.0000     -0.0019
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                           0.0207      1.0700    0.0000     -0.0019 r    (55.65,15.12)     s, n
  clock uncertainty                                                                                               0.0480      0.0461
  library hold time                                                                                     1.0000    0.0166      0.0626
  data required time                                                                                                          0.0626
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0626
  data arrival time                                                                                                          -0.5020
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4393



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0073     -0.0073

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0233      0.9300    0.0000     -0.0073 r    (54.12,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0179      0.9270    0.0457      0.0383 r    (53.87,20.88)     s, n
  n403 (net)                                                             2      0.0045
  BUFT_RR_242/I (BUFFD12BWP16P90CPDULVT)                                                    0.0179      0.9300    0.0008      0.0391 r    (59.11,19.73)
  BUFT_RR_242/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0248      0.9270    0.0233      0.0624 r    (59.90,19.73)
  dbg_avail_force[0] (net)                                               1      0.1005
  dbg_avail_force[0] (out)                                                                  0.0269      0.9300    0.0084      0.0708 r    (61.75,17.73)
  data arrival time                                                                                                           0.0708

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0708
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5228


1
