<? ?>

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="description" content="ASIC, FPGA, Full custom, Standard Cell, Memory Design Services Company" /> 
<meta name="keywords" content="ASIC, FPGA, Full custom, Standard Cell, Memory Design Services Company" /> 
<title>ASIC, FPGA, Full custom, Standard Cell, Memory Design Services Company</title>
<link rel="stylesheet" href="style_new.css" type="text/css" />
<link rel="stylesheet" href="style.css" type="text/css" />
<link rel="stylesheet" href="ddlevelsmenu-base.css" type="text/css" />
<script src="ddlevelsmenu.js" type="text/javascript"></script>
</head>
<body>

<div class="main_div">
<? include "includes/header.php" ?>

<div class="main_banner">

<img src="images/bannernanochip.jpg" width="980" height="200" border="0" />

</div><!--end of main_banner-->
<div class="main_content">
<? include "left_menu.php"?>
<div class="right_maincontent">

<div class="rightimg_top">
<div class="rightimg_left">
</div>
<div class="rightimg_mid">
<h3 class="h3class">Services</h3>
</div>
<div class="rightimg_right">
</div>
</div><!--end of rightimg_top-->

<div class="rightinner_content_inner">
  <p  class="right_content_style">The company specializes in providing design services and technology solutions in the following areas.</p>

  <ol>

  <li class="liclass">Library Development &ndash; Standard Cells, Memory Cells and IO Cells</li>

  <li class="liclass">Analog IP Development &ndash; Circuit Design & Full Custom Layout Design</li>

  <li class="liclass">Digital ASIC Design &ndash; RTL to GDSII &ndash; RTL Design, Synthesis, Simulation, Verification, Static Timing Analysis, Gate Level Simulation,  Physical Design</li>

  <li class="liclass">Analog & Mixed Signal SoC Design Solutions</li>

  <li class="liclass">PDK Development and Qualification</li>

  <li class="liclass">VLSI CAD & Design Automation</li>

  </ol>

  <p><strong>Foundry Exposure :</strong> TSMC, IBM, UMC, Chartered Semi, Magnachip, and many captive fabs</p>

  <p><strong>Process / Technolgy Nodes :</strong> CMOS / Bipolar / BiCMOS From 0.5u down to 90nm / 65nm / 45nm / 32nm / 28nm</p>

  <p><strong>EDA Tools Expertise :</strong> Cadence, Synopsys, Magma, Mentor & other Industry Standatrd tools</p>

  <p>Our experts provide solutions related to PDK development and Qualification, VSLI CAD and Design Automation solutions, Standard Cell design and characterization, Physical Verification and Parasitic Extraction solutions using Synopsys, Cadence and Mentor Graphics tool suites.</p>

  <p>Our engineers are working on many projects from RTL to GDS. </p>


</div>
</div><!--end of right_maincontent-->
</div><!--end of main_content-->
<? include "includes/footer.php" ?>

</div><!--end of main_div-->
</body>
</html>
