# sFPE_SAU
## Generics
* DM_OFFSET_WIDTH, *integer*,
* DM_ADDR_WIDTH, *integer*,
* DM_DATA_WIDTH, *integer*,
* DM_WB_NUM, *integer*,
* DM_RB_M_NUM, *integer*,
*	DM_RB_N_NUM, *integer*,
*	DM_RB_M_INITIAL0, *integer*,
*	DM_RB_M_INITIAL1, *integer*,
*	DM_RB_N_INITIAL0, *integer*,
*	DM_RB_N_INITIAL1, *integer*,
*	DM_WB_INITIAL0, *integer*,
*	DM_WB_INITIAL1, *integer*,
*	DM_RB_M_AUTOINC_SIZE0, *integer*,
*	DM_RB_M_AUTOINC_SIZE1, *integer*,
*	DM_RB_N_AUTOINC_SIZE0, *integer*,
*	DM_RB_N_AUTOINC_SIZE1, *integer*,
*	DM_WB_AUTOINC_SIZE0, *integer*,
*	DM_WB_AUTOINC_SIZE1, *integer*,
*	DM_OFFSET_EN, *boolean*,
*	DM_RB_M_SET_EN0, *boolean*,
*	DM_RB_M_SET_EN1, *boolean*,
*	DM_RB_N_SET_EN0, *boolean*,
*	DM_RB_N_SET_EN1, *boolean*,
*	DM_WB_SET_EN0, *boolean*,
*	DM_WB_SET_EN1, *boolean*,
*	DM_RB_M_AUTOINC_EN0, *boolean*,
*	DM_RB_M_AUTOINC_EN1, *boolean*,
*	DM_RB_N_AUTOINC_EN0, *boolean*,
*	DM_RB_N_AUTOINC_EN1, *boolean*,
*	DM_WB_AUTOINC_EN0, *boolean*,
*	DM_WB_AUTOINC_EN1, *boolean*,
*	DM_RB_M_INC_EN0, *boolean*,
*	DM_RB_M_INC_EN1, *boolean*,
*	DM_RB_N_INC_EN0, *boolean*,
*	DM_RB_N_INC_EN1, *boolean*,
*	DM_WB_INC_EN0, *boolean*,
*	DM_WB_INC_EN1, *boolean*,

## Ports
*	clk, *in std_logic*,
*	i_dm_rd_ofs_m, *in std_logic_vector (DM_OFFSET_WIDTH-1 downto 0)*,
*	i_dm_rd_ofs_n, *in std_logic_vector (DM_OFFSET_WIDTH-1 downto 0)*,
*	i_dm_rd_bs, *in std_logic_vector (DM_ADDR_WIDTH-1 downto 0)*,
*	i_dm_set_rb_m0, *in std_logic*,
*	i_dm_set_rb_m1, *in std_logic*,
*	i_dm_set_rb_n0, *in std_logic*,
*	i_dm_set_rb_n1, *in std_logic*,
*	i_dm_inc_rb_m0, *in std_logic*,
*	i_dm_inc_rb_m1, *in std_logic*,
*	i_dm_inc_rb_n0, *in std_logic*,
*	i_dm_inc_rb_n1, *in std_logic*,
*	i_dm_autoinc_rb_m, *in std_logic*,
*	i_dm_autoinc_rb_n, *in std_logic*,
*	i_dm_rb_sel_m, *in std_logic*,
*	i_dm_rb_sel_n, *in std_logic*,
*	i_dm_wr_ofs, *in std_logic_vector (DM_OFFSET_WIDTH-1 downto 0)*,
*	i_dm_wr_bs, *in std_logic_vector (DM_ADDR_WIDTH-1 downto 0)*,
*	i_dm_set_wb_0, *in std_logic*,
*	i_dm_set_wb_1, *in std_logic*,
*	i_dm_inc_wb_0, *in std_logic*,
*	i_dm_inc_wb_1, *in std_logic*,
*	i_dm_autoinc_wb, *in std_logic*,
*	i_dm_wb_sel, *in std_logic*,
*	o_dm_rd_addr_0, *out std_logic_vector (DM_ADDR_WIDTH-1 downto 0)*,
*	o_dm_rd_addr_1, *out std_logic_vector (DM_ADDR_WIDTH-1 downto 0)*,
*	o_dm_wr_addr, *out std_logic_vector (DM_ADDR_WIDTH-1 downto 0)
