# SytemVerilog_testbech_scrs
System Veriog test benches using Videdo design Suite .
Open the vivado Design suite .
Add simulation sources as System verilog.
copy the above Code.
Run behavirioul simulation.
