// Seed: 1985001674
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6,
    output supply0 id_7
);
  wire id_9;
endmodule
module module_1 (
    input  tri0 id_0
    , id_7,
    input  wand id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    output wor  id_5
);
  logic [7:0] id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_1,
      id_4,
      id_0,
      id_1,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_11;
  assign id_8[1] = 1;
  wand id_12;
  always @(posedge 1) id_12 = id_2;
  wire id_13;
endmodule
