Analysis & Synthesis report for ca1
Sat Oct 20 08:07:47 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |FIR|ps
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Source assignments for CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_j171:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |FIR
 17. Parameter Settings for User Entity Instance: Counter:coeff_mem_add_cnt
 18. Parameter Settings for User Entity Instance: Counter:input_ram_add_cnt
 19. Parameter Settings for User Entity Instance: CoeffRam:coeffram
 20. Parameter Settings for User Entity Instance: Register:coeff_reg
 21. Parameter Settings for User Entity Instance: SignExtend:se_coeff_mem_add_module
 22. Parameter Settings for User Entity Instance: Sub:ram_add_sub
 23. Parameter Settings for User Entity Instance: Mux:input_ram_add_mux
 24. Parameter Settings for User Entity Instance: Ram:input_ram
 25. Parameter Settings for User Entity Instance: Register:ram_reg
 26. Parameter Settings for User Entity Instance: Mult:mult
 27. Parameter Settings for User Entity Instance: Register:mult_pip_reg
 28. Parameter Settings for User Entity Instance: SignExtend:se_pip_mult_out_module
 29. Parameter Settings for User Entity Instance: Adder:addder
 30. Parameter Settings for User Entity Instance: Register:ouput_reg
 31. Parameter Settings for Inferred Entity Instance: CoeffRam:coeffram|altsyncram:memory_rtl_0
 32. Parameter Settings for Inferred Entity Instance: Mult:mult|lpm_mult:Mult0
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "Register:ram_reg"
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 20 08:07:47 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ca1                                             ;
; Top-level Entity Name              ; FIR                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,538                                           ;
;     Total combinational functions  ; 703                                             ;
;     Dedicated logic registers      ; 906                                             ;
; Total registers                    ; 906                                             ;
; Total pins                         ; 58                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,040                                           ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; FIR                ; ca1                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+---------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                            ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; ../FIR.v                              ; yes             ; User Verilog HDL File                                 ; H:/fir2/FIR.v                                                           ;         ;
; ../Sub.v                              ; yes             ; User Verilog HDL File                                 ; H:/fir2/Sub.v                                                           ;         ;
; ../SignExtend.v                       ; yes             ; User Verilog HDL File                                 ; H:/fir2/SignExtend.v                                                    ;         ;
; ../Register.v                         ; yes             ; User Verilog HDL File                                 ; H:/fir2/Register.v                                                      ;         ;
; ../ram.v                              ; yes             ; User Verilog HDL File                                 ; H:/fir2/ram.v                                                           ;         ;
; ../Mux.v                              ; yes             ; User Verilog HDL File                                 ; H:/fir2/Mux.v                                                           ;         ;
; ../Mult.v                             ; yes             ; User Verilog HDL File                                 ; H:/fir2/Mult.v                                                          ;         ;
; ../Counter.v                          ; yes             ; User Verilog HDL File                                 ; H:/fir2/Counter.v                                                       ;         ;
; ../CoeffRam.v                         ; yes             ; User Verilog HDL File                                 ; H:/fir2/CoeffRam.v                                                      ;         ;
; ../Adder.v                            ; yes             ; User Verilog HDL File                                 ; H:/fir2/Adder.v                                                         ;         ;
; /fir2/files/coeffs.txt                ; yes             ; Auto-Found File                                       ; /fir2/files/coeffs.txt                                                  ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                        ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_j171.tdf                ; yes             ; Auto-Generated Megafunction                           ; H:/fir2/q/db/altsyncram_j171.tdf                                        ;         ;
; db/ca1.ram0_coeffram_14470543.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; H:/fir2/q/db/ca1.ram0_coeffram_14470543.hdl.mif                         ;         ;
; lpm_mult.tdf                          ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                          ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                          ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                          ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_h1t.tdf                       ; yes             ; Auto-Generated Megafunction                           ; H:/fir2/q/db/mult_h1t.tdf                                               ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,538 ;
;                                             ;       ;
; Total combinational functions               ; 703   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 599   ;
;     -- 3 input functions                    ; 71    ;
;     -- <=2 input functions                  ; 33    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 652   ;
;     -- arithmetic mode                      ; 51    ;
;                                             ;       ;
; Total registers                             ; 906   ;
;     -- Dedicated logic registers            ; 906   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 58    ;
; Total memory bits                           ; 1040  ;
; Embedded Multiplier 9-bit elements          ; 2     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 922   ;
; Total fan-out                               ; 5704  ;
; Average fan-out                             ; 3.39  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; |FIR                                      ; 703 (17)          ; 906 (6)      ; 1040        ; 2            ; 0       ; 1         ; 58   ; 0            ; |FIR                                                                          ; work         ;
;    |CoeffRam:coeffram|                    ; 16 (16)           ; 1 (1)        ; 1040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CoeffRam:coeffram                                                        ; work         ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)             ; 0 (0)        ; 1040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CoeffRam:coeffram|altsyncram:memory_rtl_0                                ; work         ;
;          |altsyncram_j171:auto_generated| ; 0 (0)             ; 0 (0)        ; 1040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_j171:auto_generated ; work         ;
;    |Counter:coeff_mem_add_cnt|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|Counter:coeff_mem_add_cnt                                                ; work         ;
;    |Counter:input_ram_add_cnt|            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|Counter:input_ram_add_cnt                                                ; work         ;
;    |Mult:mult|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|Mult:mult                                                                ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|Mult:mult|lpm_mult:Mult0                                                 ; work         ;
;          |mult_h1t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FIR|Mult:mult|lpm_mult:Mult0|mult_h1t:auto_generated                         ; work         ;
;    |Ram:input_ram|                        ; 608 (608)         ; 800 (800)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|Ram:input_ram                                                            ; work         ;
;    |Register:mult_pip_reg|                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|Register:mult_pip_reg                                                    ; work         ;
;    |Register:ouput_reg|                   ; 38 (38)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|Register:ouput_reg                                                       ; work         ;
;    |Register:ram_reg|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|Register:ram_reg                                                         ; work         ;
;    |Sub:ram_add_sub|                      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FIR|Sub:ram_add_sub                                                          ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                   ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------+
; CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_j171:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65           ; 16           ; --           ; --           ; 1040 ; db/ca1.ram0_CoeffRam_14470543.hdl.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FIR|ps                                                                                                                                             ;
+--------------------------------+--------------------------------+----------------+--------------------------+-------------------------+-------------------+---------+
; Name                           ; ps.Calculation_ReadDataFromRam ; ps.ValidOutPut ; ps.Calculation_OutPutReg ; ps.Calculation_PipStage ; ps.WriteDataToRam ; ps.Idle ;
+--------------------------------+--------------------------------+----------------+--------------------------+-------------------------+-------------------+---------+
; ps.Idle                        ; 0                              ; 0              ; 0                        ; 0                       ; 0                 ; 0       ;
; ps.WriteDataToRam              ; 0                              ; 0              ; 0                        ; 0                       ; 1                 ; 1       ;
; ps.Calculation_PipStage        ; 0                              ; 0              ; 0                        ; 1                       ; 0                 ; 1       ;
; ps.Calculation_OutPutReg       ; 0                              ; 0              ; 1                        ; 0                       ; 0                 ; 1       ;
; ps.ValidOutPut                 ; 0                              ; 1              ; 0                        ; 0                       ; 0                 ; 1       ;
; ps.Calculation_ReadDataFromRam ; 1                              ; 0              ; 0                        ; 0                       ; 0                 ; 1       ;
+--------------------------------+--------------------------------+----------------+--------------------------+-------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Ram:input_ram|output_data[0]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[1]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[2]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[3]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[4]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[5]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[6]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[7]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[8]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[9]                        ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[10]                       ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[11]                       ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[12]                       ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[13]                       ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[14]                       ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Ram:input_ram|output_data[15]                       ; ps.Calculation_ReadDataFromRam ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; ps~4                                  ; Lost fanout        ;
; ps~5                                  ; Lost fanout        ;
; ps~6                                  ; Lost fanout        ;
; ps~7                                  ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 906   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 106   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 899   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                          ;
+-------------------------------+--------------------------------+------+
; Register Name                 ; Megafunction                   ; Type ;
+-------------------------------+--------------------------------+------+
; Register:coeff_reg|out[0..15] ; CoeffRam:coeffram|memory_rtl_0 ; RAM  ;
+-------------------------------+--------------------------------+------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_j171:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FIR ;
+-----------------------------+-------+-------------------------------+
; Parameter Name              ; Value ; Type                          ;
+-----------------------------+-------+-------------------------------+
; INPUT_LENGTH                ; 50    ; Signed Integer                ;
; INPUT_WIDTH                 ; 16    ; Signed Integer                ;
; COEFF_WIDTH                 ; 16    ; Signed Integer                ;
; COEFF_LENGTH                ; 64    ; Signed Integer                ;
; COEFF_ADDRESS_LENGTH        ; 6     ; Signed Integer                ;
; OUTPUT_WIDTH                ; 38    ; Signed Integer                ;
; RAM_ADDRESS_LENGTH          ; 6     ; Signed Integer                ;
; Idle                        ; 0     ; Signed Integer                ;
; WriteDataToRam              ; 1     ; Signed Integer                ;
; PutDataOnOut                ; 3     ; Signed Integer                ;
; Calculation_LoadData        ; 2     ; Signed Integer                ;
; Calculation_PipStage        ; 4     ; Signed Integer                ;
; Calculation_OutPutReg       ; 5     ; Signed Integer                ;
; Calculation_ReadDataFromRam ; 7     ; Signed Integer                ;
; ValidOutPut                 ; 6     ; Signed Integer                ;
+-----------------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:coeff_mem_add_cnt ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:input_ram_add_cnt ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CoeffRam:coeffram ;
+--------------------+-------+-----------------------------------+
; Parameter Name     ; Value ; Type                              ;
+--------------------+-------+-----------------------------------+
; LENGTH             ; 65    ; Signed Integer                    ;
; RAM_ADDRESS_LENGTH ; 7     ; Signed Integer                    ;
; WIDTH              ; 16    ; Signed Integer                    ;
+--------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:coeff_reg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtend:se_coeff_mem_add_module ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; IN_WIDTH       ; 7     ; Signed Integer                                         ;
; OUT_WIDTH      ; 6     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sub:ram_add_sub ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 6     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux:input_ram_add_mux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram:input_ram ;
+--------------------+-------+-------------------------------+
; Parameter Name     ; Value ; Type                          ;
+--------------------+-------+-------------------------------+
; LENGTH             ; 50    ; Signed Integer                ;
; RAM_ADDRESS_LENGTH ; 6     ; Signed Integer                ;
; WIDTH              ; 16    ; Signed Integer                ;
+--------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:ram_reg ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 50    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mult:mult ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:mult_pip_reg ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtend:se_pip_mult_out_module ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; IN_WIDTH       ; 32    ; Signed Integer                                        ;
; OUT_WIDTH      ; 38    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:addder ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 38    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:ouput_reg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 38    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CoeffRam:coeffram|altsyncram:memory_rtl_0  ;
+------------------------------------+---------------------------------------+----------------+
; Parameter Name                     ; Value                                 ; Type           ;
+------------------------------------+---------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped        ;
; OPERATION_MODE                     ; ROM                                   ; Untyped        ;
; WIDTH_A                            ; 16                                    ; Untyped        ;
; WIDTHAD_A                          ; 7                                     ; Untyped        ;
; NUMWORDS_A                         ; 65                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WIDTH_B                            ; 1                                     ; Untyped        ;
; WIDTHAD_B                          ; 1                                     ; Untyped        ;
; NUMWORDS_B                         ; 1                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; INIT_FILE                          ; db/ca1.ram0_CoeffRam_14470543.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_j171                       ; Untyped        ;
+------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mult:mult|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16         ; Untyped             ;
; LPM_WIDTHB                                     ; 16         ; Untyped             ;
; LPM_WIDTHP                                     ; 32         ; Untyped             ;
; LPM_WIDTHR                                     ; 32         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; CoeffRam:coeffram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 65                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; Mult:mult|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:ram_reg"                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (50 bits) it drives.  Extra input bit(s) "in[49..16]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (50 bits) is wider than the port expression (16 bits) it drives; bit(s) "out[49..16]" have no fanouts                     ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 20 08:07:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ca1 -c ca1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /fir2/fir.v
    Info (12023): Found entity 1: FIR
Info (12021): Found 1 design units, including 1 entities, in source file /fir2/sub.v
    Info (12023): Found entity 1: Sub
Info (12021): Found 2 design units, including 2 entities, in source file /fir2/signextend.v
    Info (12023): Found entity 1: SignExtend
    Info (12023): Found entity 2: SE_TB
Info (12021): Found 2 design units, including 2 entities, in source file /fir2/register.v
    Info (12023): Found entity 1: Register
    Info (12023): Found entity 2: Registe_TB
Info (12021): Found 2 design units, including 2 entities, in source file /fir2/ram.v
    Info (12023): Found entity 1: Ram
    Info (12023): Found entity 2: Ram_TB
Warning (12090): Entity "Mux" obtained from "../Mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /fir2/mux.v
    Info (12023): Found entity 1: Mux
Info (12021): Found 2 design units, including 2 entities, in source file /fir2/mult.v
    Info (12023): Found entity 1: Mult
    Info (12023): Found entity 2: Mult_TB
Info (12021): Found 1 design units, including 1 entities, in source file /fir2/firfilter_tb.v
    Info (12023): Found entity 1: FIR_TB
Info (12021): Found 2 design units, including 2 entities, in source file /fir2/counter.v
    Info (12023): Found entity 1: Counter
    Info (12023): Found entity 2: Counter_TB
Info (12021): Found 2 design units, including 2 entities, in source file /fir2/coeffram.v
    Info (12023): Found entity 1: CoeffRam
    Info (12023): Found entity 2: CoeffRam_TB
Info (12021): Found 1 design units, including 1 entities, in source file /fir2/adder.v
    Info (12023): Found entity 1: Adder
Info (12127): Elaborating entity "FIR" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FIR.v(71): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:coeff_mem_add_cnt"
Warning (10230): Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:input_ram_add_cnt"
Warning (10230): Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "CoeffRam" for hierarchy "CoeffRam:coeffram"
Warning (10850): Verilog HDL warning at CoeffRam.v(12): number of words (64) in memory file does not match the number of elements in the address range [0:64]
Warning (10030): Net "memory.data_a" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.waddr_a" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.we_a" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Register" for hierarchy "Register:coeff_reg"
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:se_coeff_mem_add_module"
Warning (10230): Verilog HDL assignment warning at SignExtend.v(10): truncated value with size 7 to match size of target (6)
Info (12128): Elaborating entity "Sub" for hierarchy "Sub:ram_add_sub"
Warning (10230): Verilog HDL assignment warning at Sub.v(8): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "Mux" for hierarchy "Mux:input_ram_add_mux"
Info (12128): Elaborating entity "Ram" for hierarchy "Ram:input_ram"
Info (10041): Inferred latch for "output_data[0]" at ram.v(29)
Info (10041): Inferred latch for "output_data[1]" at ram.v(29)
Info (10041): Inferred latch for "output_data[2]" at ram.v(29)
Info (10041): Inferred latch for "output_data[3]" at ram.v(29)
Info (10041): Inferred latch for "output_data[4]" at ram.v(29)
Info (10041): Inferred latch for "output_data[5]" at ram.v(29)
Info (10041): Inferred latch for "output_data[6]" at ram.v(29)
Info (10041): Inferred latch for "output_data[7]" at ram.v(29)
Info (10041): Inferred latch for "output_data[8]" at ram.v(29)
Info (10041): Inferred latch for "output_data[9]" at ram.v(29)
Info (10041): Inferred latch for "output_data[10]" at ram.v(29)
Info (10041): Inferred latch for "output_data[11]" at ram.v(29)
Info (10041): Inferred latch for "output_data[12]" at ram.v(29)
Info (10041): Inferred latch for "output_data[13]" at ram.v(29)
Info (10041): Inferred latch for "output_data[14]" at ram.v(29)
Info (10041): Inferred latch for "output_data[15]" at ram.v(29)
Info (12128): Elaborating entity "Register" for hierarchy "Register:ram_reg"
Info (12128): Elaborating entity "Mult" for hierarchy "Mult:mult"
Info (12128): Elaborating entity "Register" for hierarchy "Register:mult_pip_reg"
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:se_pip_mult_out_module"
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:addder"
Info (12128): Elaborating entity "Register" for hierarchy "Register:ouput_reg"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Ram:input_ram|memory" is uninferred due to asynchronous read logic
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (50) in the Memory Initialization File "H:/fir2/q/db/ca1.ram0_Ram_94f66e57.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CoeffRam:coeffram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 65
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ca1.ram0_CoeffRam_14470543.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult:mult|Mult0"
Info (12130): Elaborated megafunction instantiation "CoeffRam:coeffram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "CoeffRam:coeffram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "65"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ca1.ram0_CoeffRam_14470543.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j171.tdf
    Info (12023): Found entity 1: altsyncram_j171
Info (12130): Elaborated megafunction instantiation "Mult:mult|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Mult:mult|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file H:/fir2/q/output_files/ca1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1630 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 1554 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Sat Oct 20 08:07:48 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/fir2/q/output_files/ca1.map.smsg.


