# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do maestro_FPGA_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Gamma/Desktop/Trabajo Servicio/maestro_FPGA/maestro_FPGA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:08 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Gamma/Desktop/Trabajo Servicio/maestro_FPGA/maestro_FPGA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MAESTRO_FPGA
# -- Compiling architecture ALGO of MAESTRO_FPGA
# ** Error: C:/Users/Gamma/Desktop/Trabajo Servicio/maestro_FPGA/maestro_FPGA.vhd(145): (vcom-1339) Selected signal assignment choices cover only 2 out of 9 cases.
# ** Error: C:/Users/Gamma/Desktop/Trabajo Servicio/maestro_FPGA/maestro_FPGA.vhd(206): VHDL Compiler exiting
# End time: 17:04:09 on May 10,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./maestro_FPGA_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Gamma/Desktop/Trabajo Servicio/maestro_FPGA/maestro_FPGA.vhd}"
