{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550913944848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550913944849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 17:25:44 2019 " "Processing started: Sat Feb 23 17:25:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550913944849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550913944849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth -c eth " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550913944849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1550913945176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ip_proto_test.v(74) " "Verilog HDL information at ip_proto_test.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550913945213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/ip_proto_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/ip_proto_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_proto_test " "Found entity 1: ip_proto_test" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/ip_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/ip_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_protocol " "Found entity 1: ip_protocol" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/crc32_d4.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/crc32_d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d4 " "Found entity 1: crc32_d4" {  } { { "../rtl/crc32_d4.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/crc32_d4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/eth_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/eth_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac " "Found entity 1: eth_mac" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945224 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eth.v(89) " "Verilog HDL information at eth.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550913945227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/eth.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/eth.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth " "Found entity 1: eth" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/eth_mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/eth_mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_tb " "Found entity 1: eth_mac_tb" {  } { { "../tb/eth_mac_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/eth_mac_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/eth_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/eth_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_tb " "Found entity 1: eth_tb" {  } { { "../tb/eth_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/eth_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/check_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/check_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_sum " "Found entity 1: check_sum" {  } { { "../rtl/check_sum.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/check_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/check_sum_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/check_sum_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_sum_tb " "Found entity 1: check_sum_tb" {  } { { "../tb/check_sum_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/check_sum_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/ip_protocol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/ip_protocol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_protocol_tb " "Found entity 1: ip_protocol_tb" {  } { { "../tb/ip_protocol_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/ip_protocol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/ip_proto_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/ip_proto_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_proto_test_tb " "Found entity 1: ip_proto_test_tb" {  } { { "../tb/ip_proto_test_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/ip_proto_test_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/udp_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/udp_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_protocol " "Found entity 1: udp_protocol" {  } { { "../rtl/udp_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_protocol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945249 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "udp_proto_test.v(76) " "Verilog HDL information at udp_proto_test.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550913945253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/udp_proto_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/udp_proto_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_proto_test " "Found entity 1: udp_proto_test" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/udp_proto_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/udp_proto_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_proto_test_tb " "Found entity 1: udp_proto_test_tb" {  } { { "../tb/udp_proto_test_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/udp_proto_test_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913945256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913945256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_go ip_proto_test.v(50) " "Verilog HDL Implicit Net warning at ip_proto_test.v(50): created implicit net for \"tx_go\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913945256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_go eth.v(64) " "Verilog HDL Implicit Net warning at eth.v(64): created implicit net for \"tx_go\"" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913945256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_go udp_proto_test.v(49) " "Verilog HDL Implicit Net warning at udp_proto_test.v(49): created implicit net for \"tx_go\"" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913945256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "udp_proto_test " "Elaborating entity \"udp_proto_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550913945500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc_result udp_proto_test.v(34) " "Verilog HDL or VHDL warning at udp_proto_test.v(34): object \"crc_result\" assigned a value but never read" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550913945502 "|udp_proto_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_protocol udp_protocol:udp_protocol_u0 " "Elaborating entity \"udp_protocol\" for hierarchy \"udp_protocol:udp_protocol_u0\"" {  } { { "../rtl/udp_proto_test.v" "udp_protocol_u0" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550913945504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ip_totlen_byte udp_protocol.v(45) " "Verilog HDL or VHDL warning at udp_protocol.v(45): object \"ip_totlen_byte\" assigned a value but never read" {  } { { "../rtl/udp_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_protocol.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550913945505 "|udp_proto_test|udp_protocol:udp_protocol_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_protocol.v(49) " "Verilog HDL assignment warning at udp_protocol.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/udp_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_protocol.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550913945505 "|udp_proto_test|udp_protocol:udp_protocol_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 udp_protocol.v(81) " "Verilog HDL assignment warning at udp_protocol.v(81): truncated value with size 16 to match size of target (12)" {  } { { "../rtl/udp_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_protocol.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550913945505 "|udp_proto_test|udp_protocol:udp_protocol_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_protocol udp_protocol:udp_protocol_u0\|ip_protocol:ip_protocol_u3 " "Elaborating entity \"ip_protocol\" for hierarchy \"udp_protocol:udp_protocol_u0\|ip_protocol:ip_protocol_u3\"" {  } { { "../rtl/udp_protocol.v" "ip_protocol_u3" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_protocol.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550913945523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_protocol.v(45) " "Verilog HDL assignment warning at ip_protocol.v(45): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550913945524 "|ip_proto_test|ip_protocol:ui"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_protocol.v(49) " "Verilog HDL assignment warning at ip_protocol.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550913945524 "|ip_proto_test|ip_protocol:ui"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ip_protocol.v(171) " "Verilog HDL assignment warning at ip_protocol.v(171): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550913945524 "|ip_proto_test|ip_protocol:ui"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d4 udp_protocol:udp_protocol_u0\|ip_protocol:ip_protocol_u3\|crc32_d4:crc_u1 " "Elaborating entity \"crc32_d4\" for hierarchy \"udp_protocol:udp_protocol_u0\|ip_protocol:ip_protocol_u3\|crc32_d4:crc_u1\"" {  } { { "../rtl/ip_protocol.v" "crc_u1" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550913945525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac udp_protocol:udp_protocol_u0\|ip_protocol:ip_protocol_u3\|eth_mac:eth_mac_u0 " "Elaborating entity \"eth_mac\" for hierarchy \"udp_protocol:udp_protocol_u0\|ip_protocol:ip_protocol_u3\|eth_mac:eth_mac_u0\"" {  } { { "../rtl/ip_protocol.v" "eth_mac_u0" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550913945528 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data_len eth_mac.v(43) " "Verilog HDL or VHDL warning at eth_mac.v(43): object \"r_data_len\" assigned a value but never read" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550913945528 "|udp_proto_test|udp_protocol:udp_protocol_u0|ip_protocol:ip_protocol_u3|eth_mac:eth_mac_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mii_tx_er eth_mac.v(38) " "Output port \"mii_tx_er\" at eth_mac.v(38) has no driver" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1550913945532 "|udp_proto_test|udp_protocol:udp_protocol_u0|ip_protocol:ip_protocol_u3|eth_mac:eth_mac_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_sum udp_protocol:udp_protocol_u0\|ip_protocol:ip_protocol_u3\|check_sum:cksum_u7 " "Elaborating entity \"check_sum\" for hierarchy \"udp_protocol:udp_protocol_u0\|ip_protocol:ip_protocol_u3\|check_sum:cksum_u7\"" {  } { { "../rtl/ip_protocol.v" "cksum_u7" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550913945555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_er14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_er14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_er14 " "Found entity 1: altsyncram_er14" {  } { { "db/altsyncram_er14.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/altsyncram_er14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913946484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913946484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913946624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913946624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913946702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913946702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tei " "Found entity 1: cntr_tei" {  } { { "db/cntr_tei.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/cntr_tei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913946828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913946828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913946881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913946881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/cntr_l6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913946969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913946969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913947064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913947064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913947115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913947115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913947202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913947202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "L:/FPWG_WORK/FPGA_100ETH/proj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550913947254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550913947254 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550913947306 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1550913947560 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1550913947560 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1550913947560 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1550913947560 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1550913947560 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1550913947885 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "6 2 " "Using 6 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1550913947933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1550913948227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1550913948227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 17:25:48 2019 " "Processing started: Sat Feb 23 17:25:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1550913948227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1550913948227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top eth -c eth " "Command: quartus_map --parallel=1 --helper=0 --partition=Top eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1550913948227 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1550913949054 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/crc32_d4.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/crc32_d4.v" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1550913949068 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1550913949068 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mii_tx_er GND " "Pin \"mii_tx_er\" is stuck at GND" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1550913949290 "|udp_proto_test|mii_tx_er"} { "Warning" "WMLS_MLS_STUCK_PIN" "phy_rst_n VCC " "Pin \"phy_rst_n\" is stuck at VCC" {  } { { "../rtl/udp_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/udp_proto_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1550913949290 "|udp_proto_test|phy_rst_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1550913949290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1550913949391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "374 " "Implemented 374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1550913949917 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1550913949917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "358 " "Implemented 358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1550913949917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1550913949917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1550913949973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 17:25:49 2019 " "Processing ended: Sat Feb 23 17:25:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1550913949973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1550913949973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1550913949973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1550913949973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1550913948227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1550913948227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 17:25:48 2019 " "Processing started: Sat Feb 23 17:25:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1550913948227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1550913948227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub eth -c eth " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1550913948227 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1550913948925 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/major_soft/soft/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/major_soft/soft/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1550913948934 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1550913948934 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/major_soft/soft/quartus13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1550913948994 "|udp_proto_test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1550913948994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 2 1550913949121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1550913949321 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1550913949321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1550913949321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1550913949321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1550913949361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 17:25:49 2019 " "Processing ended: Sat Feb 23 17:25:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1550913949361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1550913949361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1550913949361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1550913949361 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1550913950535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/FPWG_WORK/FPGA_100ETH/proj/output_files/eth.map.smsg " "Generated suppressed messages file L:/FPWG_WORK/FPGA_100ETH/proj/output_files/eth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1550913950605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550913950782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 17:25:50 2019 " "Processing ended: Sat Feb 23 17:25:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550913950782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550913950782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550913950782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550913950782 ""}
