{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602482530724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602482530724 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clk 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"clk\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602482530747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602482530805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602482530805 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602482531377 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602482531406 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602482531627 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602482546996 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 50 global CLKCTRL_G6 " "CLOCK2_50~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602482547230 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602482547230 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482547230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602482547256 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602482547256 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602482547258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602482547259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602482547260 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602482547260 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1602482548208 ""}
{ "Info" "ISTA_SDC_FOUND" "clk.SDC " "Reading SDC File: 'clk.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602482548210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at clk.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482548217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clk.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at clk.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482548218 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482548218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 16 altera_reserved_tdi port " "Ignored filter at clk.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482548218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 16 altera_reserved_tck clock " "Ignored filter at clk.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482548218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at clk.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482548218 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482548218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at clk.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482548219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 17 altera_reserved_tms port " "Ignored filter at clk.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482548219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at clk.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482548219 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482548219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at clk.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482548219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 18 altera_reserved_tdo port " "Ignored filter at clk.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482548219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay clk.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at clk.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482548219 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482548219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay clk.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at clk.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482548220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1602482548220 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[9\]~70\|combout " "Node \"timer1\|count\[9\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~148\|datac " "Node \"timer1\|count~148\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~148\|combout " "Node \"timer1\|count~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[9\]~70\|datad " "Node \"timer1\|count\[9\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[10\]~66\|combout " "Node \"timer1\|count\[10\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~146\|datac " "Node \"timer1\|count~146\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~146\|combout " "Node \"timer1\|count~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[10\]~66\|datad " "Node \"timer1\|count\[10\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[11\]~62\|combout " "Node \"timer1\|count\[11\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~144\|datac " "Node \"timer1\|count~144\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~144\|combout " "Node \"timer1\|count~144\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[11\]~62\|datad " "Node \"timer1\|count\[11\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[12\]~58\|combout " "Node \"timer1\|count\[12\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~143\|datac " "Node \"timer1\|count~143\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~143\|combout " "Node \"timer1\|count~143\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[12\]~58\|datad " "Node \"timer1\|count\[12\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[13\]~54\|combout " "Node \"timer1\|count\[13\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~142\|datac " "Node \"timer1\|count~142\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~142\|combout " "Node \"timer1\|count~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[13\]~54\|datad " "Node \"timer1\|count\[13\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548224 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[14\]~50\|combout " "Node \"timer1\|count\[14\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~140\|datac " "Node \"timer1\|count~140\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~140\|combout " "Node \"timer1\|count~140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[14\]~50\|datad " "Node \"timer1\|count\[14\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[15\]~46\|combout " "Node \"timer1\|count\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~139\|datac " "Node \"timer1\|count~139\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~139\|combout " "Node \"timer1\|count~139\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[15\]~46\|datad " "Node \"timer1\|count\[15\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[16\]~42\|combout " "Node \"timer1\|count\[16\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~138\|datac " "Node \"timer1\|count~138\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~138\|combout " "Node \"timer1\|count~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[16\]~42\|datad " "Node \"timer1\|count\[16\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[17\]~38\|combout " "Node \"timer1\|count\[17\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~136\|datac " "Node \"timer1\|count~136\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~136\|combout " "Node \"timer1\|count~136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[17\]~38\|datad " "Node \"timer1\|count\[17\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[18\]~34\|combout " "Node \"timer1\|count\[18\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~135\|datac " "Node \"timer1\|count~135\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~135\|combout " "Node \"timer1\|count~135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[18\]~34\|datad " "Node \"timer1\|count\[18\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548225 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[19\]~30\|combout " "Node \"timer1\|count\[19\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~134\|datac " "Node \"timer1\|count~134\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~134\|combout " "Node \"timer1\|count~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[19\]~30\|datad " "Node \"timer1\|count\[19\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[3\]~14\|combout " "Node \"timer1\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~111\|datac " "Node \"timer1\|count~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~111\|combout " "Node \"timer1\|count~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[3\]~14\|datad " "Node \"timer1\|count\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[4\]~26\|combout " "Node \"timer1\|count\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~112\|datac " "Node \"timer1\|count~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~112\|combout " "Node \"timer1\|count~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[4\]~26\|datad " "Node \"timer1\|count\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[5\]~22\|combout " "Node \"timer1\|count\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~115\|datac " "Node \"timer1\|count~115\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~115\|combout " "Node \"timer1\|count~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[5\]~22\|datad " "Node \"timer1\|count\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[6\]~18\|combout " "Node \"timer1\|count\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~114\|datac " "Node \"timer1\|count~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~114\|combout " "Node \"timer1\|count~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[6\]~18\|datad " "Node \"timer1\|count\[6\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548226 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[7\]~78\|combout " "Node \"timer1\|count\[7\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~132\|datac " "Node \"timer1\|count~132\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~132\|combout " "Node \"timer1\|count~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[7\]~78\|datad " "Node \"timer1\|count\[7\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[8\]~74\|combout " "Node \"timer1\|count\[8\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~130\|datac " "Node \"timer1\|count~130\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~130\|combout " "Node \"timer1\|count~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[8\]~74\|datad " "Node \"timer1\|count\[8\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|pow~2\|combout " "Node \"timer1\|pow~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~6\|datac " "Node \"timer1\|pow~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~6\|combout " "Node \"timer1\|pow~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~2\|datad " "Node \"timer1\|pow~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count~110\|combout " "Node \"timer1\|count~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[2\]~10\|datad " "Node \"timer1\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[2\]~10\|combout " "Node \"timer1\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~110\|datac " "Node \"timer1\|count~110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count~109\|combout " "Node \"timer1\|count~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[1\]~6\|datad " "Node \"timer1\|count\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[1\]~6\|combout " "Node \"timer1\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~109\|datac " "Node \"timer1\|count~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548227 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[0\]~2\|combout " "Node \"timer1\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548228 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~108\|datac " "Node \"timer1\|count~108\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548228 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~108\|combout " "Node \"timer1\|count~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548228 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[0\]~2\|datad " "Node \"timer1\|count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482548228 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482548228 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[17\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[17\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482548229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482548229 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482548230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482548230 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482548230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482548230 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482548230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482548230 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482548230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482548230 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602482548237 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1602482548238 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482548238 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482548238 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482548238 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482548238 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482548238 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482548238 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602482548238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602482548263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602482548263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602482548263 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482548390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602482555623 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1602482556072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482560214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602482564786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602482565541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482565541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602482567391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/data/Homework/FPGA/Exp/Exp5/clk/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602482574033 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602482574033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602482574579 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1602482574579 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602482574579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482574585 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602482579005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602482579064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602482580246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602482580247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602482581378 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482586703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.fit.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp5/clk/clk.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602482587279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 126 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6649 " "Peak virtual memory: 6649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602482588357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 14:03:08 2020 " "Processing ended: Mon Oct 12 14:03:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602482588357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602482588357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602482588357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602482588357 ""}
