// Seed: 1198460175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_1 = 0;
  inout wire id_3;
  assign module_2.id_4 = 0;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd71,
    parameter id_2 = 32'd49
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  output wire _id_1;
  wire id_4;
  logic [id_1 : 1  -  id_2] id_5;
  ;
endmodule
module module_2 #(
    parameter id_2 = 32'd86,
    parameter id_5 = 32'd8
) (
    input supply0 id_0,
    input uwire id_1,
    input tri1 _id_2,
    input supply0 id_3,
    input wor id_4,
    input wor _id_5
);
  wire [id_5 : id_2] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
