<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/drivers/pcie/pcie.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.0-rc3</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('drivers_2pcie_2pcie_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">pcie.h</div></div>
</div><!--header-->
<div class="contents">
<a href="drivers_2pcie_2pcie_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2019 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_DRIVERS_PCIE_PCIE_H_</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#define ZEPHYR_INCLUDE_DRIVERS_PCIE_PCIE_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;<a class="code" href="dt-bindings_2pcie_2pcie_8h.html">dt-bindings/pcie/pcie.h</a>&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;<a class="code" href="include_2zephyr_2types_8h.html">zephyr/types.h</a>&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">   27</a></span><span class="keyword">typedef</span> <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">   37</a></span><span class="keyword">typedef</span> <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structpcie__mbar.html">   39</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structpcie__mbar.html">pcie_mbar</a> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structpcie__mbar.html#ada917da126832a51a21fb70667d6b222">   40</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> <a class="code hl_variable" href="structpcie__mbar.html#ada917da126832a51a21fb70667d6b222">phys_addr</a>;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structpcie__mbar.html#a473c681f1a04ef51841774914158036d">   41</a></span>        <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcie__mbar.html#a473c681f1a04ef51841774914158036d">size</a>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>};</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/*</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * These functions are arch-, board-, or SoC-specific.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#aad76dbfd3d53d812db092e2029c65fea">   57</a></span><span class="keyword">extern</span> <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#aad76dbfd3d53d812db092e2029c65fea">pcie_bdf_lookup</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a> <span class="keywordtype">id</span>);</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a10ecc667c564548e4ddf3ca4374242b5">   68</a></span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#a10ecc667c564548e4ddf3ca4374242b5">pcie_conf_read</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a47a2e88935e04330d449db5463d9f21a">   79</a></span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#a47a2e88935e04330d449db5463d9f21a">pcie_conf_write</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>, <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="test__fifo__contexts_8c.html#a8b1feab52ee372b1ee1297129329eaad">data</a>);</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a38df5e6054de59f1bc21e89a2701e998">   88</a></span><span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#a38df5e6054de59f1bc21e89a2701e998">pcie_probe</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a> <span class="keywordtype">id</span>);</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a3c47cb57baa9605f6fc177a6b01d4aae">   97</a></span><span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#a3c47cb57baa9605f6fc177a6b01d4aae">pcie_get_mbar</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                          <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> bar_index,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                          <span class="keyword">struct</span> <a class="code hl_struct" href="structpcie__mbar.html">pcie_mbar</a> *mbar);</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#ad6a0176778513b2283726fd28f11ec20">  114</a></span><span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#ad6a0176778513b2283726fd28f11ec20">pcie_probe_mbar</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="condvar_2condvar__api_2src_2main_8c.html#a066ef29dcc0b3f5cdeab9a9aa274f610">index</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                            <span class="keyword">struct</span> <a class="code hl_struct" href="structpcie__mbar.html">pcie_mbar</a> *mbar);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a3516fec89df75eb3d77f54193059fc5c">  125</a></span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#a3516fec89df75eb3d77f54193059fc5c">pcie_set_cmd</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> bits, <span class="keywordtype">bool</span> on);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#ifndef CONFIG_PCIE_CONTROLLER</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#ad69ae431e5f91992f071dee9d7fa9110">  141</a></span><span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#ad69ae431e5f91992f071dee9d7fa9110">pcie_alloc_irq</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_PCIE_CONTROLLER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#aed7fef462ba02a22b5875b1a2c0d965a">  150</a></span><span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#aed7fef462ba02a22b5875b1a2c0d965a">pcie_get_irq</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#afb69216f9224a9040b1f0b58eb286196">  164</a></span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#afb69216f9224a9040b1f0b58eb286196">pcie_irq_enable</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> irq);</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a56e724c9bfd7f44c550ccff1b46978a8">  173</a></span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#a56e724c9bfd7f44c550ccff1b46978a8">pcie_get_cap</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> cap_id);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a5db0d2a5946d20406070b47a1a7acf21">  182</a></span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#a5db0d2a5946d20406070b47a1a7acf21">pcie_get_ext_cap</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> cap_id);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a14970194de1024a1a4669b69f932a4f5">  195</a></span><span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="drivers_2pcie_2pcie_8h.html#a14970194de1024a1a4669b69f932a4f5">pcie_connect_dynamic_irq</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>                                     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> irq,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                                     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> priority,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                                     <span class="keywordtype">void</span> (*routine)(<span class="keyword">const</span> <span class="keywordtype">void</span> *parameter),</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                                     <span class="keyword">const</span> <span class="keywordtype">void</span> *parameter,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                                     <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_enumeration" href="http__parser_8h.html#ab6b306ef981f5e21bb41ea2c2dbe8cd9">flags</a>);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/*</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * Configuration word 13 contains the head of the capabilities list.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#aad23a180cf411bd8fa10027b9f16eb91">  206</a></span><span class="preprocessor">#define PCIE_CONF_CAPPTR        13U     </span><span class="comment">/* capabilities pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#abe5832ddf2b8399e8f672564ce85ad7e">  207</a></span><span class="preprocessor">#define PCIE_CONF_CAPPTR_FIRST(w)       (((w) &gt;&gt; 2) &amp; 0x3FU)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/*</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * The first word of every capability contains a capability identifier,</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * and a link to the next capability (or 0) in configuration space.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#aa888f548db209011f1cf5c87b1f351b8">  214</a></span><span class="preprocessor">#define PCIE_CONF_CAP_ID(w)             ((w) &amp; 0xFFU)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a98476f56fe7d46b6bee505e0db1c1906">  215</a></span><span class="preprocessor">#define PCIE_CONF_CAP_NEXT(w)           (((w) &gt;&gt; 10) &amp; 0x3FU)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * The extended PCI Express capabilies lies at the end of the PCI configuration space</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#abeb1434679b73c98f2ada475c8502e32">  221</a></span><span class="preprocessor">#define PCIE_CONF_EXT_CAPPTR    64U</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/*</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * The first word of every capability contains an extended capability identifier,</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * and a link to the next capability (or 0) in the extended configuration space.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a491d796e2477816c8f8aac4c7b753e3d">  228</a></span><span class="preprocessor">#define PCIE_CONF_EXT_CAP_ID(w)         ((w) &amp; 0xFFFFU)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#af22a73f116325d3509cde1f83b3d7900">  229</a></span><span class="preprocessor">#define PCIE_CONF_EXT_CAP_VER(w)        (((w) &gt;&gt; 16) &amp; 0xFU)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#ad0fa4f22781b85d06321192338088073">  230</a></span><span class="preprocessor">#define PCIE_CONF_EXT_CAP_NEXT(w)       (((w) &gt;&gt; 20) &amp; 0xFFFU)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">/*</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * Configuration word 0 aligns directly with pcie_id_t.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a2b694e339f9be5982605ed53e022ae06">  236</a></span><span class="preprocessor">#define PCIE_CONF_ID            0U</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/*</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * Configuration word 1 contains command and status bits.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a2fc046f15e216337194e41480518c982">  242</a></span><span class="preprocessor">#define PCIE_CONF_CMDSTAT       1U      </span><span class="comment">/* command/status register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a6a9008421671f66ea9a6f11f87edd514">  244</a></span><span class="preprocessor">#define PCIE_CONF_CMDSTAT_IO            0x00000001U  </span><span class="comment">/* I/O access enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a24661608e9f66f79bbdcde9304b24820">  245</a></span><span class="preprocessor">#define PCIE_CONF_CMDSTAT_MEM           0x00000002U  </span><span class="comment">/* mem access enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a8a770450f03bfb020f223e0fea96189d">  246</a></span><span class="preprocessor">#define PCIE_CONF_CMDSTAT_MASTER        0x00000004U  </span><span class="comment">/* bus master enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a7127f82d9c9b093b1056125ca1bb9d65">  247</a></span><span class="preprocessor">#define PCIE_CONF_CMDSTAT_CAPS          0x00100000U  </span><span class="comment">/* capabilities list */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/*</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * Configuration word 2 has additional function identification that</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * we only care about for debug output (PCIe shell commands).</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a6946589a87e364c4710fba1dded553dc">  254</a></span><span class="preprocessor">#define PCIE_CONF_CLASSREV      2U      </span><span class="comment">/* class/revision register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#ace40af940c01af2876e6fe8d599677bc">  256</a></span><span class="preprocessor">#define PCIE_CONF_CLASSREV_CLASS(w)     (((w) &gt;&gt; 24) &amp; 0xFFU)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a769e486c00a8ceda4ddb3f3eebc09c59">  257</a></span><span class="preprocessor">#define PCIE_CONF_CLASSREV_SUBCLASS(w)  (((w) &gt;&gt; 16) &amp; 0xFFU)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a36f77d220a11a9a30c4656e7f616ec05">  258</a></span><span class="preprocessor">#define PCIE_CONF_CLASSREV_PROGIF(w)    (((w) &gt;&gt; 8) &amp; 0xFFU)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#ae102d89e2fb359c3c9dda6b35d9ecd4f">  259</a></span><span class="preprocessor">#define PCIE_CONF_CLASSREV_REV(w)       ((w) &amp; 0xFFU)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/*</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * The only part of configuration word 3 that is of interest to us is</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * the header type, as we use it to distinguish functional endpoints</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * from bridges (which are, for our purposes, transparent).</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> */</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a43ad620ae5a3041f0d7553de03c6da84">  267</a></span><span class="preprocessor">#define PCIE_CONF_TYPE          3U</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a9462e002a9d4b49ef7e7c97942765215">  269</a></span><span class="preprocessor">#define PCIE_CONF_MULTIFUNCTION(w)      (((w) &amp; 0x00800000U) != 0U)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#ab7c494d71f6490e483b642a02ef90930">  270</a></span><span class="preprocessor">#define PCIE_CONF_TYPE_BRIDGE(w)        (((w) &amp; 0x007F0000U) != 0U)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">/*</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * Words 4-9 are BARs are I/O or memory decoders. Memory decoders may</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * be 64-bit decoders, in which case the next configuration word holds</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> * the high-order bits (and is, thus, not a BAR itself).</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#adfd21197ccd78d7bfb549fbb6f7070ff">  278</a></span><span class="preprocessor">#define PCIE_CONF_BAR0          4U</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a77e43c6060febf8a5b8439c7fc940a1f">  279</a></span><span class="preprocessor">#define PCIE_CONF_BAR1          5U</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a90040a3b78c5f5563f2f123e9fb05dd8">  280</a></span><span class="preprocessor">#define PCIE_CONF_BAR2          6U</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a05b9be5537cf1a4f3994c1a2c82282a1">  281</a></span><span class="preprocessor">#define PCIE_CONF_BAR3          7U</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a51dbf953128b6a464bf50cfa459626e7">  282</a></span><span class="preprocessor">#define PCIE_CONF_BAR4          8U</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a84fb2d49dd14438a9ff12a8eeb5bca60">  283</a></span><span class="preprocessor">#define PCIE_CONF_BAR5          9U</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a2f4020ce7fec0e3b5c9b121951468b70">  285</a></span><span class="preprocessor">#define PCIE_CONF_BAR_IO(w)             (((w) &amp; 0x00000001U) == 0x00000001U)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a6018ef2d851fd6a64a1ad4dde956f4c9">  286</a></span><span class="preprocessor">#define PCIE_CONF_BAR_MEM(w)            (((w) &amp; 0x00000001U) != 0x00000001U)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a6d2644d85b7bfbf9a526e6d54096982d">  287</a></span><span class="preprocessor">#define PCIE_CONF_BAR_64(w)             (((w) &amp; 0x00000006U) == 0x00000004U)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#af163a00f52cc96bc7694e4e7e7a8d1fe">  288</a></span><span class="preprocessor">#define PCIE_CONF_BAR_ADDR(w)           ((w) &amp; ~0xfUL)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#abe49cc62101a531ca9e26b0290218797">  289</a></span><span class="preprocessor">#define PCIE_CONF_BAR_IO_ADDR(w)        ((w) &amp; ~0x3UL)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a23c45457ec77c6fd2e1977710f6edf28">  290</a></span><span class="preprocessor">#define PCIE_CONF_BAR_FLAGS(w)          ((w) &amp; 0xfUL)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a296141fc89700213899b6463e1166477">  291</a></span><span class="preprocessor">#define PCIE_CONF_BAR_NONE              0U</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a65e8ddebc6d25b51940ae647f81deca1">  293</a></span><span class="preprocessor">#define PCIE_CONF_BAR_INVAL             0xFFFFFFF0U</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a8e1968a28791ed0529d622f32e6fad6c">  294</a></span><span class="preprocessor">#define PCIE_CONF_BAR_INVAL64           0xFFFFFFFFFFFFFFF0UL</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#afd74fe08ef11c685775433236d0fd734">  296</a></span><span class="preprocessor">#define PCIE_CONF_BAR_INVAL_FLAGS(w)                    \</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">        ((((w) &amp; 0x00000006U) == 0x00000006U) ||        \</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">         (((w) &amp; 0x00000006U) == 0x00000002U))</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * Type 1 Header has files related to bus management</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#aac6d5d5eb2ff10b6d85b3bb3efb0ce6e">  303</a></span><span class="preprocessor">#define PCIE_BUS_NUMBER         6U</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a4c0dbee39acf51c94b5ececba150f8d0">  305</a></span><span class="preprocessor">#define PCIE_BUS_PRIMARY_NUMBER(w)      ((w) &amp; 0xffUL)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a61cd874c47de3545ca2ffa1eecd7eb42">  306</a></span><span class="preprocessor">#define PCIE_BUS_SECONDARY_NUMBER(w)    (((w) &gt;&gt; 8) &amp; 0xffUL)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a0be93727f18869b7a486e42eac47fa2d">  307</a></span><span class="preprocessor">#define PCIE_BUS_SUBORDINATE_NUMBER(w)  (((w) &gt;&gt; 16) &amp; 0xffUL)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#aa05e49d0cafbe51b7742354470d07bd0">  308</a></span><span class="preprocessor">#define PCIE_SECONDARY_LATENCY_TIMER(w) (((w) &gt;&gt; 24) &amp; 0xffUL)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a784bc42d77fec195d794c29067bd988c">  310</a></span><span class="preprocessor">#define PCIE_BUS_NUMBER_VAL(prim, sec, sub, lat) \</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">        (((prim) &amp; 0xffUL) |                     \</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">         (((sec) &amp; 0xffUL) &lt;&lt; 8) |               \</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">         (((sub) &amp; 0xffUL) &lt;&lt; 16) |              \</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">         (((lat) &amp; 0xffUL) &lt;&lt; 24))</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * Type 1 words 7 to 12 setups Bridge Memory base and limits</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a111eab92400e240ec5b7f08caf1b8a87">  319</a></span><span class="preprocessor">#define PCIE_IO_SEC_STATUS      7U</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a34f56e87ececf58b285e91341cd27d23">  321</a></span><span class="preprocessor">#define PCIE_IO_BASE(w)         ((w) &amp; 0xffUL)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a4629a222d00917b2e3cad6aadbfd2ec1">  322</a></span><span class="preprocessor">#define PCIE_IO_LIMIT(w)        (((w) &gt;&gt; 8) &amp; 0xffUL)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a804b34fd47ba065287e0257fac84ac35">  323</a></span><span class="preprocessor">#define PCIE_SEC_STATUS(w)      (((w) &gt;&gt; 16) &amp; 0xffffUL)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a61f05b2c4cd5c672af43960b320e33bc">  325</a></span><span class="preprocessor">#define PCIE_IO_SEC_STATUS_VAL(iob, iol, sec_status) \</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">        (((iob) &amp; 0xffUL) |                          \</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">         (((iol) &amp; 0xffUL) &lt;&lt; 8) |                   \</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">         (((sec_status) &amp; 0xffffUL) &lt;&lt; 16))</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a6fbcd3f523deb069aa31bcd31973d00b">  330</a></span><span class="preprocessor">#define PCIE_MEM_BASE_LIMIT     8U</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#acd6be1e38666a6a137b1654007cf293a">  332</a></span><span class="preprocessor">#define PCIE_MEM_BASE(w)        ((w) &amp; 0xffffUL)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a9f5d23ad0674aed0bf5c1869621de303">  333</a></span><span class="preprocessor">#define PCIE_MEM_LIMIT(w)       (((w) &gt;&gt; 16) &amp; 0xffffUL)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a93a6dbe27d3d11be29397ae80c58a589">  335</a></span><span class="preprocessor">#define PCIE_MEM_BASE_LIMIT_VAL(memb, meml) \</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">        (((memb) &amp; 0xffffUL) |              \</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">         (((meml) &amp; 0xffffUL) &lt;&lt; 16))</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a8dd5906e8d735210d9f8ca25d39684b4">  339</a></span><span class="preprocessor">#define PCIE_PREFETCH_BASE_LIMIT        9U</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a5f7aa0fc063ec072bf7e89fca603c825">  341</a></span><span class="preprocessor">#define PCIE_PREFETCH_BASE(w)   ((w) &amp; 0xffffUL)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#af0a18504a4eb2061d1afc90fc7b8ee21">  342</a></span><span class="preprocessor">#define PCIE_PREFETCH_LIMIT(w)  (((w) &gt;&gt; 16) &amp; 0xffffUL)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a02b269663488e7c7469415622390ce55">  344</a></span><span class="preprocessor">#define PCIE_PREFETCH_BASE_LIMIT_VAL(pmemb, pmeml) \</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">        (((pmemb) &amp; 0xffffUL) |                    \</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">         (((pmeml) &amp; 0xffffUL) &lt;&lt; 16))</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a6ebdd02e0599f33becb6cf413be0a8cd">  348</a></span><span class="preprocessor">#define PCIE_PREFETCH_BASE_UPPER        10U</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#ab0eda55fd8c2c4025dc4350ef946a61b">  350</a></span><span class="preprocessor">#define PCIE_PREFETCH_LIMIT_UPPER       11U</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#afc1acf0ac9b46629497c7a552f5650ce">  352</a></span><span class="preprocessor">#define PCIE_IO_BASE_LIMIT_UPPER        12U</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a8bf9a619d6d83cbb009a7f18b501db92">  354</a></span><span class="preprocessor">#define PCIE_IO_BASE_UPPER(w)   ((w) &amp; 0xffffUL)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a76a59c926f2760a04c4d8439cb227fe2">  355</a></span><span class="preprocessor">#define PCIE_IO_LIMIT_UPPER(w)  (((w) &gt;&gt; 16) &amp; 0xffffUL)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a88669a9ca40294cee41bb163a908737f">  357</a></span><span class="preprocessor">#define PCIE_IO_BASE_LIMIT_UPPER_VAL(iobu, iolu) \</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">        (((iobu) &amp; 0xffffUL) |                   \</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">         (((iolu) &amp; 0xffffUL) &lt;&lt; 16))</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/*</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * Word 15 contains information related to interrupts.</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> *</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * We&#39;re only interested in the low byte, which is [supposed to be] set by</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * the firmware to indicate which wire IRQ the device interrupt is routed to.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#aa5a2c8849e4cac05ee584827aedbfb93">  368</a></span><span class="preprocessor">#define PCIE_CONF_INTR          15U</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a5c2f2d310dc6a73530b6909ce2c2536e">  370</a></span><span class="preprocessor">#define PCIE_CONF_INTR_IRQ(w)   ((w) &amp; 0xFFU)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a995ca5b5146669c9234d3cdd596b715c">  371</a></span><span class="preprocessor">#define PCIE_CONF_INTR_IRQ_NONE 0xFFU  </span><span class="comment">/* no interrupt routed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a1ce9e061b5a773f3ee74f78893174f9e">  373</a></span><span class="preprocessor">#define PCIE_MAX_BUS  (0xFFFFFFFF &amp; PCIE_BDF_BUS_MASK)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a8809359a58c787a939d01f25e12ac51a">  374</a></span><span class="preprocessor">#define PCIE_MAX_DEV  (0xFFFFFFFF &amp; PCIE_BDF_DEV_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#aee8ddb7b7b1354fd5c835b67321f286b">  375</a></span><span class="preprocessor">#define PCIE_MAX_FUNC (0xFFFFFFFF &amp; PCIE_BDF_FUNC_MASK)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="drivers_2pcie_2pcie_8h.html#a6616499a7be31d40af31bb8134aa4a51">  391</a></span><span class="preprocessor">#define PCIE_IRQ_CONNECT(bdf_p, irq_p, priority_p,                      \</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">                         isr_p, isr_param_p, flags_p)                   \</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">        ARCH_PCIE_IRQ_CONNECT(bdf_p, irq_p, priority_p,                 \</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">                              isr_p, isr_param_p, flags_p)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>}</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_DRIVERS_PCIE_PCIE_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acondvar_2condvar__api_2src_2main_8c_html_a066ef29dcc0b3f5cdeab9a9aa274f610"><div class="ttname"><a href="condvar_2condvar__api_2src_2main_8c.html#a066ef29dcc0b3f5cdeab9a9aa274f610">index</a></div><div class="ttdeci">ZTEST_BMEM int index[(3)]</div><div class="ttdef"><b>Definition:</b> main.c:32</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a10ecc667c564548e4ddf3ca4374242b5"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a10ecc667c564548e4ddf3ca4374242b5">pcie_conf_read</a></div><div class="ttdeci">uint32_t pcie_conf_read(pcie_bdf_t bdf, unsigned int reg)</div><div class="ttdoc">Read a 32-bit word from an endpoint's configuration space.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a14970194de1024a1a4669b69f932a4f5"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a14970194de1024a1a4669b69f932a4f5">pcie_connect_dynamic_irq</a></div><div class="ttdeci">bool pcie_connect_dynamic_irq(pcie_bdf_t bdf, unsigned int irq, unsigned int priority, void(*routine)(const void *parameter), const void *parameter, uint32_t flags)</div><div class="ttdoc">Dynamically connect a PCIe endpoint IRQ to an ISR handler.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a3516fec89df75eb3d77f54193059fc5c"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a3516fec89df75eb3d77f54193059fc5c">pcie_set_cmd</a></div><div class="ttdeci">void pcie_set_cmd(pcie_bdf_t bdf, uint32_t bits, bool on)</div><div class="ttdoc">Set or reset bits in the endpoint command/status register.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a38df5e6054de59f1bc21e89a2701e998"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a38df5e6054de59f1bc21e89a2701e998">pcie_probe</a></div><div class="ttdeci">bool pcie_probe(pcie_bdf_t bdf, pcie_id_t id)</div><div class="ttdoc">Probe for the presence of a PCI(e) endpoint.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a3b769a3f200d09c32cc717371278b901"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a></div><div class="ttdeci">uint32_t pcie_id_t</div><div class="ttdoc">A unique PCI(e) identifier (vendor ID, device ID).</div><div class="ttdef"><b>Definition:</b> pcie.h:37</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a3c47cb57baa9605f6fc177a6b01d4aae"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a3c47cb57baa9605f6fc177a6b01d4aae">pcie_get_mbar</a></div><div class="ttdeci">bool pcie_get_mbar(pcie_bdf_t bdf, unsigned int bar_index, struct pcie_mbar *mbar)</div><div class="ttdoc">Get the MBAR at a specific BAR index.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a47a2e88935e04330d449db5463d9f21a"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a47a2e88935e04330d449db5463d9f21a">pcie_conf_write</a></div><div class="ttdeci">void pcie_conf_write(pcie_bdf_t bdf, unsigned int reg, uint32_t data)</div><div class="ttdoc">Write a 32-bit word to an endpoint's configuration space.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a56e724c9bfd7f44c550ccff1b46978a8"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a56e724c9bfd7f44c550ccff1b46978a8">pcie_get_cap</a></div><div class="ttdeci">uint32_t pcie_get_cap(pcie_bdf_t bdf, uint32_t cap_id)</div><div class="ttdoc">Find a PCI(e) capability in an endpoint's configuration space.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a5db0d2a5946d20406070b47a1a7acf21"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a5db0d2a5946d20406070b47a1a7acf21">pcie_get_ext_cap</a></div><div class="ttdeci">uint32_t pcie_get_ext_cap(pcie_bdf_t bdf, uint32_t cap_id)</div><div class="ttdoc">Find an Extended PCI(e) capability in an endpoint's configuration space.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a84bb3c734945ebaee0e9801495eebe90"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a></div><div class="ttdeci">uint32_t pcie_bdf_t</div><div class="ttdoc">A unique PCI(e) endpoint (bus, device, function).</div><div class="ttdef"><b>Definition:</b> pcie.h:27</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_aad76dbfd3d53d812db092e2029c65fea"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#aad76dbfd3d53d812db092e2029c65fea">pcie_bdf_lookup</a></div><div class="ttdeci">pcie_bdf_t pcie_bdf_lookup(pcie_id_t id)</div><div class="ttdoc">Look up the BDF based on PCI(e) vendor &amp; device ID.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_ad69ae431e5f91992f071dee9d7fa9110"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#ad69ae431e5f91992f071dee9d7fa9110">pcie_alloc_irq</a></div><div class="ttdeci">unsigned int pcie_alloc_irq(pcie_bdf_t bdf)</div><div class="ttdoc">Allocate an IRQ for an endpoint.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_ad6a0176778513b2283726fd28f11ec20"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#ad6a0176778513b2283726fd28f11ec20">pcie_probe_mbar</a></div><div class="ttdeci">bool pcie_probe_mbar(pcie_bdf_t bdf, unsigned int index, struct pcie_mbar *mbar)</div><div class="ttdoc">Probe the nth MMIO address assigned to an endpoint.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_aed7fef462ba02a22b5875b1a2c0d965a"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#aed7fef462ba02a22b5875b1a2c0d965a">pcie_get_irq</a></div><div class="ttdeci">unsigned int pcie_get_irq(pcie_bdf_t bdf)</div><div class="ttdoc">Return the IRQ assigned by the firmware/board to an endpoint.</div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_afb69216f9224a9040b1f0b58eb286196"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#afb69216f9224a9040b1f0b58eb286196">pcie_irq_enable</a></div><div class="ttdeci">void pcie_irq_enable(pcie_bdf_t bdf, unsigned int irq)</div><div class="ttdoc">Enable the PCI(e) endpoint to generate the specified IRQ.</div></div>
<div class="ttc" id="adt-bindings_2pcie_2pcie_8h_html"><div class="ttname"><a href="dt-bindings_2pcie_2pcie_8h.html">pcie.h</a></div></div>
<div class="ttc" id="ahttp__parser_8h_html_ab6b306ef981f5e21bb41ea2c2dbe8cd9"><div class="ttname"><a href="http__parser_8h.html#ab6b306ef981f5e21bb41ea2c2dbe8cd9">flags</a></div><div class="ttdeci">flags</div><div class="ttdef"><b>Definition:</b> http_parser.h:131</div></div>
<div class="ttc" id="ainclude_2zephyr_2types_8h_html"><div class="ttname"><a href="include_2zephyr_2types_8h.html">types.h</a></div></div>
<div class="ttc" id="amem__heap_2shared__multi__heap_2src_2main_8c_html_a698b4ae5d990c4030b61afb7e057cb03"><div class="ttname"><a href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a></div><div class="ttdeci">struct shared_multi_heap_region * reg</div><div class="ttdef"><b>Definition:</b> main.c:17</div></div>
<div class="ttc" id="astdint_8h_html_a0a8582351ac627ee8bde2973c825e47f"><div class="ttname"><a href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></div><div class="ttdeci">__UINT32_TYPE__ uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:60</div></div>
<div class="ttc" id="astdint_8h_html_a4788399d1d0b37ccf098a7da82254808"><div class="ttname"><a href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a></div><div class="ttdeci">__UINTPTR_TYPE__ uintptr_t</div><div class="ttdef"><b>Definition:</b> stdint.h:75</div></div>
<div class="ttc" id="astructpcie__mbar_html"><div class="ttname"><a href="structpcie__mbar.html">pcie_mbar</a></div><div class="ttdef"><b>Definition:</b> pcie.h:39</div></div>
<div class="ttc" id="astructpcie__mbar_html_a473c681f1a04ef51841774914158036d"><div class="ttname"><a href="structpcie__mbar.html#a473c681f1a04ef51841774914158036d">pcie_mbar::size</a></div><div class="ttdeci">size_t size</div><div class="ttdef"><b>Definition:</b> pcie.h:41</div></div>
<div class="ttc" id="astructpcie__mbar_html_ada917da126832a51a21fb70667d6b222"><div class="ttname"><a href="structpcie__mbar.html#ada917da126832a51a21fb70667d6b222">pcie_mbar::phys_addr</a></div><div class="ttdeci">uintptr_t phys_addr</div><div class="ttdef"><b>Definition:</b> pcie.h:40</div></div>
<div class="ttc" id="atest__fifo__contexts_8c_html_a8b1feab52ee372b1ee1297129329eaad"><div class="ttname"><a href="test__fifo__contexts_8c.html#a8b1feab52ee372b1ee1297129329eaad">data</a></div><div class="ttdeci">static fdata_t data[2]</div><div class="ttdef"><b>Definition:</b> test_fifo_contexts.c:15</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_c53ab2a99d211ceb14df6f4f5cbc32f7.html">pcie</a></li><li class="navelem"><a class="el" href="drivers_2pcie_2pcie_8h.html">pcie.h</a></li>
    <li class="footer">Generated on Mon Feb 21 2022 04:59:39 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
