1 - José-Lorenzo Cruz, Antonio González, Mateo Valero, and Nigel P. Topham. 2000. Multiple-banked register file architectures. In Proceedings of the 27th annual international symposium on Computer architecture (ISCA '00). ACM, New York, NY, USA, 316-325. DOI=http://dx.doi.org/10.1145/339647.339708

2 - Neha Agarwal, David Nellans, Mark Stephenson, Mike O'Connor, and Stephen W. Keckler. 2015. Page Placement Strategies for GPUs within Heterogeneous Memory Systems. SIGARCH Comput. Archit. News 43, 1 (March 2015), 607-618. DOI: http://dx.doi.org/10.1145/2786763.2694381

3 - N. Agarwal, D. Nellans, E. Ebrahimi, T. F. Wenisch, J. Danskin and S. W. Keckler, "Selective GPU caches to eliminate CPU-GPU HW cache coherence," 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), Barcelona, 2016, pp. 494-506. doi: 10.1109/HPCA.2016.7446089

4 - Chen, Sui, and Lu Peng. "Efficient GPU hardware transactional memory through early conflict resolution." 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2016.

5 - Ravi Teja Mullapudi, Vinay Vasista, and Uday Bondhugula. 2015. PolyMage: Automatic Optimization for Image Processing Pipelines. In Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '15). ACM, New York, NY, USA, 429-443. DOI: http://dx.doi.org/10.1145/2694344.2694364

6 - Vasileios Karakostas, Jayneel Gandhi, Furkan Ayar, Adrián Cristal, Mark D. Hill, Kathryn S. McKinley, Mario Nemirovsky, Michael M. Swift, and Osman Ünsal. 2015. Redundant memory mappings for fast access to large memories. In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA '15). ACM, New York, NY, USA, 66-78. DOI: http://dx.doi.org/10.1145/2749469.2749471

7 - Andreas Sembrant, Erik Hagersten, and David Black-Schaffer. 2014. The Direct-to-Data (D2D) cache: navigating the cache hierarchy with a single lookup. In Proceeding of the 41st annual international symposium on Computer architecuture (ISCA '14). IEEE Press, Piscataway, NJ, USA, 133-144. DOI: http://dx.doi.org/10.1145/2678373.2665694

8 - Tri M. Nguyen and David Wentzlaff. 2015. MORC: a manycore-oriented compressed cache. In Proceedings of the 48th International Symposium on Microarchitecture (MICRO-48). ACM, New York, NY, USA, 76-88. DOI=http://dx.doi.org/10.1145/2830772.2830828  
