clock_work
==========

This will be the homework for Digital logic using DSCH3</br>
Let's do this!</br>
* Design 12hr clock
* Project Report
</br>

##Design

</br>Design some stuff</br></br>
Right now goes until 99seconds

##Report

</br>Report some stuff</br></br>
