INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/RAM_Try_by_Pratik/RAM_Try_by_Pratik.srcs/sources_1/new/RAM_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/RAM_Try_by_Pratik/RAM_Try_by_Pratik.srcs/sim_1/new/tb_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Ram
