+define+FUNCTIONAL=1
+define+UNIT_DELAY=#1
../../verilog/primitives.v
../../verilog/sky130_fd_sc_hd.v

../../dv/DFFRAM_beh.v

../../verilog/rtl/AHB_sys_0/AHBlite_sys_0.v 
../../verilog/rtl/AHB_sys_0/AHBlite_bus0.v
../../verilog/rtl/AHB_sys_0/AHBlite_GPIO.v
../../verilog/rtl/AHB_sys_0/AHBlite_db_reg.v

../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_WDT32.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_TIMER32.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_PWM32.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/AHB_2_APB.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_bus0.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_sys_0.v

../../verilog/rtl/IPs/TIMER32.v
../../verilog/rtl/IPs/PWM32.v
../../verilog/rtl/IPs/WDT32.v
../../verilog/rtl/IPs/spi_master.v
../../verilog/rtl/IPs/i2c_master.v
../../verilog/rtl/IPs/GPIO.v
../../verilog/rtl/IPs/APB_UART.v
../../verilog/rtl/IPs/APB_SPI.v
../../verilog/rtl/IPs/APB_I2C.v
../../verilog/rtl/IPs/AHBSRAM.v
../../verilog/rtl/IPs/DFFRAM_4K.v
../../verilog/rtl/IPs/DFFRAMBB.v
../../verilog/rtl/acc/AHB_SPM.v
#+define+NO_HC_CACHE=1
../../verilog/rtl/IPs/QSPI_XIP_CTRL.v
../../verilog/rtl/IPs/DMC_32x16HC.v
#+define+NO_DFFRAM=1
#../../verilog/rtl/IPs/RAM_4Kx32.v
../../verilog/rtl/IPs/RAM_3Kx32.v

../../verilog/rtl/ibex/ibex_wrapper.v
../../verilog/rtl/ibex/ibex_alu.v
../../verilog/rtl/ibex/ibex_branch_predict.v
../../verilog/rtl/ibex/ibex_compressed_decoder.v
../../verilog/rtl/ibex/ibex_controller.v
../../verilog/rtl/ibex/ibex_core.v
../../verilog/rtl/ibex/ibex_counter.v
../../verilog/rtl/ibex/ibex_cs_registers.v
../../verilog/rtl/ibex/ibex_csr.v
../../verilog/rtl/ibex/ibex_decoder.v
../../verilog/rtl/ibex/ibex_dummy_instr.v
../../verilog/rtl/ibex/ibex_ex_block.v
../../verilog/rtl/ibex/ibex_fetch_fifo.v
../../verilog/rtl/ibex/ibex_icache.v
../../verilog/rtl/ibex/ibex_id_stage.v
../../verilog/rtl/ibex/ibex_if_stage.v
../../verilog/rtl/ibex/ibex_load_store_unit.v
../../verilog/rtl/ibex/ibex_multdiv_fast.v
../../verilog/rtl/ibex/ibex_multdiv_slow.v
../../verilog/rtl/ibex/ibex_pmp.v
../../verilog/rtl/ibex/ibex_prefetch_buffer.v
../../verilog/rtl/ibex/ibex_register_file_latch.v
../../verilog/rtl/ibex/ibex_wb_stage.v
../../verilog/rtl/ibex/prim_clock_gating.v 
../../verilog/rtl/ibex/ibex_register_file_ff.v

../../verilog/rtl/soc_core.v

IBEX_SoC_TB.v
../sst26wf080b.v
../23LC512.v 
