TimeQuest Timing Analyzer report for g03_lab3
Wed Nov 08 17:45:03 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock'
 30. Fast Model Hold: 'clock'
 31. Fast Model Recovery: 'clock'
 32. Fast Model Removal: 'clock'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g03_lab3                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g03_lab3.sdc  ; OK     ; Wed Nov 08 17:45:02 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 156.62 MHz ; 156.62 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -5.385 ; -2121.854     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.542 ; -1442.413     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 3.492 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -2.064 ; -1011.213     ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.385 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.430      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.381 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.426      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.365 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.406      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.361 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.402      ;
; -5.359 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[3]  ; clock        ; clock       ; 1.000        ; -0.001     ; 6.396      ;
; -5.359 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[3]  ; clock        ; clock       ; 1.000        ; -0.001     ; 6.396      ;
; -5.355 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[3]  ; clock        ; clock       ; 1.000        ; -0.001     ; 6.392      ;
; -5.355 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[3]  ; clock        ; clock       ; 1.000        ; -0.001     ; 6.392      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.351 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.396      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.348 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.007      ; 6.393      ;
; -5.347 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.377      ;
; -5.347 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.377      ;
; -5.347 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.377      ;
; -5.347 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.377      ;
; -5.347 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.377      ;
; -5.346 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.394      ;
; -5.346 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.394      ;
; -5.346 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.394      ;
; -5.346 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.394      ;
; -5.346 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.394      ;
; -5.346 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.394      ;
; -5.346 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.394      ;
; -5.346 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.394      ;
; -5.343 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.373      ;
; -5.343 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.373      ;
; -5.343 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.373      ;
; -5.343 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.373      ;
; -5.343 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.373      ;
; -5.342 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.390      ;
; -5.342 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.390      ;
; -5.342 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.390      ;
; -5.342 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.390      ;
; -5.342 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.390      ;
; -5.342 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.390      ;
; -5.342 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.390      ;
; -5.342 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.390      ;
; -5.338 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[2] ; clock        ; clock       ; 1.000        ; 0.004      ; 6.380      ;
; -5.338 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[2] ; clock        ; clock       ; 1.000        ; 0.004      ; 6.380      ;
; -5.338 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[2] ; clock        ; clock       ; 1.000        ; 0.004      ; 6.380      ;
; -5.334 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[2] ; clock        ; clock       ; 1.000        ; 0.004      ; 6.376      ;
; -5.334 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[2] ; clock        ; clock       ; 1.000        ; 0.004      ; 6.376      ;
; -5.334 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[2] ; clock        ; clock       ; 1.000        ; 0.004      ; 6.376      ;
; -5.331 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.372      ;
; -5.331 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.372      ;
; -5.331 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1] ; clock        ; clock       ; 1.000        ; 0.003      ; 6.372      ;
; -5.331 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 6.372      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.631 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.917      ;
; 0.633 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[1]                                                                                                                                                                   ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[1]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.635 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[5]                                                                                                                                                                   ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[1]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[1]                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[1]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[1]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.638 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.639 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.642 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.643 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.645 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.931      ;
; 0.647 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.648 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.652 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.938      ;
; 0.654 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.940      ;
; 0.655 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.941      ;
; 0.662 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.948      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.949      ;
; 0.664 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.950      ;
; 0.665 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.951      ;
; 0.665 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.951      ;
; 0.669 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.955      ;
; 0.755 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.041      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.033     ; 5.547      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.033     ; 5.547      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.033     ; 5.547      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.035     ; 5.545      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.035     ; 5.545      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.035     ; 5.545      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.542 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.034     ; 5.546      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.541 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 5.554      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.025     ; 5.553      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.025     ; 5.553      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.025     ; 5.553      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.025     ; 5.553      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.025     ; 5.553      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.025     ; 5.553      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]                                   ; clock        ; clock       ; 1.000        ; -0.026     ; 5.552      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.026     ; 5.552      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.026     ; 5.552      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.026     ; 5.552      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.552      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.552      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.552      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.552      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.030     ; 5.548      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
; -4.540 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.563      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.492 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.025     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.027     ; 3.752      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.027     ; 3.752      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.027     ; 3.752      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.027     ; 3.752      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.027     ; 3.752      ;
; 3.493 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.026     ; 3.753      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1] ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1] ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1] ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.764      ;
; 3.494 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.760      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]    ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[5]    ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]   ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]   ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]   ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.020     ; 3.761      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.495 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 3.765      ;
; 3.508 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[2]    ; clock        ; clock       ; 0.000        ; -0.011     ; 3.783      ;
; 3.508 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.011     ; 3.783      ;
; 3.508 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.011     ; 3.783      ;
; 3.508 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.011     ; 3.783      ;
; 3.508 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 3.785      ;
; 3.508 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 3.785      ;
; 3.508 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 3.785      ;
; 3.508 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.009     ; 3.785      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 6.103 ; 6.103 ; Rise       ; clock           ;
;  address[0] ; clock      ; 5.229 ; 5.229 ; Rise       ; clock           ;
;  address[1] ; clock      ; 6.103 ; 6.103 ; Rise       ; clock           ;
;  address[2] ; clock      ; 4.907 ; 4.907 ; Rise       ; clock           ;
;  address[3] ; clock      ; 5.202 ; 5.202 ; Rise       ; clock           ;
;  address[4] ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
;  address[5] ; clock      ; 4.820 ; 4.820 ; Rise       ; clock           ;
; enable      ; clock      ; 5.187 ; 5.187 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 4.216 ; 4.216 ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.130 ; 0.130 ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.312 ; 0.312 ; Rise       ; clock           ;
; reset       ; clock      ; 4.244 ; 4.244 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.600  ; 0.600  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.465  ; 0.465  ; Rise       ; clock           ;
;  address[1] ; clock      ; -0.806 ; -0.806 ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.238  ; 0.238  ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.296  ; 0.296  ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.600  ; 0.600  ; Rise       ; clock           ;
;  address[5] ; clock      ; -0.388 ; -0.388 ; Rise       ; clock           ;
; enable      ; clock      ; -4.128 ; -4.128 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 0.124  ; 0.124  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 0.124  ; 0.124  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 0.061  ; 0.061  ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.225  ; 0.225  ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.019  ; 0.019  ; Rise       ; clock           ;
; reset       ; clock      ; -3.666 ; -3.666 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 18.221 ; 18.221 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 16.727 ; 16.727 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 18.221 ; 18.221 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 17.276 ; 17.276 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 18.053 ; 18.053 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 17.924 ; 17.924 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 17.549 ; 17.549 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 17.539 ; 17.539 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 20.666 ; 20.666 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 20.056 ; 20.056 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 19.945 ; 19.945 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 20.097 ; 20.097 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 20.593 ; 20.593 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 20.454 ; 20.454 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 20.264 ; 20.264 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 20.666 ; 20.666 ; Rise       ; clock           ;
; empty               ; clock      ; 11.020 ; 11.020 ; Rise       ; clock           ;
; full                ; clock      ; 10.550 ; 10.550 ; Rise       ; clock           ;
; num[*]              ; clock      ; 7.591  ; 7.591  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 7.578  ; 7.578  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.591  ; 7.591  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 7.555  ; 7.555  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.544  ; 7.544  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.553  ; 7.553  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 7.543  ; 7.543  ; Rise       ; clock           ;
; value[*]            ; clock      ; 12.277 ; 12.277 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 11.310 ; 11.310 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 12.277 ; 12.277 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 11.122 ; 11.122 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 11.633 ; 11.633 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 12.097 ; 12.097 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 11.484 ; 11.484 ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 12.871 ; 12.871 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 12.871 ; 12.871 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 13.878 ; 13.878 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 13.425 ; 13.425 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 13.748 ; 13.748 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 13.616 ; 13.616 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 13.692 ; 13.692 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 13.685 ; 13.685 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 12.625 ; 12.625 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 12.625 ; 12.625 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 13.007 ; 13.007 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 12.666 ; 12.666 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 13.101 ; 13.101 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 13.024 ; 13.024 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 13.026 ; 13.026 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 13.110 ; 13.110 ; Rise       ; clock           ;
; empty               ; clock      ; 10.111 ; 10.111 ; Rise       ; clock           ;
; full                ; clock      ; 9.643  ; 9.643  ; Rise       ; clock           ;
; num[*]              ; clock      ; 7.543  ; 7.543  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 7.578  ; 7.578  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.591  ; 7.591  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 7.555  ; 7.555  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.544  ; 7.544  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.553  ; 7.553  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 7.543  ; 7.543  ; Rise       ; clock           ;
; value[*]            ; clock      ; 8.770  ; 8.770  ; Rise       ; clock           ;
;  value[0]           ; clock      ; 9.817  ; 9.817  ; Rise       ; clock           ;
;  value[1]           ; clock      ; 10.364 ; 10.364 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 8.770  ; 8.770  ; Rise       ; clock           ;
;  value[3]           ; clock      ; 10.065 ; 10.065 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 10.475 ; 10.475 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 10.039 ; 10.039 ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 16.569 ; 16.569 ; 16.569 ; 16.569 ;
; address[0] ; 7_segment_floor[1] ; 18.063 ; 18.063 ; 18.063 ; 18.063 ;
; address[0] ; 7_segment_floor[2] ; 17.118 ; 17.118 ; 17.118 ; 17.118 ;
; address[0] ; 7_segment_floor[3] ; 17.895 ; 17.895 ; 17.895 ; 17.895 ;
; address[0] ; 7_segment_floor[4] ; 17.766 ; 17.766 ; 17.766 ; 17.766 ;
; address[0] ; 7_segment_floor[5] ; 17.391 ; 17.391 ; 17.391 ; 17.391 ;
; address[0] ; 7_segment_floor[6] ; 17.381 ; 17.381 ; 17.381 ; 17.381 ;
; address[0] ; 7_segment_mod[0]   ; 19.898 ; 19.898 ; 19.898 ; 19.898 ;
; address[0] ; 7_segment_mod[1]   ; 19.787 ; 19.787 ; 19.787 ; 19.787 ;
; address[0] ; 7_segment_mod[2]   ; 19.939 ; 19.939 ; 19.939 ; 19.939 ;
; address[0] ; 7_segment_mod[3]   ; 20.435 ; 20.435 ; 20.435 ; 20.435 ;
; address[0] ; 7_segment_mod[4]   ; 20.296 ; 20.296 ; 20.296 ; 20.296 ;
; address[0] ; 7_segment_mod[5]   ; 20.106 ; 20.106 ; 20.106 ; 20.106 ;
; address[0] ; 7_segment_mod[6]   ; 20.508 ; 20.508 ; 20.508 ; 20.508 ;
; address[0] ; value[0]           ; 11.068 ; 11.068 ; 11.068 ; 11.068 ;
; address[0] ; value[1]           ; 12.002 ; 12.002 ; 12.002 ; 12.002 ;
; address[0] ; value[2]           ; 10.964 ; 10.964 ; 10.964 ; 10.964 ;
; address[0] ; value[3]           ; 11.434 ; 11.434 ; 11.434 ; 11.434 ;
; address[0] ; value[4]           ; 11.905 ; 11.905 ; 11.905 ; 11.905 ;
; address[0] ; value[5]           ; 11.395 ; 11.395 ; 11.395 ; 11.395 ;
; address[1] ; 7_segment_floor[0] ; 17.345 ; 17.345 ; 17.345 ; 17.345 ;
; address[1] ; 7_segment_floor[1] ; 18.839 ; 18.839 ; 18.839 ; 18.839 ;
; address[1] ; 7_segment_floor[2] ; 17.894 ; 17.894 ; 17.894 ; 17.894 ;
; address[1] ; 7_segment_floor[3] ; 18.671 ; 18.671 ; 18.671 ; 18.671 ;
; address[1] ; 7_segment_floor[4] ; 18.542 ; 18.542 ; 18.542 ; 18.542 ;
; address[1] ; 7_segment_floor[5] ; 18.167 ; 18.167 ; 18.167 ; 18.167 ;
; address[1] ; 7_segment_floor[6] ; 18.157 ; 18.157 ; 18.157 ; 18.157 ;
; address[1] ; 7_segment_mod[0]   ; 20.674 ; 20.674 ; 20.674 ; 20.674 ;
; address[1] ; 7_segment_mod[1]   ; 20.563 ; 20.563 ; 20.563 ; 20.563 ;
; address[1] ; 7_segment_mod[2]   ; 20.715 ; 20.715 ; 20.715 ; 20.715 ;
; address[1] ; 7_segment_mod[3]   ; 21.211 ; 21.211 ; 21.211 ; 21.211 ;
; address[1] ; 7_segment_mod[4]   ; 21.072 ; 21.072 ; 21.072 ; 21.072 ;
; address[1] ; 7_segment_mod[5]   ; 20.882 ; 20.882 ; 20.882 ; 20.882 ;
; address[1] ; 7_segment_mod[6]   ; 21.284 ; 21.284 ; 21.284 ; 21.284 ;
; address[1] ; value[0]           ; 12.054 ; 12.054 ; 12.054 ; 12.054 ;
; address[1] ; value[1]           ; 12.041 ; 12.041 ; 12.041 ; 12.041 ;
; address[1] ; value[2]           ; 10.511 ; 10.511 ; 10.511 ; 10.511 ;
; address[1] ; value[3]           ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; address[1] ; value[4]           ; 12.779 ; 12.779 ; 12.779 ; 12.779 ;
; address[1] ; value[5]           ; 12.069 ; 12.069 ; 12.069 ; 12.069 ;
; address[2] ; 7_segment_floor[0] ; 16.149 ; 16.149 ; 16.149 ; 16.149 ;
; address[2] ; 7_segment_floor[1] ; 17.643 ; 17.643 ; 17.643 ; 17.643 ;
; address[2] ; 7_segment_floor[2] ; 16.698 ; 16.698 ; 16.698 ; 16.698 ;
; address[2] ; 7_segment_floor[3] ; 17.475 ; 17.475 ; 17.475 ; 17.475 ;
; address[2] ; 7_segment_floor[4] ; 17.346 ; 17.346 ; 17.346 ; 17.346 ;
; address[2] ; 7_segment_floor[5] ; 16.971 ; 16.971 ; 16.971 ; 16.971 ;
; address[2] ; 7_segment_floor[6] ; 16.961 ; 16.961 ; 16.961 ; 16.961 ;
; address[2] ; 7_segment_mod[0]   ; 19.478 ; 19.478 ; 19.478 ; 19.478 ;
; address[2] ; 7_segment_mod[1]   ; 19.367 ; 19.367 ; 19.367 ; 19.367 ;
; address[2] ; 7_segment_mod[2]   ; 19.519 ; 19.519 ; 19.519 ; 19.519 ;
; address[2] ; 7_segment_mod[3]   ; 20.015 ; 20.015 ; 20.015 ; 20.015 ;
; address[2] ; 7_segment_mod[4]   ; 19.876 ; 19.876 ; 19.876 ; 19.876 ;
; address[2] ; 7_segment_mod[5]   ; 19.686 ; 19.686 ; 19.686 ; 19.686 ;
; address[2] ; 7_segment_mod[6]   ; 20.088 ; 20.088 ; 20.088 ; 20.088 ;
; address[2] ; value[0]           ; 9.961  ; 9.757  ; 9.757  ; 9.961  ;
; address[2] ; value[1]           ; 11.379 ; 11.379 ; 11.379 ; 11.379 ;
; address[2] ; value[2]           ; 10.092 ; 10.181 ; 10.181 ; 10.092 ;
; address[2] ; value[3]           ; 10.480 ; 10.532 ; 10.532 ; 10.480 ;
; address[2] ; value[4]           ; 11.583 ; 11.583 ; 11.583 ; 11.583 ;
; address[2] ; value[5]           ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; address[3] ; 7_segment_floor[0] ; 16.444 ; 16.444 ; 16.444 ; 16.444 ;
; address[3] ; 7_segment_floor[1] ; 17.938 ; 17.938 ; 17.938 ; 17.938 ;
; address[3] ; 7_segment_floor[2] ; 16.993 ; 16.993 ; 16.993 ; 16.993 ;
; address[3] ; 7_segment_floor[3] ; 17.770 ; 17.770 ; 17.770 ; 17.770 ;
; address[3] ; 7_segment_floor[4] ; 17.641 ; 17.641 ; 17.641 ; 17.641 ;
; address[3] ; 7_segment_floor[5] ; 17.266 ; 17.266 ; 17.266 ; 17.266 ;
; address[3] ; 7_segment_floor[6] ; 17.256 ; 17.256 ; 17.256 ; 17.256 ;
; address[3] ; 7_segment_mod[0]   ; 19.773 ; 19.773 ; 19.773 ; 19.773 ;
; address[3] ; 7_segment_mod[1]   ; 19.662 ; 19.662 ; 19.662 ; 19.662 ;
; address[3] ; 7_segment_mod[2]   ; 19.814 ; 19.814 ; 19.814 ; 19.814 ;
; address[3] ; 7_segment_mod[3]   ; 20.310 ; 20.310 ; 20.310 ; 20.310 ;
; address[3] ; 7_segment_mod[4]   ; 20.171 ; 20.171 ; 20.171 ; 20.171 ;
; address[3] ; 7_segment_mod[5]   ; 19.981 ; 19.981 ; 19.981 ; 19.981 ;
; address[3] ; 7_segment_mod[6]   ; 20.383 ; 20.383 ; 20.383 ; 20.383 ;
; address[3] ; value[0]           ; 9.929  ; 9.929  ; 9.929  ; 9.929  ;
; address[3] ; value[1]           ; 11.675 ; 11.675 ; 11.675 ; 11.675 ;
; address[3] ; value[2]           ; 9.804  ; 9.804  ; 9.804  ; 9.804  ;
; address[3] ; value[3]           ; 10.775 ; 10.775 ; 10.775 ; 10.775 ;
; address[3] ; value[4]           ; 11.878 ; 11.878 ; 11.878 ; 11.878 ;
; address[3] ; value[5]           ; 9.225  ; 9.377  ; 9.377  ; 9.225  ;
; address[4] ; 7_segment_floor[0] ; 15.187 ; 15.187 ; 15.187 ; 15.187 ;
; address[4] ; 7_segment_floor[1] ; 16.155 ; 16.681 ; 16.681 ; 16.155 ;
; address[4] ; 7_segment_floor[2] ; 15.736 ; 15.736 ; 15.736 ; 15.736 ;
; address[4] ; 7_segment_floor[3] ; 16.513 ; 16.513 ; 16.513 ; 16.513 ;
; address[4] ; 7_segment_floor[4] ; 16.384 ; 16.384 ; 16.384 ; 16.384 ;
; address[4] ; 7_segment_floor[5] ; 16.009 ; 16.009 ; 16.009 ; 16.009 ;
; address[4] ; 7_segment_floor[6] ; 15.999 ; 15.473 ; 15.473 ; 15.999 ;
; address[4] ; 7_segment_mod[0]   ; 18.516 ; 18.516 ; 18.516 ; 18.516 ;
; address[4] ; 7_segment_mod[1]   ; 18.405 ; 18.405 ; 18.405 ; 18.405 ;
; address[4] ; 7_segment_mod[2]   ; 18.557 ; 18.557 ; 18.557 ; 18.557 ;
; address[4] ; 7_segment_mod[3]   ; 19.053 ; 19.053 ; 19.053 ; 19.053 ;
; address[4] ; 7_segment_mod[4]   ; 18.914 ; 18.914 ; 18.914 ; 18.914 ;
; address[4] ; 7_segment_mod[5]   ; 18.724 ; 18.724 ; 18.724 ; 18.724 ;
; address[4] ; 7_segment_mod[6]   ; 19.126 ; 19.126 ; 19.126 ; 19.126 ;
; address[4] ; value[0]           ; 9.349  ; 10.709 ; 10.709 ; 9.349  ;
; address[4] ; value[1]           ; 9.297  ; 10.556 ; 10.556 ; 9.297  ;
; address[4] ; value[2]           ; 8.929  ; 9.153  ; 9.153  ; 8.929  ;
; address[4] ; value[3]           ; 9.714  ; 9.714  ; 9.714  ; 9.714  ;
; address[4] ; value[4]           ; 9.745  ; 9.745  ; 9.745  ; 9.745  ;
; address[4] ; value[5]           ; 8.971  ; 10.863 ; 10.863 ; 8.971  ;
; address[5] ; 7_segment_floor[0] ; 16.204 ; 16.204 ; 16.204 ; 16.204 ;
; address[5] ; 7_segment_floor[1] ; 17.698 ; 17.698 ; 17.698 ; 17.698 ;
; address[5] ; 7_segment_floor[2] ; 16.753 ; 16.753 ; 16.753 ; 16.753 ;
; address[5] ; 7_segment_floor[3] ; 17.530 ; 17.530 ; 17.530 ; 17.530 ;
; address[5] ; 7_segment_floor[4] ; 17.401 ; 17.401 ; 17.401 ; 17.401 ;
; address[5] ; 7_segment_floor[5] ; 17.026 ; 17.026 ; 17.026 ; 17.026 ;
; address[5] ; 7_segment_floor[6] ; 17.016 ; 17.016 ; 17.016 ; 17.016 ;
; address[5] ; 7_segment_mod[0]   ; 19.533 ; 19.533 ; 19.533 ; 19.533 ;
; address[5] ; 7_segment_mod[1]   ; 19.422 ; 19.422 ; 19.422 ; 19.422 ;
; address[5] ; 7_segment_mod[2]   ; 19.574 ; 19.574 ; 19.574 ; 19.574 ;
; address[5] ; 7_segment_mod[3]   ; 20.070 ; 20.070 ; 20.070 ; 20.070 ;
; address[5] ; 7_segment_mod[4]   ; 19.931 ; 19.931 ; 19.931 ; 19.931 ;
; address[5] ; 7_segment_mod[5]   ; 19.741 ; 19.741 ; 19.741 ; 19.741 ;
; address[5] ; 7_segment_mod[6]   ; 20.143 ; 20.143 ; 20.143 ; 20.143 ;
; address[5] ; value[0]           ; 9.862  ; 10.930 ; 10.930 ; 9.862  ;
; address[5] ; value[1]           ; 11.855 ; 11.855 ; 11.855 ; 11.855 ;
; address[5] ; value[2]           ; 9.784  ; 9.784  ; 9.784  ; 9.784  ;
; address[5] ; value[3]           ; 10.800 ; 10.800 ; 10.800 ; 10.800 ;
; address[5] ; value[4]           ; 10.378 ; 10.378 ; 10.378 ; 10.378 ;
; address[5] ; value[5]           ; 8.927  ; 11.084 ; 11.084 ; 8.927  ;
; mode_floor ; 7_segment_floor[0] ; 8.019  ; 8.019  ; 8.019  ; 8.019  ;
; mode_floor ; 7_segment_floor[1] ; 8.743  ;        ;        ; 8.743  ;
; mode_floor ; 7_segment_floor[2] ; 8.568  ; 8.568  ; 8.568  ; 8.568  ;
; mode_floor ; 7_segment_floor[3] ; 8.581  ; 8.581  ; 8.581  ; 8.581  ;
; mode_floor ; 7_segment_floor[4] ; 8.448  ; 8.448  ; 8.448  ; 8.448  ;
; mode_floor ; 7_segment_floor[5] ;        ; 8.841  ; 8.841  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 8.835  ; 8.835  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 8.215  ; 7.977  ; 7.977  ; 8.215  ;
; mode_mod   ; 7_segment_mod[1]   ; 8.361  ; 8.361  ; 8.361  ; 8.361  ;
; mode_mod   ; 7_segment_mod[2]   ; 8.255  ; 8.255  ; 8.255  ; 8.255  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.752  ; 8.752  ; 8.752  ; 8.752  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.613  ; 8.613  ; 8.613  ; 8.613  ;
; mode_mod   ; 7_segment_mod[5]   ; 8.424  ; 8.424  ; 8.424  ; 8.424  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.825  ; 8.825  ; 8.825  ; 8.825  ;
+------------+--------------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 11.994 ; 11.994 ; 11.994 ; 11.994 ;
; address[0] ; 7_segment_floor[1] ; 13.237 ; 13.237 ; 13.237 ; 13.237 ;
; address[0] ; 7_segment_floor[2] ; 12.543 ; 12.543 ; 12.543 ; 12.543 ;
; address[0] ; 7_segment_floor[3] ; 13.107 ; 13.107 ; 13.107 ; 13.107 ;
; address[0] ; 7_segment_floor[4] ; 12.975 ; 12.975 ; 12.975 ; 12.975 ;
; address[0] ; 7_segment_floor[5] ; 12.816 ; 12.816 ; 12.816 ; 12.816 ;
; address[0] ; 7_segment_floor[6] ; 12.806 ; 13.044 ; 13.044 ; 12.806 ;
; address[0] ; 7_segment_mod[0]   ; 12.808 ; 12.808 ; 12.808 ; 12.808 ;
; address[0] ; 7_segment_mod[1]   ; 13.197 ; 13.197 ; 13.197 ; 13.197 ;
; address[0] ; 7_segment_mod[2]   ; 12.849 ; 12.849 ; 12.849 ; 12.849 ;
; address[0] ; 7_segment_mod[3]   ; 13.284 ; 13.284 ; 13.284 ; 13.284 ;
; address[0] ; 7_segment_mod[4]   ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; address[0] ; 7_segment_mod[5]   ; 13.209 ; 13.209 ; 13.209 ; 13.209 ;
; address[0] ; 7_segment_mod[6]   ; 13.293 ; 13.293 ; 13.293 ; 13.293 ;
; address[0] ; value[0]           ; 9.983  ; 9.983  ; 9.983  ; 9.983  ;
; address[0] ; value[1]           ; 10.159 ; 10.159 ; 10.159 ; 10.159 ;
; address[0] ; value[2]           ; 9.868  ; 9.868  ; 9.868  ; 9.868  ;
; address[0] ; value[3]           ; 9.455  ; 8.788  ; 8.788  ; 9.455  ;
; address[0] ; value[4]           ; 9.614  ; 9.996  ; 9.996  ; 9.614  ;
; address[0] ; value[5]           ; 9.398  ; 9.398  ; 9.398  ; 9.398  ;
; address[1] ; 7_segment_floor[0] ; 12.002 ; 12.002 ; 12.002 ; 12.002 ;
; address[1] ; 7_segment_floor[1] ; 13.117 ; 13.117 ; 13.117 ; 13.117 ;
; address[1] ; 7_segment_floor[2] ; 12.551 ; 12.551 ; 12.551 ; 12.551 ;
; address[1] ; 7_segment_floor[3] ; 12.987 ; 12.987 ; 12.987 ; 12.987 ;
; address[1] ; 7_segment_floor[4] ; 12.855 ; 12.855 ; 12.855 ; 12.855 ;
; address[1] ; 7_segment_floor[5] ; 12.824 ; 12.824 ; 12.824 ; 12.824 ;
; address[1] ; 7_segment_floor[6] ; 12.924 ; 12.814 ; 12.814 ; 12.924 ;
; address[1] ; 7_segment_mod[0]   ; 11.915 ; 11.915 ; 11.915 ; 11.915 ;
; address[1] ; 7_segment_mod[1]   ; 12.297 ; 12.297 ; 12.297 ; 12.297 ;
; address[1] ; 7_segment_mod[2]   ; 11.956 ; 11.956 ; 11.956 ; 11.956 ;
; address[1] ; 7_segment_mod[3]   ; 12.391 ; 12.391 ; 12.391 ; 12.391 ;
; address[1] ; 7_segment_mod[4]   ; 12.314 ; 12.314 ; 12.314 ; 12.314 ;
; address[1] ; 7_segment_mod[5]   ; 12.316 ; 12.316 ; 12.316 ; 12.316 ;
; address[1] ; 7_segment_mod[6]   ; 12.400 ; 12.400 ; 12.400 ; 12.400 ;
; address[1] ; value[0]           ; 9.292  ; 9.292  ; 9.292  ; 9.292  ;
; address[1] ; value[1]           ; 10.577 ; 10.577 ; 10.577 ; 10.577 ;
; address[1] ; value[2]           ; 8.060  ; 8.081  ; 8.081  ; 8.060  ;
; address[1] ; value[3]           ; 9.907  ; 9.907  ; 9.907  ; 9.907  ;
; address[1] ; value[4]           ; 9.937  ; 9.937  ; 9.937  ; 9.937  ;
; address[1] ; value[5]           ; 9.278  ; 9.278  ; 9.278  ; 9.278  ;
; address[2] ; 7_segment_floor[0] ; 11.746 ; 11.746 ; 11.746 ; 11.746 ;
; address[2] ; 7_segment_floor[1] ; 13.137 ; 12.753 ; 12.753 ; 13.137 ;
; address[2] ; 7_segment_floor[2] ; 12.300 ; 12.300 ; 12.300 ; 12.300 ;
; address[2] ; 7_segment_floor[3] ; 12.623 ; 12.623 ; 12.623 ; 12.623 ;
; address[2] ; 7_segment_floor[4] ; 12.833 ; 12.491 ; 12.491 ; 12.833 ;
; address[2] ; 7_segment_floor[5] ; 12.567 ; 12.567 ; 12.567 ; 12.567 ;
; address[2] ; 7_segment_floor[6] ; 12.560 ; 12.944 ; 12.944 ; 12.560 ;
; address[2] ; 7_segment_mod[0]   ; 12.185 ; 12.185 ; 12.185 ; 12.185 ;
; address[2] ; 7_segment_mod[1]   ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; address[2] ; 7_segment_mod[2]   ; 12.226 ; 12.226 ; 12.226 ; 12.226 ;
; address[2] ; 7_segment_mod[3]   ; 12.661 ; 12.661 ; 12.661 ; 12.661 ;
; address[2] ; 7_segment_mod[4]   ; 12.584 ; 12.584 ; 12.584 ; 12.584 ;
; address[2] ; 7_segment_mod[5]   ; 12.586 ; 12.586 ; 12.586 ; 12.586 ;
; address[2] ; 7_segment_mod[6]   ; 12.670 ; 12.670 ; 12.670 ; 12.670 ;
; address[2] ; value[0]           ; 8.782  ; 8.782  ; 8.782  ; 8.782  ;
; address[2] ; value[1]           ; 9.484  ; 9.083  ; 9.083  ; 9.484  ;
; address[2] ; value[2]           ; 8.692  ; 8.330  ; 8.330  ; 8.692  ;
; address[2] ; value[3]           ; 9.039  ; 8.763  ; 8.763  ; 9.039  ;
; address[2] ; value[4]           ; 9.693  ; 9.240  ; 9.240  ; 9.693  ;
; address[2] ; value[5]           ; 9.298  ; 8.914  ; 8.914  ; 9.298  ;
; address[3] ; 7_segment_floor[0] ; 11.070 ; 11.070 ; 11.070 ; 11.070 ;
; address[3] ; 7_segment_floor[1] ; 12.077 ; 12.477 ; 12.477 ; 12.077 ;
; address[3] ; 7_segment_floor[2] ; 11.624 ; 11.624 ; 11.624 ; 11.624 ;
; address[3] ; 7_segment_floor[3] ; 11.947 ; 11.947 ; 11.947 ; 11.947 ;
; address[3] ; 7_segment_floor[4] ; 11.815 ; 12.215 ; 12.215 ; 11.815 ;
; address[3] ; 7_segment_floor[5] ; 11.891 ; 11.891 ; 11.891 ; 11.891 ;
; address[3] ; 7_segment_floor[6] ; 12.284 ; 11.884 ; 11.884 ; 12.284 ;
; address[3] ; 7_segment_mod[0]   ; 11.744 ; 11.744 ; 11.744 ; 11.744 ;
; address[3] ; 7_segment_mod[1]   ; 11.683 ; 11.683 ; 11.683 ; 11.683 ;
; address[3] ; 7_segment_mod[2]   ; 11.785 ; 11.785 ; 11.785 ; 11.785 ;
; address[3] ; 7_segment_mod[3]   ; 12.220 ; 12.220 ; 12.220 ; 12.220 ;
; address[3] ; 7_segment_mod[4]   ; 12.143 ; 12.143 ; 12.143 ; 12.143 ;
; address[3] ; 7_segment_mod[5]   ; 12.145 ; 12.145 ; 12.145 ; 12.145 ;
; address[3] ; 7_segment_mod[6]   ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; address[3] ; value[0]           ; 8.453  ; 8.846  ; 8.846  ; 8.453  ;
; address[3] ; value[1]           ; 8.490  ; 8.428  ; 8.428  ; 8.490  ;
; address[3] ; value[2]           ; 7.889  ; 8.248  ; 8.248  ; 7.889  ;
; address[3] ; value[3]           ; 8.699  ; 9.271  ; 9.271  ; 8.699  ;
; address[3] ; value[4]           ; 9.327  ; 9.549  ; 9.549  ; 9.327  ;
; address[3] ; value[5]           ; 8.238  ; 8.638  ; 8.638  ; 8.238  ;
; address[4] ; 7_segment_floor[0] ; 10.892 ; 10.892 ; 10.892 ; 10.892 ;
; address[4] ; 7_segment_floor[1] ; 12.393 ; 11.891 ; 11.891 ; 12.393 ;
; address[4] ; 7_segment_floor[2] ; 11.447 ; 11.447 ; 11.447 ; 11.447 ;
; address[4] ; 7_segment_floor[3] ; 11.759 ; 11.759 ; 11.759 ; 11.759 ;
; address[4] ; 7_segment_floor[4] ; 11.627 ; 11.627 ; 11.627 ; 11.627 ;
; address[4] ; 7_segment_floor[5] ; 11.716 ; 11.716 ; 11.716 ; 11.716 ;
; address[4] ; 7_segment_floor[6] ; 11.705 ; 12.207 ; 12.207 ; 11.705 ;
; address[4] ; 7_segment_mod[0]   ; 11.968 ; 11.968 ; 11.968 ; 11.968 ;
; address[4] ; 7_segment_mod[1]   ; 11.984 ; 11.984 ; 11.984 ; 11.984 ;
; address[4] ; 7_segment_mod[2]   ; 12.009 ; 12.009 ; 12.009 ; 12.009 ;
; address[4] ; 7_segment_mod[3]   ; 12.444 ; 12.444 ; 12.444 ; 12.444 ;
; address[4] ; 7_segment_mod[4]   ; 12.367 ; 12.367 ; 12.367 ; 12.367 ;
; address[4] ; 7_segment_mod[5]   ; 12.369 ; 12.369 ; 12.369 ; 12.369 ;
; address[4] ; 7_segment_mod[6]   ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; address[4] ; value[0]           ; 8.755  ; 9.349  ; 9.349  ; 8.755  ;
; address[4] ; value[1]           ; 8.365  ; 8.551  ; 8.551  ; 8.365  ;
; address[4] ; value[2]           ; 8.113  ; 8.281  ; 8.281  ; 8.113  ;
; address[4] ; value[3]           ; 8.847  ; 8.801  ; 8.801  ; 8.847  ;
; address[4] ; value[4]           ; 8.536  ; 8.034  ; 8.034  ; 8.536  ;
; address[4] ; value[5]           ; 8.730  ; 8.777  ; 8.777  ; 8.730  ;
; address[5] ; 7_segment_floor[0] ; 10.868 ; 10.868 ; 10.868 ; 10.868 ;
; address[5] ; 7_segment_floor[1] ; 12.766 ; 11.867 ; 11.867 ; 12.766 ;
; address[5] ; 7_segment_floor[2] ; 11.423 ; 11.423 ; 11.423 ; 11.423 ;
; address[5] ; 7_segment_floor[3] ; 11.735 ; 11.735 ; 11.735 ; 11.735 ;
; address[5] ; 7_segment_floor[4] ; 11.603 ; 11.603 ; 11.603 ; 11.603 ;
; address[5] ; 7_segment_floor[5] ; 11.692 ; 11.692 ; 11.692 ; 11.692 ;
; address[5] ; 7_segment_floor[6] ; 11.681 ; 12.573 ; 12.573 ; 11.681 ;
; address[5] ; 7_segment_mod[0]   ; 12.619 ; 12.619 ; 12.619 ; 12.619 ;
; address[5] ; 7_segment_mod[1]   ; 12.151 ; 12.151 ; 12.151 ; 12.151 ;
; address[5] ; 7_segment_mod[2]   ; 12.660 ; 12.660 ; 12.660 ; 12.660 ;
; address[5] ; 7_segment_mod[3]   ; 13.089 ; 13.089 ; 13.089 ; 13.089 ;
; address[5] ; 7_segment_mod[4]   ; 13.018 ; 13.018 ; 13.018 ; 13.018 ;
; address[5] ; 7_segment_mod[5]   ; 12.780 ; 12.780 ; 12.780 ; 12.780 ;
; address[5] ; 7_segment_mod[6]   ; 13.103 ; 13.103 ; 13.103 ; 13.103 ;
; address[5] ; value[0]           ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; address[5] ; value[1]           ; 9.603  ; 9.603  ; 9.603  ; 9.603  ;
; address[5] ; value[2]           ; 9.178  ; 9.178  ; 9.178  ; 9.178  ;
; address[5] ; value[3]           ; 8.980  ; 8.980  ; 8.980  ; 8.980  ;
; address[5] ; value[4]           ; 9.405  ; 8.010  ; 8.010  ; 9.405  ;
; address[5] ; value[5]           ; 8.927  ; 8.927  ; 8.927  ; 8.927  ;
; mode_floor ; 7_segment_floor[0] ; 8.019  ; 8.019  ; 8.019  ; 8.019  ;
; mode_floor ; 7_segment_floor[1] ; 8.743  ;        ;        ; 8.743  ;
; mode_floor ; 7_segment_floor[2] ; 8.568  ; 8.568  ; 8.568  ; 8.568  ;
; mode_floor ; 7_segment_floor[3] ; 8.581  ; 8.581  ; 8.581  ; 8.581  ;
; mode_floor ; 7_segment_floor[4] ; 8.448  ; 8.448  ; 8.448  ; 8.448  ;
; mode_floor ; 7_segment_floor[5] ;        ; 8.841  ; 8.841  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 8.835  ; 8.835  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 7.977  ; 7.977  ; 7.977  ; 7.977  ;
; mode_mod   ; 7_segment_mod[1]   ; 8.361  ; 8.361  ; 8.361  ; 8.361  ;
; mode_mod   ; 7_segment_mod[2]   ; 8.255  ; 8.255  ; 8.255  ; 8.255  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.448  ; 8.448  ; 8.448  ; 8.448  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.421  ; 8.421  ; 8.421  ; 8.421  ;
; mode_mod   ; 7_segment_mod[5]   ; 7.793  ; 8.424  ; 8.424  ; 7.793  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.475  ; 8.475  ; 8.475  ; 8.475  ;
+------------+--------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.484 ; -538.532      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.677 ; -531.826      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.946 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -1.880 ; -848.940      ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.484 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.523      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.516      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.476 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.511      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.473 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[3]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.000      ; 2.503      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[3]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.000      ; 2.503      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.469 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1]                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[15]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.500      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[14]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.007      ; 2.504      ;
; -1.464 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[0]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.007     ; 2.489      ;
; -1.464 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[0]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.007     ; 2.489      ;
; -1.464 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.007     ; 2.489      ;
; -1.464 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[0]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.007     ; 2.489      ;
; -1.464 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[0]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.007     ; 2.489      ;
; -1.464 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[3]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.000      ; 2.496      ;
; -1.464 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[3]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.000      ; 2.496      ;
; -1.462 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.503      ;
; -1.462 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.503      ;
; -1.462 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.503      ;
; -1.462 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.503      ;
; -1.462 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.503      ;
; -1.462 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.503      ;
; -1.462 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.503      ;
; -1.462 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[2]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.503      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[22]                                                                                                                                                      ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.481      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[1]                                                                                                                                                                   ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[1]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[5]                                                                                                                                                                   ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[1]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[1]                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[1]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[1]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.417      ;
; 0.290 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.442      ;
; 0.293 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.445      ;
; 0.295 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[5]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[5]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.448      ;
; 0.297 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.449      ;
; 0.298 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.450      ;
; 0.299 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.452      ;
; 0.301 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.453      ;
; 0.301 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.453      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.021     ; 2.688      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.021     ; 2.688      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 2.688      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.021     ; 2.688      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.021     ; 2.688      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.021     ; 2.688      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.027     ; 2.682      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 2.694      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.683      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.683      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.683      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.703      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[0]                                   ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.693      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.687      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.677 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.020     ; 2.689      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]                                   ; clock        ; clock       ; 1.000        ; -0.021     ; 2.687      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.021     ; 2.687      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.021     ; 2.687      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.021     ; 2.687      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.021     ; 2.687      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.021     ; 2.687      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.021     ; 2.687      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.021     ; 2.687      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
; -1.676 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 2.682      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.946 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.087      ;
; 1.946 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.087      ;
; 1.946 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.087      ;
; 1.946 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.087      ;
; 1.946 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.087      ;
; 1.946 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.087      ;
; 1.946 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.079      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]    ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.084      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[5]    ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]   ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]   ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]   ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.022     ; 2.077      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.022     ; 2.077      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.022     ; 2.077      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.022     ; 2.077      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.022     ; 2.077      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.021     ; 2.078      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1] ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1] ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1] ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.012     ; 2.087      ;
; 1.947 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.083      ;
; 1.959 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3] ; clock        ; clock       ; 0.000        ; -0.010     ; 2.101      ;
; 1.959 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3] ; clock        ; clock       ; 0.000        ; -0.010     ; 2.101      ;
; 1.959 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.101      ;
; 1.959 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.101      ;
; 1.959 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.101      ;
; 1.959 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.101      ;
; 1.959 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.101      ;
; 1.959 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.101      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 1.753  ; 1.753  ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.481  ; 1.481  ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.753  ; 1.753  ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.255  ; 1.255  ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.429  ; 1.429  ; Rise       ; clock           ;
;  address[4] ; clock      ; 1.281  ; 1.281  ; Rise       ; clock           ;
;  address[5] ; clock      ; 1.337  ; 1.337  ; Rise       ; clock           ;
; enable      ; clock      ; 2.425  ; 2.425  ; Rise       ; clock           ;
; mode[*]     ; clock      ; 1.307  ; 1.307  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 1.307  ; 1.307  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 1.224  ; 1.224  ; Rise       ; clock           ;
; mode_floor  ; clock      ; -0.442 ; -0.442 ; Rise       ; clock           ;
; mode_mod    ; clock      ; -0.311 ; -0.311 ; Rise       ; clock           ;
; reset       ; clock      ; 1.934  ; 1.934  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.783  ; 0.783  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.672  ; 0.672  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.222  ; 0.222  ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.551  ; 0.551  ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.666  ; 0.666  ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.783  ; 0.783  ; Rise       ; clock           ;
;  address[5] ; clock      ; 0.326  ; 0.326  ; Rise       ; clock           ;
; enable      ; clock      ; -1.880 ; -1.880 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 0.576  ; 0.576  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 0.576  ; 0.576  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 0.535  ; 0.535  ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.629  ; 0.629  ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
; reset       ; clock      ; -1.752 ; -1.752 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 7.909 ; 7.909 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 7.393 ; 7.393 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 7.909 ; 7.909 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 7.515 ; 7.515 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 7.791 ; 7.791 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 7.763 ; 7.763 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 7.640 ; 7.640 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 7.648 ; 7.648 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 8.786 ; 8.786 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 8.529 ; 8.529 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 8.469 ; 8.469 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 8.571 ; 8.571 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 8.754 ; 8.754 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 8.713 ; 8.713 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 8.653 ; 8.653 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 8.786 ; 8.786 ; Rise       ; clock           ;
; empty               ; clock      ; 5.454 ; 5.454 ; Rise       ; clock           ;
; full                ; clock      ; 5.095 ; 5.095 ; Rise       ; clock           ;
; num[*]              ; clock      ; 4.061 ; 4.061 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.044 ; 4.044 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.061 ; 4.061 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.033 ; 4.033 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 4.028 ; 4.028 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.032 ; 4.032 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.025 ; 4.025 ; Rise       ; clock           ;
; value[*]            ; clock      ; 5.774 ; 5.774 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 5.397 ; 5.397 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 5.774 ; 5.774 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 5.275 ; 5.275 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 5.519 ; 5.519 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 5.649 ; 5.649 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 5.491 ; 5.491 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 6.082 ; 6.082 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 6.082 ; 6.082 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 6.404 ; 6.404 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 6.210 ; 6.210 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 6.310 ; 6.310 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 6.277 ; 6.277 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 6.326 ; 6.326 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 6.332 ; 6.332 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 5.853 ; 5.853 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 5.853 ; 5.853 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 6.041 ; 6.041 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 5.891 ; 5.891 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 6.039 ; 6.039 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 6.037 ; 6.037 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 6.037 ; 6.037 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 6.052 ; 6.052 ; Rise       ; clock           ;
; empty               ; clock      ; 5.105 ; 5.105 ; Rise       ; clock           ;
; full                ; clock      ; 4.770 ; 4.770 ; Rise       ; clock           ;
; num[*]              ; clock      ; 4.025 ; 4.025 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.044 ; 4.044 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.061 ; 4.061 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.033 ; 4.033 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 4.028 ; 4.028 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.032 ; 4.032 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.025 ; 4.025 ; Rise       ; clock           ;
; value[*]            ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 4.852 ; 4.852 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 5.029 ; 5.029 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 4.913 ; 4.913 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 5.052 ; 5.052 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 4.969 ; 4.969 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 6.903 ; 6.903 ; 6.903 ; 6.903 ;
; address[0] ; 7_segment_floor[1] ; 7.419 ; 7.419 ; 7.419 ; 7.419 ;
; address[0] ; 7_segment_floor[2] ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; address[0] ; 7_segment_floor[3] ; 7.301 ; 7.301 ; 7.301 ; 7.301 ;
; address[0] ; 7_segment_floor[4] ; 7.273 ; 7.273 ; 7.273 ; 7.273 ;
; address[0] ; 7_segment_floor[5] ; 7.150 ; 7.150 ; 7.150 ; 7.150 ;
; address[0] ; 7_segment_floor[6] ; 7.158 ; 7.158 ; 7.158 ; 7.158 ;
; address[0] ; 7_segment_mod[0]   ; 8.039 ; 8.039 ; 8.039 ; 8.039 ;
; address[0] ; 7_segment_mod[1]   ; 7.979 ; 7.979 ; 7.979 ; 7.979 ;
; address[0] ; 7_segment_mod[2]   ; 8.081 ; 8.081 ; 8.081 ; 8.081 ;
; address[0] ; 7_segment_mod[3]   ; 8.264 ; 8.264 ; 8.264 ; 8.264 ;
; address[0] ; 7_segment_mod[4]   ; 8.223 ; 8.223 ; 8.223 ; 8.223 ;
; address[0] ; 7_segment_mod[5]   ; 8.163 ; 8.163 ; 8.163 ; 8.163 ;
; address[0] ; 7_segment_mod[6]   ; 8.296 ; 8.296 ; 8.296 ; 8.296 ;
; address[0] ; value[0]           ; 4.833 ; 4.833 ; 4.833 ; 4.833 ;
; address[0] ; value[1]           ; 5.184 ; 5.184 ; 5.184 ; 5.184 ;
; address[0] ; value[2]           ; 4.789 ; 4.789 ; 4.789 ; 4.789 ;
; address[0] ; value[3]           ; 4.969 ; 4.969 ; 4.969 ; 4.969 ;
; address[0] ; value[4]           ; 5.097 ; 5.097 ; 5.097 ; 5.097 ;
; address[0] ; value[5]           ; 5.018 ; 5.018 ; 5.018 ; 5.018 ;
; address[1] ; 7_segment_floor[0] ; 7.159 ; 7.159 ; 7.159 ; 7.159 ;
; address[1] ; 7_segment_floor[1] ; 7.675 ; 7.675 ; 7.675 ; 7.675 ;
; address[1] ; 7_segment_floor[2] ; 7.281 ; 7.281 ; 7.281 ; 7.281 ;
; address[1] ; 7_segment_floor[3] ; 7.557 ; 7.557 ; 7.557 ; 7.557 ;
; address[1] ; 7_segment_floor[4] ; 7.529 ; 7.529 ; 7.529 ; 7.529 ;
; address[1] ; 7_segment_floor[5] ; 7.406 ; 7.406 ; 7.406 ; 7.406 ;
; address[1] ; 7_segment_floor[6] ; 7.414 ; 7.414 ; 7.414 ; 7.414 ;
; address[1] ; 7_segment_mod[0]   ; 8.295 ; 8.295 ; 8.295 ; 8.295 ;
; address[1] ; 7_segment_mod[1]   ; 8.235 ; 8.235 ; 8.235 ; 8.235 ;
; address[1] ; 7_segment_mod[2]   ; 8.337 ; 8.337 ; 8.337 ; 8.337 ;
; address[1] ; 7_segment_mod[3]   ; 8.520 ; 8.520 ; 8.520 ; 8.520 ;
; address[1] ; 7_segment_mod[4]   ; 8.479 ; 8.479 ; 8.479 ; 8.479 ;
; address[1] ; 7_segment_mod[5]   ; 8.419 ; 8.419 ; 8.419 ; 8.419 ;
; address[1] ; 7_segment_mod[6]   ; 8.552 ; 8.552 ; 8.552 ; 8.552 ;
; address[1] ; value[0]           ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; address[1] ; value[1]           ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; address[1] ; value[2]           ; 4.482 ; 4.482 ; 4.482 ; 4.482 ;
; address[1] ; value[3]           ; 5.214 ; 5.214 ; 5.214 ; 5.214 ;
; address[1] ; value[4]           ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; address[1] ; value[5]           ; 5.169 ; 5.169 ; 5.169 ; 5.169 ;
; address[2] ; 7_segment_floor[0] ; 6.661 ; 6.661 ; 6.661 ; 6.661 ;
; address[2] ; 7_segment_floor[1] ; 7.177 ; 7.177 ; 7.177 ; 7.177 ;
; address[2] ; 7_segment_floor[2] ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; address[2] ; 7_segment_floor[3] ; 7.059 ; 7.059 ; 7.059 ; 7.059 ;
; address[2] ; 7_segment_floor[4] ; 7.031 ; 7.031 ; 7.031 ; 7.031 ;
; address[2] ; 7_segment_floor[5] ; 6.908 ; 6.908 ; 6.908 ; 6.908 ;
; address[2] ; 7_segment_floor[6] ; 6.916 ; 6.916 ; 6.916 ; 6.916 ;
; address[2] ; 7_segment_mod[0]   ; 7.797 ; 7.797 ; 7.797 ; 7.797 ;
; address[2] ; 7_segment_mod[1]   ; 7.737 ; 7.737 ; 7.737 ; 7.737 ;
; address[2] ; 7_segment_mod[2]   ; 7.839 ; 7.839 ; 7.839 ; 7.839 ;
; address[2] ; 7_segment_mod[3]   ; 8.022 ; 8.022 ; 8.022 ; 8.022 ;
; address[2] ; 7_segment_mod[4]   ; 7.981 ; 7.981 ; 7.981 ; 7.981 ;
; address[2] ; 7_segment_mod[5]   ; 7.921 ; 7.921 ; 7.921 ; 7.921 ;
; address[2] ; 7_segment_mod[6]   ; 8.054 ; 8.054 ; 8.054 ; 8.054 ;
; address[2] ; value[0]           ; 4.406 ; 4.315 ; 4.315 ; 4.406 ;
; address[2] ; value[1]           ; 4.884 ; 4.884 ; 4.884 ; 4.884 ;
; address[2] ; value[2]           ; 4.402 ; 4.428 ; 4.428 ; 4.402 ;
; address[2] ; value[3]           ; 4.518 ; 4.557 ; 4.557 ; 4.518 ;
; address[2] ; value[4]           ; 4.917 ; 4.917 ; 4.917 ; 4.917 ;
; address[2] ; value[5]           ; 4.407 ; 4.407 ; 4.407 ; 4.407 ;
; address[3] ; 7_segment_floor[0] ; 6.835 ; 6.835 ; 6.835 ; 6.835 ;
; address[3] ; 7_segment_floor[1] ; 7.351 ; 7.351 ; 7.351 ; 7.351 ;
; address[3] ; 7_segment_floor[2] ; 6.957 ; 6.957 ; 6.957 ; 6.957 ;
; address[3] ; 7_segment_floor[3] ; 7.233 ; 7.233 ; 7.233 ; 7.233 ;
; address[3] ; 7_segment_floor[4] ; 7.205 ; 7.205 ; 7.205 ; 7.205 ;
; address[3] ; 7_segment_floor[5] ; 7.082 ; 7.082 ; 7.082 ; 7.082 ;
; address[3] ; 7_segment_floor[6] ; 7.090 ; 7.090 ; 7.090 ; 7.090 ;
; address[3] ; 7_segment_mod[0]   ; 7.971 ; 7.971 ; 7.971 ; 7.971 ;
; address[3] ; 7_segment_mod[1]   ; 7.911 ; 7.911 ; 7.911 ; 7.911 ;
; address[3] ; 7_segment_mod[2]   ; 8.013 ; 8.013 ; 8.013 ; 8.013 ;
; address[3] ; 7_segment_mod[3]   ; 8.196 ; 8.196 ; 8.196 ; 8.196 ;
; address[3] ; 7_segment_mod[4]   ; 8.155 ; 8.155 ; 8.155 ; 8.155 ;
; address[3] ; 7_segment_mod[5]   ; 8.095 ; 8.095 ; 8.095 ; 8.095 ;
; address[3] ; 7_segment_mod[6]   ; 8.228 ; 8.228 ; 8.228 ; 8.228 ;
; address[3] ; value[0]           ; 4.427 ; 4.427 ; 4.427 ; 4.427 ;
; address[3] ; value[1]           ; 5.058 ; 5.058 ; 5.058 ; 5.058 ;
; address[3] ; value[2]           ; 4.325 ; 4.325 ; 4.325 ; 4.325 ;
; address[3] ; value[3]           ; 4.692 ; 4.692 ; 4.692 ; 4.692 ;
; address[3] ; value[4]           ; 5.091 ; 5.091 ; 5.091 ; 5.091 ;
; address[3] ; value[5]           ; 4.115 ; 4.189 ; 4.189 ; 4.115 ;
; address[4] ; 7_segment_floor[0] ; 6.397 ; 6.397 ; 6.397 ; 6.397 ;
; address[4] ; 7_segment_floor[1] ; 6.624 ; 6.913 ; 6.913 ; 6.624 ;
; address[4] ; 7_segment_floor[2] ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; address[4] ; 7_segment_floor[3] ; 6.795 ; 6.795 ; 6.795 ; 6.795 ;
; address[4] ; 7_segment_floor[4] ; 6.767 ; 6.767 ; 6.767 ; 6.767 ;
; address[4] ; 7_segment_floor[5] ; 6.644 ; 6.644 ; 6.644 ; 6.644 ;
; address[4] ; 7_segment_floor[6] ; 6.652 ; 6.363 ; 6.363 ; 6.652 ;
; address[4] ; 7_segment_mod[0]   ; 7.533 ; 7.533 ; 7.533 ; 7.533 ;
; address[4] ; 7_segment_mod[1]   ; 7.473 ; 7.473 ; 7.473 ; 7.473 ;
; address[4] ; 7_segment_mod[2]   ; 7.575 ; 7.575 ; 7.575 ; 7.575 ;
; address[4] ; 7_segment_mod[3]   ; 7.758 ; 7.758 ; 7.758 ; 7.758 ;
; address[4] ; 7_segment_mod[4]   ; 7.717 ; 7.717 ; 7.717 ; 7.717 ;
; address[4] ; 7_segment_mod[5]   ; 7.657 ; 7.657 ; 7.657 ; 7.657 ;
; address[4] ; 7_segment_mod[6]   ; 7.790 ; 7.790 ; 7.790 ; 7.790 ;
; address[4] ; value[0]           ; 4.168 ; 4.749 ; 4.749 ; 4.168 ;
; address[4] ; value[1]           ; 4.133 ; 4.678 ; 4.678 ; 4.133 ;
; address[4] ; value[2]           ; 3.994 ; 4.116 ; 4.116 ; 3.994 ;
; address[4] ; value[3]           ; 4.264 ; 4.285 ; 4.285 ; 4.264 ;
; address[4] ; value[4]           ; 4.292 ; 4.299 ; 4.299 ; 4.292 ;
; address[4] ; value[5]           ; 4.056 ; 4.818 ; 4.818 ; 4.056 ;
; address[5] ; 7_segment_floor[0] ; 6.718 ; 6.718 ; 6.718 ; 6.718 ;
; address[5] ; 7_segment_floor[1] ; 7.234 ; 7.234 ; 7.234 ; 7.234 ;
; address[5] ; 7_segment_floor[2] ; 6.840 ; 6.840 ; 6.840 ; 6.840 ;
; address[5] ; 7_segment_floor[3] ; 7.116 ; 7.116 ; 7.116 ; 7.116 ;
; address[5] ; 7_segment_floor[4] ; 7.088 ; 7.088 ; 7.088 ; 7.088 ;
; address[5] ; 7_segment_floor[5] ; 6.965 ; 6.965 ; 6.965 ; 6.965 ;
; address[5] ; 7_segment_floor[6] ; 6.973 ; 6.973 ; 6.973 ; 6.973 ;
; address[5] ; 7_segment_mod[0]   ; 7.854 ; 7.854 ; 7.854 ; 7.854 ;
; address[5] ; 7_segment_mod[1]   ; 7.794 ; 7.794 ; 7.794 ; 7.794 ;
; address[5] ; 7_segment_mod[2]   ; 7.896 ; 7.896 ; 7.896 ; 7.896 ;
; address[5] ; 7_segment_mod[3]   ; 8.079 ; 8.079 ; 8.079 ; 8.079 ;
; address[5] ; 7_segment_mod[4]   ; 8.038 ; 8.038 ; 8.038 ; 8.038 ;
; address[5] ; 7_segment_mod[5]   ; 7.978 ; 7.978 ; 7.978 ; 7.978 ;
; address[5] ; 7_segment_mod[6]   ; 8.111 ; 8.111 ; 8.111 ; 8.111 ;
; address[5] ; value[0]           ; 4.413 ; 4.805 ; 4.805 ; 4.413 ;
; address[5] ; value[1]           ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; address[5] ; value[2]           ; 4.343 ; 4.343 ; 4.343 ; 4.343 ;
; address[5] ; value[3]           ; 4.729 ; 4.729 ; 4.729 ; 4.729 ;
; address[5] ; value[4]           ; 4.547 ; 4.547 ; 4.547 ; 4.547 ;
; address[5] ; value[5]           ; 4.031 ; 4.874 ; 4.874 ; 4.031 ;
; mode_floor ; 7_segment_floor[0] ; 3.728 ; 3.728 ; 3.728 ; 3.728 ;
; mode_floor ; 7_segment_floor[1] ; 3.911 ;       ;       ; 3.911 ;
; mode_floor ; 7_segment_floor[2] ; 3.854 ; 3.854 ; 3.854 ; 3.854 ;
; mode_floor ; 7_segment_floor[3] ; 3.825 ; 3.825 ; 3.825 ; 3.825 ;
; mode_floor ; 7_segment_floor[4] ; 3.791 ; 3.791 ; 3.791 ; 3.791 ;
; mode_floor ; 7_segment_floor[5] ;       ; 3.979 ; 3.979 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 3.982 ; 3.982 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.687 ; 3.613 ; 3.613 ; 3.687 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.773 ; 3.773 ; 3.773 ; 3.773 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.729 ; 3.729 ; 3.729 ; 3.729 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.913 ; 3.913 ; 3.913 ; 3.913 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.870 ; 3.870 ; 3.870 ; 3.870 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.810 ; 3.810 ; 3.810 ; 3.810 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.947 ; 3.947 ; 3.947 ; 3.947 ;
+------------+--------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 5.221 ; 5.221 ; 5.221 ; 5.221 ;
; address[0] ; 7_segment_floor[1] ; 5.640 ; 5.640 ; 5.640 ; 5.640 ;
; address[0] ; 7_segment_floor[2] ; 5.343 ; 5.343 ; 5.343 ; 5.343 ;
; address[0] ; 7_segment_floor[3] ; 5.546 ; 5.546 ; 5.546 ; 5.546 ;
; address[0] ; 7_segment_floor[4] ; 5.513 ; 5.513 ; 5.513 ; 5.513 ;
; address[0] ; 7_segment_floor[5] ; 5.468 ; 5.468 ; 5.468 ; 5.468 ;
; address[0] ; 7_segment_floor[6] ; 5.476 ; 5.568 ; 5.568 ; 5.476 ;
; address[0] ; 7_segment_mod[0]   ; 5.399 ; 5.399 ; 5.399 ; 5.399 ;
; address[0] ; 7_segment_mod[1]   ; 5.607 ; 5.607 ; 5.607 ; 5.607 ;
; address[0] ; 7_segment_mod[2]   ; 5.437 ; 5.437 ; 5.437 ; 5.437 ;
; address[0] ; 7_segment_mod[3]   ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; address[0] ; 7_segment_mod[4]   ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; address[0] ; 7_segment_mod[5]   ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; address[0] ; 7_segment_mod[6]   ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; address[0] ; value[0]           ; 4.418 ; 4.418 ; 4.418 ; 4.418 ;
; address[0] ; value[1]           ; 4.462 ; 4.462 ; 4.462 ; 4.462 ;
; address[0] ; value[2]           ; 4.373 ; 4.373 ; 4.373 ; 4.373 ;
; address[0] ; value[3]           ; 4.217 ; 3.978 ; 3.978 ; 4.217 ;
; address[0] ; value[4]           ; 4.263 ; 4.428 ; 4.428 ; 4.263 ;
; address[0] ; value[5]           ; 4.205 ; 4.205 ; 4.205 ; 4.205 ;
; address[1] ; 7_segment_floor[0] ; 5.138 ; 5.138 ; 5.138 ; 5.138 ;
; address[1] ; 7_segment_floor[1] ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; address[1] ; 7_segment_floor[2] ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; address[1] ; 7_segment_floor[3] ; 5.431 ; 5.431 ; 5.431 ; 5.431 ;
; address[1] ; 7_segment_floor[4] ; 5.398 ; 5.398 ; 5.398 ; 5.398 ;
; address[1] ; 7_segment_floor[5] ; 5.385 ; 5.385 ; 5.385 ; 5.385 ;
; address[1] ; 7_segment_floor[6] ; 5.453 ; 5.393 ; 5.393 ; 5.453 ;
; address[1] ; 7_segment_mod[0]   ; 5.016 ; 5.016 ; 5.016 ; 5.016 ;
; address[1] ; 7_segment_mod[1]   ; 5.244 ; 5.244 ; 5.244 ; 5.244 ;
; address[1] ; 7_segment_mod[2]   ; 5.054 ; 5.054 ; 5.054 ; 5.054 ;
; address[1] ; 7_segment_mod[3]   ; 5.202 ; 5.202 ; 5.202 ; 5.202 ;
; address[1] ; 7_segment_mod[4]   ; 5.200 ; 5.200 ; 5.200 ; 5.200 ;
; address[1] ; 7_segment_mod[5]   ; 5.200 ; 5.200 ; 5.200 ; 5.200 ;
; address[1] ; 7_segment_mod[6]   ; 5.215 ; 5.215 ; 5.215 ; 5.215 ;
; address[1] ; value[0]           ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
; address[1] ; value[1]           ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; address[1] ; value[2]           ; 3.610 ; 3.619 ; 3.619 ; 3.610 ;
; address[1] ; value[3]           ; 4.275 ; 4.275 ; 4.275 ; 4.275 ;
; address[1] ; value[4]           ; 4.273 ; 4.273 ; 4.273 ; 4.273 ;
; address[1] ; value[5]           ; 4.090 ; 4.090 ; 4.090 ; 4.090 ;
; address[2] ; 7_segment_floor[0] ; 5.097 ; 5.097 ; 5.097 ; 5.097 ;
; address[2] ; 7_segment_floor[1] ; 5.566 ; 5.419 ; 5.419 ; 5.566 ;
; address[2] ; 7_segment_floor[2] ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
; address[2] ; 7_segment_floor[3] ; 5.325 ; 5.325 ; 5.325 ; 5.325 ;
; address[2] ; 7_segment_floor[4] ; 5.414 ; 5.292 ; 5.292 ; 5.414 ;
; address[2] ; 7_segment_floor[5] ; 5.341 ; 5.341 ; 5.341 ; 5.341 ;
; address[2] ; 7_segment_floor[6] ; 5.347 ; 5.494 ; 5.494 ; 5.347 ;
; address[2] ; 7_segment_mod[0]   ; 5.153 ; 5.153 ; 5.153 ; 5.153 ;
; address[2] ; 7_segment_mod[1]   ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; address[2] ; 7_segment_mod[2]   ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; address[2] ; 7_segment_mod[3]   ; 5.339 ; 5.339 ; 5.339 ; 5.339 ;
; address[2] ; 7_segment_mod[4]   ; 5.337 ; 5.337 ; 5.337 ; 5.337 ;
; address[2] ; 7_segment_mod[5]   ; 5.337 ; 5.337 ; 5.337 ; 5.337 ;
; address[2] ; 7_segment_mod[6]   ; 5.352 ; 5.352 ; 5.352 ; 5.352 ;
; address[2] ; value[0]           ; 3.970 ; 3.970 ; 3.970 ; 3.970 ;
; address[2] ; value[1]           ; 4.192 ; 4.034 ; 4.034 ; 4.192 ;
; address[2] ; value[2]           ; 3.851 ; 3.747 ; 3.747 ; 3.851 ;
; address[2] ; value[3]           ; 4.013 ; 3.913 ; 3.913 ; 4.013 ;
; address[2] ; value[4]           ; 4.207 ; 4.083 ; 4.083 ; 4.207 ;
; address[2] ; value[5]           ; 4.131 ; 3.984 ; 3.984 ; 4.131 ;
; address[3] ; 7_segment_floor[0] ; 4.875 ; 4.875 ; 4.875 ; 4.875 ;
; address[3] ; 7_segment_floor[1] ; 5.197 ; 5.336 ; 5.336 ; 5.197 ;
; address[3] ; 7_segment_floor[2] ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; address[3] ; 7_segment_floor[3] ; 5.103 ; 5.103 ; 5.103 ; 5.103 ;
; address[3] ; 7_segment_floor[4] ; 5.070 ; 5.209 ; 5.209 ; 5.070 ;
; address[3] ; 7_segment_floor[5] ; 5.119 ; 5.119 ; 5.119 ; 5.119 ;
; address[3] ; 7_segment_floor[6] ; 5.264 ; 5.125 ; 5.125 ; 5.264 ;
; address[3] ; 7_segment_mod[0]   ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; address[3] ; 7_segment_mod[1]   ; 5.036 ; 5.036 ; 5.036 ; 5.036 ;
; address[3] ; 7_segment_mod[2]   ; 5.062 ; 5.062 ; 5.062 ; 5.062 ;
; address[3] ; 7_segment_mod[3]   ; 5.210 ; 5.210 ; 5.210 ; 5.210 ;
; address[3] ; 7_segment_mod[4]   ; 5.208 ; 5.208 ; 5.208 ; 5.208 ;
; address[3] ; 7_segment_mod[5]   ; 5.208 ; 5.208 ; 5.208 ; 5.208 ;
; address[3] ; 7_segment_mod[6]   ; 5.223 ; 5.223 ; 5.223 ; 5.223 ;
; address[3] ; value[0]           ; 3.847 ; 4.004 ; 4.004 ; 3.847 ;
; address[3] ; value[1]           ; 3.834 ; 3.776 ; 3.776 ; 3.834 ;
; address[3] ; value[2]           ; 3.618 ; 3.741 ; 3.741 ; 3.618 ;
; address[3] ; value[3]           ; 3.952 ; 4.139 ; 4.139 ; 3.952 ;
; address[3] ; value[4]           ; 4.160 ; 4.212 ; 4.212 ; 4.160 ;
; address[3] ; value[5]           ; 3.762 ; 3.901 ; 3.901 ; 3.762 ;
; address[4] ; 7_segment_floor[0] ; 4.840 ; 4.840 ; 4.840 ; 4.840 ;
; address[4] ; 7_segment_floor[1] ; 5.316 ; 5.155 ; 5.155 ; 5.316 ;
; address[4] ; 7_segment_floor[2] ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; address[4] ; 7_segment_floor[3] ; 5.066 ; 5.066 ; 5.066 ; 5.066 ;
; address[4] ; 7_segment_floor[4] ; 5.034 ; 5.034 ; 5.034 ; 5.034 ;
; address[4] ; 7_segment_floor[5] ; 5.088 ; 5.088 ; 5.088 ; 5.088 ;
; address[4] ; 7_segment_floor[6] ; 5.099 ; 5.260 ; 5.260 ; 5.099 ;
; address[4] ; 7_segment_mod[0]   ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; address[4] ; 7_segment_mod[1]   ; 5.142 ; 5.142 ; 5.142 ; 5.142 ;
; address[4] ; 7_segment_mod[2]   ; 5.152 ; 5.152 ; 5.152 ; 5.152 ;
; address[4] ; 7_segment_mod[3]   ; 5.300 ; 5.300 ; 5.300 ; 5.300 ;
; address[4] ; 7_segment_mod[4]   ; 5.298 ; 5.298 ; 5.298 ; 5.298 ;
; address[4] ; 7_segment_mod[5]   ; 5.298 ; 5.298 ; 5.298 ; 5.298 ;
; address[4] ; 7_segment_mod[6]   ; 5.313 ; 5.313 ; 5.313 ; 5.313 ;
; address[4] ; value[0]           ; 3.976 ; 4.168 ; 4.168 ; 3.976 ;
; address[4] ; value[1]           ; 3.808 ; 3.858 ; 3.858 ; 3.808 ;
; address[4] ; value[2]           ; 3.708 ; 3.773 ; 3.773 ; 3.708 ;
; address[4] ; value[3]           ; 3.953 ; 3.938 ; 3.938 ; 3.953 ;
; address[4] ; value[4]           ; 3.864 ; 3.703 ; 3.703 ; 3.864 ;
; address[4] ; value[5]           ; 3.975 ; 3.988 ; 3.988 ; 3.975 ;
; address[5] ; 7_segment_floor[0] ; 4.823 ; 4.823 ; 4.823 ; 4.823 ;
; address[5] ; 7_segment_floor[1] ; 5.466 ; 5.138 ; 5.138 ; 5.466 ;
; address[5] ; 7_segment_floor[2] ; 4.954 ; 4.954 ; 4.954 ; 4.954 ;
; address[5] ; 7_segment_floor[3] ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; address[5] ; 7_segment_floor[4] ; 5.017 ; 5.017 ; 5.017 ; 5.017 ;
; address[5] ; 7_segment_floor[5] ; 5.071 ; 5.071 ; 5.071 ; 5.071 ;
; address[5] ; 7_segment_floor[6] ; 5.082 ; 5.394 ; 5.394 ; 5.082 ;
; address[5] ; 7_segment_mod[0]   ; 5.345 ; 5.345 ; 5.345 ; 5.345 ;
; address[5] ; 7_segment_mod[1]   ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; address[5] ; 7_segment_mod[2]   ; 5.383 ; 5.383 ; 5.383 ; 5.383 ;
; address[5] ; 7_segment_mod[3]   ; 5.531 ; 5.531 ; 5.531 ; 5.531 ;
; address[5] ; 7_segment_mod[4]   ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; address[5] ; 7_segment_mod[5]   ; 5.482 ; 5.482 ; 5.482 ; 5.482 ;
; address[5] ; 7_segment_mod[6]   ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; address[5] ; value[0]           ; 4.204 ; 4.204 ; 4.204 ; 4.204 ;
; address[5] ; value[1]           ; 4.234 ; 4.234 ; 4.234 ; 4.234 ;
; address[5] ; value[2]           ; 4.104 ; 4.104 ; 4.104 ; 4.104 ;
; address[5] ; value[3]           ; 4.000 ; 4.000 ; 4.000 ; 4.000 ;
; address[5] ; value[4]           ; 4.188 ; 3.686 ; 3.686 ; 4.188 ;
; address[5] ; value[5]           ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; mode_floor ; 7_segment_floor[0] ; 3.728 ; 3.728 ; 3.728 ; 3.728 ;
; mode_floor ; 7_segment_floor[1] ; 3.911 ;       ;       ; 3.911 ;
; mode_floor ; 7_segment_floor[2] ; 3.854 ; 3.854 ; 3.854 ; 3.854 ;
; mode_floor ; 7_segment_floor[3] ; 3.825 ; 3.825 ; 3.825 ; 3.825 ;
; mode_floor ; 7_segment_floor[4] ; 3.791 ; 3.791 ; 3.791 ; 3.791 ;
; mode_floor ; 7_segment_floor[5] ;       ; 3.979 ; 3.979 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 3.982 ; 3.982 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.613 ; 3.613 ; 3.613 ; 3.613 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.773 ; 3.773 ; 3.773 ; 3.773 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.729 ; 3.729 ; 3.729 ; 3.729 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.809 ; 3.809 ; 3.809 ; 3.809 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.580 ; 3.810 ; 3.810 ; 3.580 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.822 ; 3.822 ; 3.822 ; 3.822 ;
+------------+--------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack     ; -5.385    ; 0.215 ; -4.542    ; 1.946   ; -2.064              ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 97.531              ;
;  clock               ; -5.385    ; 0.215 ; -4.542    ; 1.946   ; -2.064              ;
; Design-wide TNS      ; -2121.854 ; 0.0   ; -1442.413 ; 0.0     ; -1011.213           ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock               ; -2121.854 ; 0.000 ; -1442.413 ; 0.000   ; -1011.213           ;
+----------------------+-----------+-------+-----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 6.103 ; 6.103 ; Rise       ; clock           ;
;  address[0] ; clock      ; 5.229 ; 5.229 ; Rise       ; clock           ;
;  address[1] ; clock      ; 6.103 ; 6.103 ; Rise       ; clock           ;
;  address[2] ; clock      ; 4.907 ; 4.907 ; Rise       ; clock           ;
;  address[3] ; clock      ; 5.202 ; 5.202 ; Rise       ; clock           ;
;  address[4] ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
;  address[5] ; clock      ; 4.820 ; 4.820 ; Rise       ; clock           ;
; enable      ; clock      ; 5.187 ; 5.187 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 4.216 ; 4.216 ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.130 ; 0.130 ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.312 ; 0.312 ; Rise       ; clock           ;
; reset       ; clock      ; 4.244 ; 4.244 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.783  ; 0.783  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.672  ; 0.672  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.222  ; 0.222  ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.551  ; 0.551  ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.666  ; 0.666  ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.783  ; 0.783  ; Rise       ; clock           ;
;  address[5] ; clock      ; 0.326  ; 0.326  ; Rise       ; clock           ;
; enable      ; clock      ; -1.880 ; -1.880 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 0.576  ; 0.576  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 0.576  ; 0.576  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 0.535  ; 0.535  ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.629  ; 0.629  ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
; reset       ; clock      ; -1.752 ; -1.752 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 18.221 ; 18.221 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 16.727 ; 16.727 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 18.221 ; 18.221 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 17.276 ; 17.276 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 18.053 ; 18.053 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 17.924 ; 17.924 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 17.549 ; 17.549 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 17.539 ; 17.539 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 20.666 ; 20.666 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 20.056 ; 20.056 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 19.945 ; 19.945 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 20.097 ; 20.097 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 20.593 ; 20.593 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 20.454 ; 20.454 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 20.264 ; 20.264 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 20.666 ; 20.666 ; Rise       ; clock           ;
; empty               ; clock      ; 11.020 ; 11.020 ; Rise       ; clock           ;
; full                ; clock      ; 10.550 ; 10.550 ; Rise       ; clock           ;
; num[*]              ; clock      ; 7.591  ; 7.591  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 7.578  ; 7.578  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.591  ; 7.591  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 7.555  ; 7.555  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.544  ; 7.544  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.553  ; 7.553  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 7.543  ; 7.543  ; Rise       ; clock           ;
; value[*]            ; clock      ; 12.277 ; 12.277 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 11.310 ; 11.310 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 12.277 ; 12.277 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 11.122 ; 11.122 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 11.633 ; 11.633 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 12.097 ; 12.097 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 11.484 ; 11.484 ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 6.082 ; 6.082 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 6.082 ; 6.082 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 6.404 ; 6.404 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 6.210 ; 6.210 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 6.310 ; 6.310 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 6.277 ; 6.277 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 6.326 ; 6.326 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 6.332 ; 6.332 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 5.853 ; 5.853 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 5.853 ; 5.853 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 6.041 ; 6.041 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 5.891 ; 5.891 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 6.039 ; 6.039 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 6.037 ; 6.037 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 6.037 ; 6.037 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 6.052 ; 6.052 ; Rise       ; clock           ;
; empty               ; clock      ; 5.105 ; 5.105 ; Rise       ; clock           ;
; full                ; clock      ; 4.770 ; 4.770 ; Rise       ; clock           ;
; num[*]              ; clock      ; 4.025 ; 4.025 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.044 ; 4.044 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.061 ; 4.061 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.033 ; 4.033 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 4.028 ; 4.028 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.032 ; 4.032 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.025 ; 4.025 ; Rise       ; clock           ;
; value[*]            ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 4.852 ; 4.852 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 5.029 ; 5.029 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 4.913 ; 4.913 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 5.052 ; 5.052 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 4.969 ; 4.969 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Progagation Delay                                                   ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 16.569 ; 16.569 ; 16.569 ; 16.569 ;
; address[0] ; 7_segment_floor[1] ; 18.063 ; 18.063 ; 18.063 ; 18.063 ;
; address[0] ; 7_segment_floor[2] ; 17.118 ; 17.118 ; 17.118 ; 17.118 ;
; address[0] ; 7_segment_floor[3] ; 17.895 ; 17.895 ; 17.895 ; 17.895 ;
; address[0] ; 7_segment_floor[4] ; 17.766 ; 17.766 ; 17.766 ; 17.766 ;
; address[0] ; 7_segment_floor[5] ; 17.391 ; 17.391 ; 17.391 ; 17.391 ;
; address[0] ; 7_segment_floor[6] ; 17.381 ; 17.381 ; 17.381 ; 17.381 ;
; address[0] ; 7_segment_mod[0]   ; 19.898 ; 19.898 ; 19.898 ; 19.898 ;
; address[0] ; 7_segment_mod[1]   ; 19.787 ; 19.787 ; 19.787 ; 19.787 ;
; address[0] ; 7_segment_mod[2]   ; 19.939 ; 19.939 ; 19.939 ; 19.939 ;
; address[0] ; 7_segment_mod[3]   ; 20.435 ; 20.435 ; 20.435 ; 20.435 ;
; address[0] ; 7_segment_mod[4]   ; 20.296 ; 20.296 ; 20.296 ; 20.296 ;
; address[0] ; 7_segment_mod[5]   ; 20.106 ; 20.106 ; 20.106 ; 20.106 ;
; address[0] ; 7_segment_mod[6]   ; 20.508 ; 20.508 ; 20.508 ; 20.508 ;
; address[0] ; value[0]           ; 11.068 ; 11.068 ; 11.068 ; 11.068 ;
; address[0] ; value[1]           ; 12.002 ; 12.002 ; 12.002 ; 12.002 ;
; address[0] ; value[2]           ; 10.964 ; 10.964 ; 10.964 ; 10.964 ;
; address[0] ; value[3]           ; 11.434 ; 11.434 ; 11.434 ; 11.434 ;
; address[0] ; value[4]           ; 11.905 ; 11.905 ; 11.905 ; 11.905 ;
; address[0] ; value[5]           ; 11.395 ; 11.395 ; 11.395 ; 11.395 ;
; address[1] ; 7_segment_floor[0] ; 17.345 ; 17.345 ; 17.345 ; 17.345 ;
; address[1] ; 7_segment_floor[1] ; 18.839 ; 18.839 ; 18.839 ; 18.839 ;
; address[1] ; 7_segment_floor[2] ; 17.894 ; 17.894 ; 17.894 ; 17.894 ;
; address[1] ; 7_segment_floor[3] ; 18.671 ; 18.671 ; 18.671 ; 18.671 ;
; address[1] ; 7_segment_floor[4] ; 18.542 ; 18.542 ; 18.542 ; 18.542 ;
; address[1] ; 7_segment_floor[5] ; 18.167 ; 18.167 ; 18.167 ; 18.167 ;
; address[1] ; 7_segment_floor[6] ; 18.157 ; 18.157 ; 18.157 ; 18.157 ;
; address[1] ; 7_segment_mod[0]   ; 20.674 ; 20.674 ; 20.674 ; 20.674 ;
; address[1] ; 7_segment_mod[1]   ; 20.563 ; 20.563 ; 20.563 ; 20.563 ;
; address[1] ; 7_segment_mod[2]   ; 20.715 ; 20.715 ; 20.715 ; 20.715 ;
; address[1] ; 7_segment_mod[3]   ; 21.211 ; 21.211 ; 21.211 ; 21.211 ;
; address[1] ; 7_segment_mod[4]   ; 21.072 ; 21.072 ; 21.072 ; 21.072 ;
; address[1] ; 7_segment_mod[5]   ; 20.882 ; 20.882 ; 20.882 ; 20.882 ;
; address[1] ; 7_segment_mod[6]   ; 21.284 ; 21.284 ; 21.284 ; 21.284 ;
; address[1] ; value[0]           ; 12.054 ; 12.054 ; 12.054 ; 12.054 ;
; address[1] ; value[1]           ; 12.041 ; 12.041 ; 12.041 ; 12.041 ;
; address[1] ; value[2]           ; 10.511 ; 10.511 ; 10.511 ; 10.511 ;
; address[1] ; value[3]           ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; address[1] ; value[4]           ; 12.779 ; 12.779 ; 12.779 ; 12.779 ;
; address[1] ; value[5]           ; 12.069 ; 12.069 ; 12.069 ; 12.069 ;
; address[2] ; 7_segment_floor[0] ; 16.149 ; 16.149 ; 16.149 ; 16.149 ;
; address[2] ; 7_segment_floor[1] ; 17.643 ; 17.643 ; 17.643 ; 17.643 ;
; address[2] ; 7_segment_floor[2] ; 16.698 ; 16.698 ; 16.698 ; 16.698 ;
; address[2] ; 7_segment_floor[3] ; 17.475 ; 17.475 ; 17.475 ; 17.475 ;
; address[2] ; 7_segment_floor[4] ; 17.346 ; 17.346 ; 17.346 ; 17.346 ;
; address[2] ; 7_segment_floor[5] ; 16.971 ; 16.971 ; 16.971 ; 16.971 ;
; address[2] ; 7_segment_floor[6] ; 16.961 ; 16.961 ; 16.961 ; 16.961 ;
; address[2] ; 7_segment_mod[0]   ; 19.478 ; 19.478 ; 19.478 ; 19.478 ;
; address[2] ; 7_segment_mod[1]   ; 19.367 ; 19.367 ; 19.367 ; 19.367 ;
; address[2] ; 7_segment_mod[2]   ; 19.519 ; 19.519 ; 19.519 ; 19.519 ;
; address[2] ; 7_segment_mod[3]   ; 20.015 ; 20.015 ; 20.015 ; 20.015 ;
; address[2] ; 7_segment_mod[4]   ; 19.876 ; 19.876 ; 19.876 ; 19.876 ;
; address[2] ; 7_segment_mod[5]   ; 19.686 ; 19.686 ; 19.686 ; 19.686 ;
; address[2] ; 7_segment_mod[6]   ; 20.088 ; 20.088 ; 20.088 ; 20.088 ;
; address[2] ; value[0]           ; 9.961  ; 9.757  ; 9.757  ; 9.961  ;
; address[2] ; value[1]           ; 11.379 ; 11.379 ; 11.379 ; 11.379 ;
; address[2] ; value[2]           ; 10.092 ; 10.181 ; 10.181 ; 10.092 ;
; address[2] ; value[3]           ; 10.480 ; 10.532 ; 10.532 ; 10.480 ;
; address[2] ; value[4]           ; 11.583 ; 11.583 ; 11.583 ; 11.583 ;
; address[2] ; value[5]           ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; address[3] ; 7_segment_floor[0] ; 16.444 ; 16.444 ; 16.444 ; 16.444 ;
; address[3] ; 7_segment_floor[1] ; 17.938 ; 17.938 ; 17.938 ; 17.938 ;
; address[3] ; 7_segment_floor[2] ; 16.993 ; 16.993 ; 16.993 ; 16.993 ;
; address[3] ; 7_segment_floor[3] ; 17.770 ; 17.770 ; 17.770 ; 17.770 ;
; address[3] ; 7_segment_floor[4] ; 17.641 ; 17.641 ; 17.641 ; 17.641 ;
; address[3] ; 7_segment_floor[5] ; 17.266 ; 17.266 ; 17.266 ; 17.266 ;
; address[3] ; 7_segment_floor[6] ; 17.256 ; 17.256 ; 17.256 ; 17.256 ;
; address[3] ; 7_segment_mod[0]   ; 19.773 ; 19.773 ; 19.773 ; 19.773 ;
; address[3] ; 7_segment_mod[1]   ; 19.662 ; 19.662 ; 19.662 ; 19.662 ;
; address[3] ; 7_segment_mod[2]   ; 19.814 ; 19.814 ; 19.814 ; 19.814 ;
; address[3] ; 7_segment_mod[3]   ; 20.310 ; 20.310 ; 20.310 ; 20.310 ;
; address[3] ; 7_segment_mod[4]   ; 20.171 ; 20.171 ; 20.171 ; 20.171 ;
; address[3] ; 7_segment_mod[5]   ; 19.981 ; 19.981 ; 19.981 ; 19.981 ;
; address[3] ; 7_segment_mod[6]   ; 20.383 ; 20.383 ; 20.383 ; 20.383 ;
; address[3] ; value[0]           ; 9.929  ; 9.929  ; 9.929  ; 9.929  ;
; address[3] ; value[1]           ; 11.675 ; 11.675 ; 11.675 ; 11.675 ;
; address[3] ; value[2]           ; 9.804  ; 9.804  ; 9.804  ; 9.804  ;
; address[3] ; value[3]           ; 10.775 ; 10.775 ; 10.775 ; 10.775 ;
; address[3] ; value[4]           ; 11.878 ; 11.878 ; 11.878 ; 11.878 ;
; address[3] ; value[5]           ; 9.225  ; 9.377  ; 9.377  ; 9.225  ;
; address[4] ; 7_segment_floor[0] ; 15.187 ; 15.187 ; 15.187 ; 15.187 ;
; address[4] ; 7_segment_floor[1] ; 16.155 ; 16.681 ; 16.681 ; 16.155 ;
; address[4] ; 7_segment_floor[2] ; 15.736 ; 15.736 ; 15.736 ; 15.736 ;
; address[4] ; 7_segment_floor[3] ; 16.513 ; 16.513 ; 16.513 ; 16.513 ;
; address[4] ; 7_segment_floor[4] ; 16.384 ; 16.384 ; 16.384 ; 16.384 ;
; address[4] ; 7_segment_floor[5] ; 16.009 ; 16.009 ; 16.009 ; 16.009 ;
; address[4] ; 7_segment_floor[6] ; 15.999 ; 15.473 ; 15.473 ; 15.999 ;
; address[4] ; 7_segment_mod[0]   ; 18.516 ; 18.516 ; 18.516 ; 18.516 ;
; address[4] ; 7_segment_mod[1]   ; 18.405 ; 18.405 ; 18.405 ; 18.405 ;
; address[4] ; 7_segment_mod[2]   ; 18.557 ; 18.557 ; 18.557 ; 18.557 ;
; address[4] ; 7_segment_mod[3]   ; 19.053 ; 19.053 ; 19.053 ; 19.053 ;
; address[4] ; 7_segment_mod[4]   ; 18.914 ; 18.914 ; 18.914 ; 18.914 ;
; address[4] ; 7_segment_mod[5]   ; 18.724 ; 18.724 ; 18.724 ; 18.724 ;
; address[4] ; 7_segment_mod[6]   ; 19.126 ; 19.126 ; 19.126 ; 19.126 ;
; address[4] ; value[0]           ; 9.349  ; 10.709 ; 10.709 ; 9.349  ;
; address[4] ; value[1]           ; 9.297  ; 10.556 ; 10.556 ; 9.297  ;
; address[4] ; value[2]           ; 8.929  ; 9.153  ; 9.153  ; 8.929  ;
; address[4] ; value[3]           ; 9.714  ; 9.714  ; 9.714  ; 9.714  ;
; address[4] ; value[4]           ; 9.745  ; 9.745  ; 9.745  ; 9.745  ;
; address[4] ; value[5]           ; 8.971  ; 10.863 ; 10.863 ; 8.971  ;
; address[5] ; 7_segment_floor[0] ; 16.204 ; 16.204 ; 16.204 ; 16.204 ;
; address[5] ; 7_segment_floor[1] ; 17.698 ; 17.698 ; 17.698 ; 17.698 ;
; address[5] ; 7_segment_floor[2] ; 16.753 ; 16.753 ; 16.753 ; 16.753 ;
; address[5] ; 7_segment_floor[3] ; 17.530 ; 17.530 ; 17.530 ; 17.530 ;
; address[5] ; 7_segment_floor[4] ; 17.401 ; 17.401 ; 17.401 ; 17.401 ;
; address[5] ; 7_segment_floor[5] ; 17.026 ; 17.026 ; 17.026 ; 17.026 ;
; address[5] ; 7_segment_floor[6] ; 17.016 ; 17.016 ; 17.016 ; 17.016 ;
; address[5] ; 7_segment_mod[0]   ; 19.533 ; 19.533 ; 19.533 ; 19.533 ;
; address[5] ; 7_segment_mod[1]   ; 19.422 ; 19.422 ; 19.422 ; 19.422 ;
; address[5] ; 7_segment_mod[2]   ; 19.574 ; 19.574 ; 19.574 ; 19.574 ;
; address[5] ; 7_segment_mod[3]   ; 20.070 ; 20.070 ; 20.070 ; 20.070 ;
; address[5] ; 7_segment_mod[4]   ; 19.931 ; 19.931 ; 19.931 ; 19.931 ;
; address[5] ; 7_segment_mod[5]   ; 19.741 ; 19.741 ; 19.741 ; 19.741 ;
; address[5] ; 7_segment_mod[6]   ; 20.143 ; 20.143 ; 20.143 ; 20.143 ;
; address[5] ; value[0]           ; 9.862  ; 10.930 ; 10.930 ; 9.862  ;
; address[5] ; value[1]           ; 11.855 ; 11.855 ; 11.855 ; 11.855 ;
; address[5] ; value[2]           ; 9.784  ; 9.784  ; 9.784  ; 9.784  ;
; address[5] ; value[3]           ; 10.800 ; 10.800 ; 10.800 ; 10.800 ;
; address[5] ; value[4]           ; 10.378 ; 10.378 ; 10.378 ; 10.378 ;
; address[5] ; value[5]           ; 8.927  ; 11.084 ; 11.084 ; 8.927  ;
; mode_floor ; 7_segment_floor[0] ; 8.019  ; 8.019  ; 8.019  ; 8.019  ;
; mode_floor ; 7_segment_floor[1] ; 8.743  ;        ;        ; 8.743  ;
; mode_floor ; 7_segment_floor[2] ; 8.568  ; 8.568  ; 8.568  ; 8.568  ;
; mode_floor ; 7_segment_floor[3] ; 8.581  ; 8.581  ; 8.581  ; 8.581  ;
; mode_floor ; 7_segment_floor[4] ; 8.448  ; 8.448  ; 8.448  ; 8.448  ;
; mode_floor ; 7_segment_floor[5] ;        ; 8.841  ; 8.841  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 8.835  ; 8.835  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 8.215  ; 7.977  ; 7.977  ; 8.215  ;
; mode_mod   ; 7_segment_mod[1]   ; 8.361  ; 8.361  ; 8.361  ; 8.361  ;
; mode_mod   ; 7_segment_mod[2]   ; 8.255  ; 8.255  ; 8.255  ; 8.255  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.752  ; 8.752  ; 8.752  ; 8.752  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.613  ; 8.613  ; 8.613  ; 8.613  ;
; mode_mod   ; 7_segment_mod[5]   ; 8.424  ; 8.424  ; 8.424  ; 8.424  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.825  ; 8.825  ; 8.825  ; 8.825  ;
+------------+--------------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Progagation Delay                                       ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 5.221 ; 5.221 ; 5.221 ; 5.221 ;
; address[0] ; 7_segment_floor[1] ; 5.640 ; 5.640 ; 5.640 ; 5.640 ;
; address[0] ; 7_segment_floor[2] ; 5.343 ; 5.343 ; 5.343 ; 5.343 ;
; address[0] ; 7_segment_floor[3] ; 5.546 ; 5.546 ; 5.546 ; 5.546 ;
; address[0] ; 7_segment_floor[4] ; 5.513 ; 5.513 ; 5.513 ; 5.513 ;
; address[0] ; 7_segment_floor[5] ; 5.468 ; 5.468 ; 5.468 ; 5.468 ;
; address[0] ; 7_segment_floor[6] ; 5.476 ; 5.568 ; 5.568 ; 5.476 ;
; address[0] ; 7_segment_mod[0]   ; 5.399 ; 5.399 ; 5.399 ; 5.399 ;
; address[0] ; 7_segment_mod[1]   ; 5.607 ; 5.607 ; 5.607 ; 5.607 ;
; address[0] ; 7_segment_mod[2]   ; 5.437 ; 5.437 ; 5.437 ; 5.437 ;
; address[0] ; 7_segment_mod[3]   ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; address[0] ; 7_segment_mod[4]   ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; address[0] ; 7_segment_mod[5]   ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; address[0] ; 7_segment_mod[6]   ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; address[0] ; value[0]           ; 4.418 ; 4.418 ; 4.418 ; 4.418 ;
; address[0] ; value[1]           ; 4.462 ; 4.462 ; 4.462 ; 4.462 ;
; address[0] ; value[2]           ; 4.373 ; 4.373 ; 4.373 ; 4.373 ;
; address[0] ; value[3]           ; 4.217 ; 3.978 ; 3.978 ; 4.217 ;
; address[0] ; value[4]           ; 4.263 ; 4.428 ; 4.428 ; 4.263 ;
; address[0] ; value[5]           ; 4.205 ; 4.205 ; 4.205 ; 4.205 ;
; address[1] ; 7_segment_floor[0] ; 5.138 ; 5.138 ; 5.138 ; 5.138 ;
; address[1] ; 7_segment_floor[1] ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; address[1] ; 7_segment_floor[2] ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; address[1] ; 7_segment_floor[3] ; 5.431 ; 5.431 ; 5.431 ; 5.431 ;
; address[1] ; 7_segment_floor[4] ; 5.398 ; 5.398 ; 5.398 ; 5.398 ;
; address[1] ; 7_segment_floor[5] ; 5.385 ; 5.385 ; 5.385 ; 5.385 ;
; address[1] ; 7_segment_floor[6] ; 5.453 ; 5.393 ; 5.393 ; 5.453 ;
; address[1] ; 7_segment_mod[0]   ; 5.016 ; 5.016 ; 5.016 ; 5.016 ;
; address[1] ; 7_segment_mod[1]   ; 5.244 ; 5.244 ; 5.244 ; 5.244 ;
; address[1] ; 7_segment_mod[2]   ; 5.054 ; 5.054 ; 5.054 ; 5.054 ;
; address[1] ; 7_segment_mod[3]   ; 5.202 ; 5.202 ; 5.202 ; 5.202 ;
; address[1] ; 7_segment_mod[4]   ; 5.200 ; 5.200 ; 5.200 ; 5.200 ;
; address[1] ; 7_segment_mod[5]   ; 5.200 ; 5.200 ; 5.200 ; 5.200 ;
; address[1] ; 7_segment_mod[6]   ; 5.215 ; 5.215 ; 5.215 ; 5.215 ;
; address[1] ; value[0]           ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
; address[1] ; value[1]           ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; address[1] ; value[2]           ; 3.610 ; 3.619 ; 3.619 ; 3.610 ;
; address[1] ; value[3]           ; 4.275 ; 4.275 ; 4.275 ; 4.275 ;
; address[1] ; value[4]           ; 4.273 ; 4.273 ; 4.273 ; 4.273 ;
; address[1] ; value[5]           ; 4.090 ; 4.090 ; 4.090 ; 4.090 ;
; address[2] ; 7_segment_floor[0] ; 5.097 ; 5.097 ; 5.097 ; 5.097 ;
; address[2] ; 7_segment_floor[1] ; 5.566 ; 5.419 ; 5.419 ; 5.566 ;
; address[2] ; 7_segment_floor[2] ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
; address[2] ; 7_segment_floor[3] ; 5.325 ; 5.325 ; 5.325 ; 5.325 ;
; address[2] ; 7_segment_floor[4] ; 5.414 ; 5.292 ; 5.292 ; 5.414 ;
; address[2] ; 7_segment_floor[5] ; 5.341 ; 5.341 ; 5.341 ; 5.341 ;
; address[2] ; 7_segment_floor[6] ; 5.347 ; 5.494 ; 5.494 ; 5.347 ;
; address[2] ; 7_segment_mod[0]   ; 5.153 ; 5.153 ; 5.153 ; 5.153 ;
; address[2] ; 7_segment_mod[1]   ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; address[2] ; 7_segment_mod[2]   ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; address[2] ; 7_segment_mod[3]   ; 5.339 ; 5.339 ; 5.339 ; 5.339 ;
; address[2] ; 7_segment_mod[4]   ; 5.337 ; 5.337 ; 5.337 ; 5.337 ;
; address[2] ; 7_segment_mod[5]   ; 5.337 ; 5.337 ; 5.337 ; 5.337 ;
; address[2] ; 7_segment_mod[6]   ; 5.352 ; 5.352 ; 5.352 ; 5.352 ;
; address[2] ; value[0]           ; 3.970 ; 3.970 ; 3.970 ; 3.970 ;
; address[2] ; value[1]           ; 4.192 ; 4.034 ; 4.034 ; 4.192 ;
; address[2] ; value[2]           ; 3.851 ; 3.747 ; 3.747 ; 3.851 ;
; address[2] ; value[3]           ; 4.013 ; 3.913 ; 3.913 ; 4.013 ;
; address[2] ; value[4]           ; 4.207 ; 4.083 ; 4.083 ; 4.207 ;
; address[2] ; value[5]           ; 4.131 ; 3.984 ; 3.984 ; 4.131 ;
; address[3] ; 7_segment_floor[0] ; 4.875 ; 4.875 ; 4.875 ; 4.875 ;
; address[3] ; 7_segment_floor[1] ; 5.197 ; 5.336 ; 5.336 ; 5.197 ;
; address[3] ; 7_segment_floor[2] ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; address[3] ; 7_segment_floor[3] ; 5.103 ; 5.103 ; 5.103 ; 5.103 ;
; address[3] ; 7_segment_floor[4] ; 5.070 ; 5.209 ; 5.209 ; 5.070 ;
; address[3] ; 7_segment_floor[5] ; 5.119 ; 5.119 ; 5.119 ; 5.119 ;
; address[3] ; 7_segment_floor[6] ; 5.264 ; 5.125 ; 5.125 ; 5.264 ;
; address[3] ; 7_segment_mod[0]   ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; address[3] ; 7_segment_mod[1]   ; 5.036 ; 5.036 ; 5.036 ; 5.036 ;
; address[3] ; 7_segment_mod[2]   ; 5.062 ; 5.062 ; 5.062 ; 5.062 ;
; address[3] ; 7_segment_mod[3]   ; 5.210 ; 5.210 ; 5.210 ; 5.210 ;
; address[3] ; 7_segment_mod[4]   ; 5.208 ; 5.208 ; 5.208 ; 5.208 ;
; address[3] ; 7_segment_mod[5]   ; 5.208 ; 5.208 ; 5.208 ; 5.208 ;
; address[3] ; 7_segment_mod[6]   ; 5.223 ; 5.223 ; 5.223 ; 5.223 ;
; address[3] ; value[0]           ; 3.847 ; 4.004 ; 4.004 ; 3.847 ;
; address[3] ; value[1]           ; 3.834 ; 3.776 ; 3.776 ; 3.834 ;
; address[3] ; value[2]           ; 3.618 ; 3.741 ; 3.741 ; 3.618 ;
; address[3] ; value[3]           ; 3.952 ; 4.139 ; 4.139 ; 3.952 ;
; address[3] ; value[4]           ; 4.160 ; 4.212 ; 4.212 ; 4.160 ;
; address[3] ; value[5]           ; 3.762 ; 3.901 ; 3.901 ; 3.762 ;
; address[4] ; 7_segment_floor[0] ; 4.840 ; 4.840 ; 4.840 ; 4.840 ;
; address[4] ; 7_segment_floor[1] ; 5.316 ; 5.155 ; 5.155 ; 5.316 ;
; address[4] ; 7_segment_floor[2] ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; address[4] ; 7_segment_floor[3] ; 5.066 ; 5.066 ; 5.066 ; 5.066 ;
; address[4] ; 7_segment_floor[4] ; 5.034 ; 5.034 ; 5.034 ; 5.034 ;
; address[4] ; 7_segment_floor[5] ; 5.088 ; 5.088 ; 5.088 ; 5.088 ;
; address[4] ; 7_segment_floor[6] ; 5.099 ; 5.260 ; 5.260 ; 5.099 ;
; address[4] ; 7_segment_mod[0]   ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; address[4] ; 7_segment_mod[1]   ; 5.142 ; 5.142 ; 5.142 ; 5.142 ;
; address[4] ; 7_segment_mod[2]   ; 5.152 ; 5.152 ; 5.152 ; 5.152 ;
; address[4] ; 7_segment_mod[3]   ; 5.300 ; 5.300 ; 5.300 ; 5.300 ;
; address[4] ; 7_segment_mod[4]   ; 5.298 ; 5.298 ; 5.298 ; 5.298 ;
; address[4] ; 7_segment_mod[5]   ; 5.298 ; 5.298 ; 5.298 ; 5.298 ;
; address[4] ; 7_segment_mod[6]   ; 5.313 ; 5.313 ; 5.313 ; 5.313 ;
; address[4] ; value[0]           ; 3.976 ; 4.168 ; 4.168 ; 3.976 ;
; address[4] ; value[1]           ; 3.808 ; 3.858 ; 3.858 ; 3.808 ;
; address[4] ; value[2]           ; 3.708 ; 3.773 ; 3.773 ; 3.708 ;
; address[4] ; value[3]           ; 3.953 ; 3.938 ; 3.938 ; 3.953 ;
; address[4] ; value[4]           ; 3.864 ; 3.703 ; 3.703 ; 3.864 ;
; address[4] ; value[5]           ; 3.975 ; 3.988 ; 3.988 ; 3.975 ;
; address[5] ; 7_segment_floor[0] ; 4.823 ; 4.823 ; 4.823 ; 4.823 ;
; address[5] ; 7_segment_floor[1] ; 5.466 ; 5.138 ; 5.138 ; 5.466 ;
; address[5] ; 7_segment_floor[2] ; 4.954 ; 4.954 ; 4.954 ; 4.954 ;
; address[5] ; 7_segment_floor[3] ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; address[5] ; 7_segment_floor[4] ; 5.017 ; 5.017 ; 5.017 ; 5.017 ;
; address[5] ; 7_segment_floor[5] ; 5.071 ; 5.071 ; 5.071 ; 5.071 ;
; address[5] ; 7_segment_floor[6] ; 5.082 ; 5.394 ; 5.394 ; 5.082 ;
; address[5] ; 7_segment_mod[0]   ; 5.345 ; 5.345 ; 5.345 ; 5.345 ;
; address[5] ; 7_segment_mod[1]   ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; address[5] ; 7_segment_mod[2]   ; 5.383 ; 5.383 ; 5.383 ; 5.383 ;
; address[5] ; 7_segment_mod[3]   ; 5.531 ; 5.531 ; 5.531 ; 5.531 ;
; address[5] ; 7_segment_mod[4]   ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; address[5] ; 7_segment_mod[5]   ; 5.482 ; 5.482 ; 5.482 ; 5.482 ;
; address[5] ; 7_segment_mod[6]   ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; address[5] ; value[0]           ; 4.204 ; 4.204 ; 4.204 ; 4.204 ;
; address[5] ; value[1]           ; 4.234 ; 4.234 ; 4.234 ; 4.234 ;
; address[5] ; value[2]           ; 4.104 ; 4.104 ; 4.104 ; 4.104 ;
; address[5] ; value[3]           ; 4.000 ; 4.000 ; 4.000 ; 4.000 ;
; address[5] ; value[4]           ; 4.188 ; 3.686 ; 3.686 ; 4.188 ;
; address[5] ; value[5]           ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; mode_floor ; 7_segment_floor[0] ; 3.728 ; 3.728 ; 3.728 ; 3.728 ;
; mode_floor ; 7_segment_floor[1] ; 3.911 ;       ;       ; 3.911 ;
; mode_floor ; 7_segment_floor[2] ; 3.854 ; 3.854 ; 3.854 ; 3.854 ;
; mode_floor ; 7_segment_floor[3] ; 3.825 ; 3.825 ; 3.825 ; 3.825 ;
; mode_floor ; 7_segment_floor[4] ; 3.791 ; 3.791 ; 3.791 ; 3.791 ;
; mode_floor ; 7_segment_floor[5] ;       ; 3.979 ; 3.979 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 3.982 ; 3.982 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.613 ; 3.613 ; 3.613 ; 3.613 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.773 ; 3.773 ; 3.773 ; 3.773 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.729 ; 3.729 ; 3.729 ; 3.729 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.809 ; 3.809 ; 3.809 ; 3.809 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.580 ; 3.810 ; 3.810 ; 3.580 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.822 ; 3.822 ; 3.822 ; 3.822 ;
+------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 47867    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 47867    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 7950     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 7950     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 916   ; 916  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 4832  ; 4832 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 08 17:45:01 2017
Info: Command: quartus_sta g03_lab3 -c g03_lab3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g03_lab3.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.385
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.385     -2121.854 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -4.542
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.542     -1442.413 clock 
Info (332146): Worst-case removal slack is 3.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.492         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1011.213 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.484
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.484      -538.532 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is -1.677
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.677      -531.826 clock 
Info (332146): Worst-case removal slack is 1.946
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.946         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -848.940 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 553 megabytes
    Info: Processing ended: Wed Nov 08 17:45:03 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


