#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe326b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe32840 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe252d0 .functor NOT 1, L_0xe7f2e0, C4<0>, C4<0>, C4<0>;
L_0xe7f0c0 .functor XOR 2, L_0xe7ef60, L_0xe7f020, C4<00>, C4<00>;
L_0xe7f1d0 .functor XOR 2, L_0xe7f0c0, L_0xe7f130, C4<00>, C4<00>;
v0xe7adf0_0 .net *"_ivl_10", 1 0, L_0xe7f130;  1 drivers
v0xe7aef0_0 .net *"_ivl_12", 1 0, L_0xe7f1d0;  1 drivers
v0xe7afd0_0 .net *"_ivl_2", 1 0, L_0xe7e2c0;  1 drivers
v0xe7b090_0 .net *"_ivl_4", 1 0, L_0xe7ef60;  1 drivers
v0xe7b170_0 .net *"_ivl_6", 1 0, L_0xe7f020;  1 drivers
v0xe7b2a0_0 .net *"_ivl_8", 1 0, L_0xe7f0c0;  1 drivers
v0xe7b380_0 .net "a", 0 0, v0xe783d0_0;  1 drivers
v0xe7b420_0 .net "b", 0 0, v0xe78470_0;  1 drivers
v0xe7b4c0_0 .net "c", 0 0, v0xe78510_0;  1 drivers
v0xe7b560_0 .var "clk", 0 0;
v0xe7b600_0 .net "d", 0 0, v0xe78650_0;  1 drivers
v0xe7b6a0_0 .net "out_pos_dut", 0 0, L_0xe7ecf0;  1 drivers
v0xe7b740_0 .net "out_pos_ref", 0 0, L_0xe7cd80;  1 drivers
v0xe7b7e0_0 .net "out_sop_dut", 0 0, L_0xe7de10;  1 drivers
v0xe7b880_0 .net "out_sop_ref", 0 0, L_0xe52b80;  1 drivers
v0xe7b920_0 .var/2u "stats1", 223 0;
v0xe7b9c0_0 .var/2u "strobe", 0 0;
v0xe7bb70_0 .net "tb_match", 0 0, L_0xe7f2e0;  1 drivers
v0xe7bc40_0 .net "tb_mismatch", 0 0, L_0xe252d0;  1 drivers
v0xe7bce0_0 .net "wavedrom_enable", 0 0, v0xe78920_0;  1 drivers
v0xe7bdb0_0 .net "wavedrom_title", 511 0, v0xe789c0_0;  1 drivers
L_0xe7e2c0 .concat [ 1 1 0 0], L_0xe7cd80, L_0xe52b80;
L_0xe7ef60 .concat [ 1 1 0 0], L_0xe7cd80, L_0xe52b80;
L_0xe7f020 .concat [ 1 1 0 0], L_0xe7ecf0, L_0xe7de10;
L_0xe7f130 .concat [ 1 1 0 0], L_0xe7cd80, L_0xe52b80;
L_0xe7f2e0 .cmp/eeq 2, L_0xe7e2c0, L_0xe7f1d0;
S_0xe329d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe32840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe256b0 .functor AND 1, v0xe78510_0, v0xe78650_0, C4<1>, C4<1>;
L_0xe25a90 .functor NOT 1, v0xe783d0_0, C4<0>, C4<0>, C4<0>;
L_0xe25e70 .functor NOT 1, v0xe78470_0, C4<0>, C4<0>, C4<0>;
L_0xe260f0 .functor AND 1, L_0xe25a90, L_0xe25e70, C4<1>, C4<1>;
L_0xe3d2d0 .functor AND 1, L_0xe260f0, v0xe78510_0, C4<1>, C4<1>;
L_0xe52b80 .functor OR 1, L_0xe256b0, L_0xe3d2d0, C4<0>, C4<0>;
L_0xe7c200 .functor NOT 1, v0xe78470_0, C4<0>, C4<0>, C4<0>;
L_0xe7c270 .functor OR 1, L_0xe7c200, v0xe78650_0, C4<0>, C4<0>;
L_0xe7c380 .functor AND 1, v0xe78510_0, L_0xe7c270, C4<1>, C4<1>;
L_0xe7c440 .functor NOT 1, v0xe783d0_0, C4<0>, C4<0>, C4<0>;
L_0xe7c510 .functor OR 1, L_0xe7c440, v0xe78470_0, C4<0>, C4<0>;
L_0xe7c580 .functor AND 1, L_0xe7c380, L_0xe7c510, C4<1>, C4<1>;
L_0xe7c700 .functor NOT 1, v0xe78470_0, C4<0>, C4<0>, C4<0>;
L_0xe7c770 .functor OR 1, L_0xe7c700, v0xe78650_0, C4<0>, C4<0>;
L_0xe7c690 .functor AND 1, v0xe78510_0, L_0xe7c770, C4<1>, C4<1>;
L_0xe7c900 .functor NOT 1, v0xe783d0_0, C4<0>, C4<0>, C4<0>;
L_0xe7ca00 .functor OR 1, L_0xe7c900, v0xe78650_0, C4<0>, C4<0>;
L_0xe7cac0 .functor AND 1, L_0xe7c690, L_0xe7ca00, C4<1>, C4<1>;
L_0xe7cc70 .functor XNOR 1, L_0xe7c580, L_0xe7cac0, C4<0>, C4<0>;
v0xe24c00_0 .net *"_ivl_0", 0 0, L_0xe256b0;  1 drivers
v0xe25000_0 .net *"_ivl_12", 0 0, L_0xe7c200;  1 drivers
v0xe253e0_0 .net *"_ivl_14", 0 0, L_0xe7c270;  1 drivers
v0xe257c0_0 .net *"_ivl_16", 0 0, L_0xe7c380;  1 drivers
v0xe25ba0_0 .net *"_ivl_18", 0 0, L_0xe7c440;  1 drivers
v0xe25f80_0 .net *"_ivl_2", 0 0, L_0xe25a90;  1 drivers
v0xe26200_0 .net *"_ivl_20", 0 0, L_0xe7c510;  1 drivers
v0xe76940_0 .net *"_ivl_24", 0 0, L_0xe7c700;  1 drivers
v0xe76a20_0 .net *"_ivl_26", 0 0, L_0xe7c770;  1 drivers
v0xe76b00_0 .net *"_ivl_28", 0 0, L_0xe7c690;  1 drivers
v0xe76be0_0 .net *"_ivl_30", 0 0, L_0xe7c900;  1 drivers
v0xe76cc0_0 .net *"_ivl_32", 0 0, L_0xe7ca00;  1 drivers
v0xe76da0_0 .net *"_ivl_36", 0 0, L_0xe7cc70;  1 drivers
L_0x7fe5aebed018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe76e60_0 .net *"_ivl_38", 0 0, L_0x7fe5aebed018;  1 drivers
v0xe76f40_0 .net *"_ivl_4", 0 0, L_0xe25e70;  1 drivers
v0xe77020_0 .net *"_ivl_6", 0 0, L_0xe260f0;  1 drivers
v0xe77100_0 .net *"_ivl_8", 0 0, L_0xe3d2d0;  1 drivers
v0xe771e0_0 .net "a", 0 0, v0xe783d0_0;  alias, 1 drivers
v0xe772a0_0 .net "b", 0 0, v0xe78470_0;  alias, 1 drivers
v0xe77360_0 .net "c", 0 0, v0xe78510_0;  alias, 1 drivers
v0xe77420_0 .net "d", 0 0, v0xe78650_0;  alias, 1 drivers
v0xe774e0_0 .net "out_pos", 0 0, L_0xe7cd80;  alias, 1 drivers
v0xe775a0_0 .net "out_sop", 0 0, L_0xe52b80;  alias, 1 drivers
v0xe77660_0 .net "pos0", 0 0, L_0xe7c580;  1 drivers
v0xe77720_0 .net "pos1", 0 0, L_0xe7cac0;  1 drivers
L_0xe7cd80 .functor MUXZ 1, L_0x7fe5aebed018, L_0xe7c580, L_0xe7cc70, C4<>;
S_0xe778a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe32840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe783d0_0 .var "a", 0 0;
v0xe78470_0 .var "b", 0 0;
v0xe78510_0 .var "c", 0 0;
v0xe785b0_0 .net "clk", 0 0, v0xe7b560_0;  1 drivers
v0xe78650_0 .var "d", 0 0;
v0xe78740_0 .var/2u "fail", 0 0;
v0xe787e0_0 .var/2u "fail1", 0 0;
v0xe78880_0 .net "tb_match", 0 0, L_0xe7f2e0;  alias, 1 drivers
v0xe78920_0 .var "wavedrom_enable", 0 0;
v0xe789c0_0 .var "wavedrom_title", 511 0;
E_0xe31020/0 .event negedge, v0xe785b0_0;
E_0xe31020/1 .event posedge, v0xe785b0_0;
E_0xe31020 .event/or E_0xe31020/0, E_0xe31020/1;
S_0xe77bd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe778a0;
 .timescale -12 -12;
v0xe77e10_0 .var/2s "i", 31 0;
E_0xe30ec0 .event posedge, v0xe785b0_0;
S_0xe77f10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe778a0;
 .timescale -12 -12;
v0xe78110_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe781f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe778a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe78ba0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe32840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe7cf30 .functor NOT 1, v0xe783d0_0, C4<0>, C4<0>, C4<0>;
L_0xe7cfc0 .functor AND 1, L_0xe7cf30, v0xe78470_0, C4<1>, C4<1>;
L_0xe7d1b0 .functor NOT 1, v0xe78510_0, C4<0>, C4<0>, C4<0>;
L_0xe7d330 .functor AND 1, L_0xe7cfc0, L_0xe7d1b0, C4<1>, C4<1>;
L_0xe7d470 .functor AND 1, L_0xe7d330, v0xe78650_0, C4<1>, C4<1>;
L_0xe7d640 .functor AND 1, v0xe783d0_0, v0xe78470_0, C4<1>, C4<1>;
L_0xe7d800 .functor AND 1, L_0xe7d640, v0xe78510_0, C4<1>, C4<1>;
L_0xe7d8c0 .functor NOT 1, v0xe78650_0, C4<0>, C4<0>, C4<0>;
L_0xe7d980 .functor AND 1, L_0xe7d800, L_0xe7d8c0, C4<1>, C4<1>;
L_0xe7da90 .functor OR 1, L_0xe7d470, L_0xe7d980, C4<0>, C4<0>;
L_0xe7dc00 .functor AND 1, v0xe783d0_0, v0xe78470_0, C4<1>, C4<1>;
L_0xe7dc70 .functor AND 1, L_0xe7dc00, v0xe78510_0, C4<1>, C4<1>;
L_0xe7dd50 .functor AND 1, L_0xe7dc70, v0xe78650_0, C4<1>, C4<1>;
L_0xe7de10 .functor OR 1, L_0xe7da90, L_0xe7dd50, C4<0>, C4<0>;
L_0xe7dce0 .functor NOT 1, v0xe78470_0, C4<0>, C4<0>, C4<0>;
L_0xe7dff0 .functor OR 1, v0xe783d0_0, L_0xe7dce0, C4<0>, C4<0>;
L_0xe7e140 .functor OR 1, L_0xe7dff0, v0xe78510_0, C4<0>, C4<0>;
L_0xe7e200 .functor OR 1, L_0xe7e140, v0xe78650_0, C4<0>, C4<0>;
L_0xe7e360 .functor OR 1, v0xe783d0_0, v0xe78470_0, C4<0>, C4<0>;
L_0xe7e3d0 .functor NOT 1, v0xe78510_0, C4<0>, C4<0>, C4<0>;
L_0xe7e4f0 .functor OR 1, L_0xe7e360, L_0xe7e3d0, C4<0>, C4<0>;
L_0xe7e600 .functor NOT 1, v0xe78650_0, C4<0>, C4<0>, C4<0>;
L_0xe7e730 .functor OR 1, L_0xe7e4f0, L_0xe7e600, C4<0>, C4<0>;
L_0xe7e840 .functor AND 1, L_0xe7e200, L_0xe7e730, C4<1>, C4<1>;
L_0xe7ea20 .functor OR 1, v0xe783d0_0, v0xe78470_0, C4<0>, C4<0>;
L_0xe7ea90 .functor OR 1, L_0xe7ea20, v0xe78510_0, C4<0>, C4<0>;
L_0xe7ec30 .functor OR 1, L_0xe7ea90, v0xe78650_0, C4<0>, C4<0>;
L_0xe7ecf0 .functor AND 1, L_0xe7e840, L_0xe7ec30, C4<1>, C4<1>;
v0xe78d60_0 .net *"_ivl_0", 0 0, L_0xe7cf30;  1 drivers
v0xe78e40_0 .net *"_ivl_10", 0 0, L_0xe7d640;  1 drivers
v0xe78f20_0 .net *"_ivl_12", 0 0, L_0xe7d800;  1 drivers
v0xe79010_0 .net *"_ivl_14", 0 0, L_0xe7d8c0;  1 drivers
v0xe790f0_0 .net *"_ivl_16", 0 0, L_0xe7d980;  1 drivers
v0xe79220_0 .net *"_ivl_18", 0 0, L_0xe7da90;  1 drivers
v0xe79300_0 .net *"_ivl_2", 0 0, L_0xe7cfc0;  1 drivers
v0xe793e0_0 .net *"_ivl_20", 0 0, L_0xe7dc00;  1 drivers
v0xe794c0_0 .net *"_ivl_22", 0 0, L_0xe7dc70;  1 drivers
v0xe79630_0 .net *"_ivl_24", 0 0, L_0xe7dd50;  1 drivers
v0xe79710_0 .net *"_ivl_28", 0 0, L_0xe7dce0;  1 drivers
v0xe797f0_0 .net *"_ivl_30", 0 0, L_0xe7dff0;  1 drivers
v0xe798d0_0 .net *"_ivl_32", 0 0, L_0xe7e140;  1 drivers
v0xe799b0_0 .net *"_ivl_34", 0 0, L_0xe7e200;  1 drivers
v0xe79a90_0 .net *"_ivl_36", 0 0, L_0xe7e360;  1 drivers
v0xe79b70_0 .net *"_ivl_38", 0 0, L_0xe7e3d0;  1 drivers
v0xe79c50_0 .net *"_ivl_4", 0 0, L_0xe7d1b0;  1 drivers
v0xe79e40_0 .net *"_ivl_40", 0 0, L_0xe7e4f0;  1 drivers
v0xe79f20_0 .net *"_ivl_42", 0 0, L_0xe7e600;  1 drivers
v0xe7a000_0 .net *"_ivl_44", 0 0, L_0xe7e730;  1 drivers
v0xe7a0e0_0 .net *"_ivl_46", 0 0, L_0xe7e840;  1 drivers
v0xe7a1c0_0 .net *"_ivl_48", 0 0, L_0xe7ea20;  1 drivers
v0xe7a2a0_0 .net *"_ivl_50", 0 0, L_0xe7ea90;  1 drivers
v0xe7a380_0 .net *"_ivl_52", 0 0, L_0xe7ec30;  1 drivers
v0xe7a460_0 .net *"_ivl_6", 0 0, L_0xe7d330;  1 drivers
v0xe7a540_0 .net *"_ivl_8", 0 0, L_0xe7d470;  1 drivers
v0xe7a620_0 .net "a", 0 0, v0xe783d0_0;  alias, 1 drivers
v0xe7a6c0_0 .net "b", 0 0, v0xe78470_0;  alias, 1 drivers
v0xe7a7b0_0 .net "c", 0 0, v0xe78510_0;  alias, 1 drivers
v0xe7a8a0_0 .net "d", 0 0, v0xe78650_0;  alias, 1 drivers
v0xe7a990_0 .net "out_pos", 0 0, L_0xe7ecf0;  alias, 1 drivers
v0xe7aa50_0 .net "out_sop", 0 0, L_0xe7de10;  alias, 1 drivers
S_0xe7abd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe32840;
 .timescale -12 -12;
E_0xe1a9f0 .event anyedge, v0xe7b9c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe7b9c0_0;
    %nor/r;
    %assign/vec4 v0xe7b9c0_0, 0;
    %wait E_0xe1a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe778a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe78740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe787e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe778a0;
T_4 ;
    %wait E_0xe31020;
    %load/vec4 v0xe78880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe78740_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe778a0;
T_5 ;
    %wait E_0xe30ec0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %wait E_0xe30ec0;
    %load/vec4 v0xe78740_0;
    %store/vec4 v0xe787e0_0, 0, 1;
    %fork t_1, S_0xe77bd0;
    %jmp t_0;
    .scope S_0xe77bd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe77e10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe77e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe30ec0;
    %load/vec4 v0xe77e10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe77e10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe77e10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe778a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe31020;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe78650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe78470_0, 0;
    %assign/vec4 v0xe783d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe78740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe787e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe32840;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7b560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7b9c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe32840;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe7b560_0;
    %inv;
    %store/vec4 v0xe7b560_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe32840;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe785b0_0, v0xe7bc40_0, v0xe7b380_0, v0xe7b420_0, v0xe7b4c0_0, v0xe7b600_0, v0xe7b880_0, v0xe7b7e0_0, v0xe7b740_0, v0xe7b6a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe32840;
T_9 ;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe32840;
T_10 ;
    %wait E_0xe31020;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7b920_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7b920_0, 4, 32;
    %load/vec4 v0xe7bb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7b920_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7b920_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7b920_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe7b880_0;
    %load/vec4 v0xe7b880_0;
    %load/vec4 v0xe7b7e0_0;
    %xor;
    %load/vec4 v0xe7b880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7b920_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7b920_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe7b740_0;
    %load/vec4 v0xe7b740_0;
    %load/vec4 v0xe7b6a0_0;
    %xor;
    %load/vec4 v0xe7b740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7b920_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe7b920_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7b920_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response13/top_module.sv";
