{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653816187202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653816187211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 17:23:07 2022 " "Processing started: Sun May 29 17:23:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653816187211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816187211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Single_Cycle_IO -c MIPS_Single_Cycle_IO " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Single_Cycle_IO -c MIPS_Single_Cycle_IO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816187211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653816188626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653816188626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_single_cycle_io.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_single_cycle_io.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Single_Cycle_IO " "Found entity 1: MIPS_Single_Cycle_IO" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscalu/adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file riscalu/adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "RISCALU/adder_subtractor.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/adder_subtractor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscalu/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file riscalu/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "RISCALU/shift_register.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscalu/riscalu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscalu/riscalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCALU " "Found entity 1: RISCALU" {  } { { "RISCALU/RISCALU.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscram/riscram_eda.v 1 1 " "Found 1 design units, including 1 entities, in source file riscram/riscram_eda.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCRAM_EDA " "Found entity 1: RISCRAM_EDA" {  } { { "RISCRAM/RISCRAM_EDA.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscreg/riscreg.v 1 1 " "Found 1 design units, including 1 entities, in source file riscreg/riscreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCREG " "Found entity 1: RISCREG" {  } { { "RISCREG/RISCREG.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCREG/RISCREG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risccu/instdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file risccu/instdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstDecoder " "Found entity 1: InstDecoder" {  } { { "RISCCU/InstDecoder.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/InstDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risccu/ucommand.v 1 1 " "Found 1 design units, including 1 entities, in source file risccu/ucommand.v" { { "Info" "ISGN_ENTITY_NAME" "1 uCommand " "Found entity 1: uCommand" {  } { { "RISCCU/uCommand.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/uCommand.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risccu/risccu.v 1 1 " "Found 1 design units, including 1 entities, in source file risccu/risccu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCCU " "Found entity 1: RISCCU" {  } { { "RISCCU/RISCCU.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/RISCCU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscio/dispdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file riscio/dispdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DispDecoder " "Found entity 1: DispDecoder" {  } { { "RISCIO/DispDecoder.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/DispDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscio/ioaddrdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file riscio/ioaddrdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IOAddrDecoder " "Found entity 1: IOAddrDecoder" {  } { { "RISCIO/IOAddrDecoder.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOAddrDecoder.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198130 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOInterface.v(159) " "Verilog HDL warning at IOInterface.v(159): extended using \"x\" or \"z\"" {  } { { "RISCIO/IOInterface.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1653816198132 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IOInterface.v(163) " "Verilog HDL warning at IOInterface.v(163): extended using \"x\" or \"z\"" {  } { { "RISCIO/IOInterface.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1653816198132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscio/iointerface.v 1 1 " "Found 1 design units, including 1 entities, in source file riscio/iointerface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IOInterface " "Found entity 1: IOInterface" {  } { { "RISCIO/IOInterface.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitter/splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file splitter/splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Splitter " "Found entity 1: Splitter" {  } { { "Splitter/Splitter.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/Splitter/Splitter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend/signextend.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/signextend/signextend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg/pc_reg.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/pc_reg/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_32/mux21_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_32/mux21_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_32 " "Found entity 1: mux21_32" {  } { { "mux21_32/mux21_32.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/mux21_32/mux21_32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_5/mux21_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_5/mux21_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_5 " "Found entity 1: mux21_5" {  } { { "mux21_5/mux21_5.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/mux21_5/mux21_5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4/add4.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/add4/add4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/add.v 1 1 " "Found 1 design units, including 1 entities, in source file add/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add/add.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/add/add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant16.v 2 2 " "Found 2 design units, including 2 entities, in source file constant16.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant16_lpm_constant_s09 " "Found entity 1: constant16_lpm_constant_s09" {  } { { "constant16.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/constant16.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198157 ""} { "Info" "ISGN_ENTITY_NAME" "2 constant16 " "Found entity 2: constant16" {  } { { "constant16.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/constant16.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram0 " "Found entity 1: data_ram0" {  } { { "data_ram0.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram1 " "Found entity 1: data_ram1" {  } { { "data_ram1.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram2 " "Found entity 1: data_ram2" {  } { { "data_ram2.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram3.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram3.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram3 " "Found entity 1: data_ram3" {  } { { "data_ram3.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Single_Cycle_IO " "Elaborating entity \"MIPS_Single_Cycle_IO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653816198301 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { -24 2152 2224 -7 "target\[1..0\]" "" } { -56 2152 2224 -39 "offset\[1..0\]" "" } { -40 2152 2152 -8 "" "" } { -8 2152 2152 0 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1653816198309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOInterface IOInterface:inst28 " "Elaborating entity \"IOInterface\" for hierarchy \"IOInterface:inst28\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst28" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 544 2464 2680 880 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispDecoder IOInterface:inst28\|DispDecoder:DispDecoder " "Elaborating entity \"DispDecoder\" for hierarchy \"IOInterface:inst28\|DispDecoder:DispDecoder\"" {  } { { "RISCIO/IOInterface.v" "DispDecoder" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOAddrDecoder IOInterface:inst28\|IOAddrDecoder:RISCIOAddrDecoder " "Elaborating entity \"IOAddrDecoder\" for hierarchy \"IOInterface:inst28\|IOAddrDecoder:RISCIOAddrDecoder\"" {  } { { "RISCIO/IOInterface.v" "RISCIOAddrDecoder" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCIO/IOInterface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCCU RISCCU:inst24 " "Elaborating entity \"RISCCU\" for hierarchy \"RISCCU:inst24\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst24" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 80 1008 1200 384 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDecoder RISCCU:inst24\|InstDecoder:InstDecoder0 " "Elaborating entity \"InstDecoder\" for hierarchy \"RISCCU:inst24\|InstDecoder:InstDecoder0\"" {  } { { "RISCCU/RISCCU.v" "InstDecoder0" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/RISCCU.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198364 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isub InstDecoder.v(14) " "Output port \"isub\" at InstDecoder.v(14) has no driver" {  } { { "RISCCU/InstDecoder.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/InstDecoder.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653816198365 "|MIPS_Single_Cycle_IO|RISCCU:inst24|InstDecoder:InstDecoder0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ixor InstDecoder.v(25) " "Output port \"ixor\" at InstDecoder.v(25) has no driver" {  } { { "RISCCU/InstDecoder.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/InstDecoder.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653816198365 "|MIPS_Single_Cycle_IO|RISCCU:inst24|InstDecoder:InstDecoder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uCommand RISCCU:inst24\|uCommand:uCommand0 " "Elaborating entity \"uCommand\" for hierarchy \"RISCCU:inst24\|uCommand:uCommand0\"" {  } { { "RISCCU/RISCCU.v" "uCommand0" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCCU/RISCCU.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCALU RISCALU:inst1 " "Elaborating entity \"RISCALU\" for hierarchy \"RISCALU:inst1\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst1" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 432 2088 2296 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198377 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RISCALU.v(67) " "Verilog HDL Case Statement warning at RISCALU.v(67): incomplete case statement has no default case item" {  } { { "RISCALU/RISCALU.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653816198379 "|MIPS_Single_Cycle_IO|RISCALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor RISCALU:inst1\|adder_subtractor:adder " "Elaborating entity \"adder_subtractor\" for hierarchy \"RISCALU:inst1\|adder_subtractor:adder\"" {  } { { "RISCALU/RISCALU.v" "adder" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register RISCALU:inst1\|shift_register:shift " "Elaborating entity \"shift_register\" for hierarchy \"RISCALU:inst1\|shift_register:shift\"" {  } { { "RISCALU/RISCALU.v" "shift" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198405 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shift_register.v(45) " "Verilog HDL Case Statement warning at shift_register.v(45): incomplete case statement has no default case item" {  } { { "RISCALU/shift_register.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/shift_register.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653816198407 "|MIPS_Single_Cycle_IO|RISCALU:inst1|shift_register:shift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i shift_register.v(41) " "Verilog HDL Always Construct warning at shift_register.v(41): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCALU/shift_register.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/shift_register.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653816198408 "|MIPS_Single_Cycle_IO|RISCALU:inst1|shift_register:shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_32 mux21_32:inst14 " "Elaborating entity \"mux21_32\" for hierarchy \"mux21_32:inst14\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst14" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 400 1880 2040 512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCREG RISCREG:inst39 " "Elaborating entity \"RISCREG\" for hierarchy \"RISCREG:inst39\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst39" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 480 1320 1520 656 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198424 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RISCREG.v(22) " "Verilog HDL Always Construct warning at RISCREG.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCREG/RISCREG.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCREG/RISCREG.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653816198431 "|MIPS_Single_Cycle_IO|RISCREG:inst39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst13 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst13\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst13" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 456 192 432 624 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst13\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst13\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst13\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst13\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst13\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst13\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198614 ""}  } { { "PLL.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816198614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst13\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst13\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Splitter Splitter:inst6 " "Elaborating entity \"Splitter\" for hierarchy \"Splitter:inst6\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst6" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 120 664 872 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 120 432 648 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "inst_rom.v" "altsyncram_component" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "inst_rom.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_rom.hex " "Parameter \"init_file\" = \"inst_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816198796 ""}  } { { "inst_rom.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816198796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bbc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bbc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bbc1 " "Found entity 1: altsyncram_bbc1" {  } { { "db/altsyncram_bbc1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bbc1 inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated " "Elaborating entity \"altsyncram_bbc1\" for hierarchy \"inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsd2 " "Found entity 1: altsyncram_fsd2" {  } { { "db/altsyncram_fsd2.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_fsd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816198908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816198908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsd2 inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|altsyncram_fsd2:altsyncram1 " "Elaborating entity \"altsyncram_fsd2\" for hierarchy \"inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|altsyncram_fsd2:altsyncram1\"" {  } { { "db/altsyncram_bbc1.tdf" "altsyncram1" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816198908 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "inst_rom.hex " "Byte addressed memory initialization file \"inst_rom.hex\" was read in the word-addressed format" {  } { { "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.hex" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1653816198912 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 33 D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.hex " "Memory depth (2048) in the design file differs from memory depth (33) in the Memory Initialization File \"D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.hex\" -- setting initial value for remaining addresses to 0" {  } { { "inst_rom.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/inst_rom.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1653816198912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bbc1.tdf" "mgl_prim2" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bbc1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199479 ""}  } { { "db/altsyncram_bbc1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_bbc1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816199479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"inst_rom:inst\|altsyncram:altsyncram_component\|altsyncram_bbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:inst4 " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:inst4\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst4" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 296 192 392 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 add4:inst5 " "Elaborating entity \"add4\" for hierarchy \"add4:inst5\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst5" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 296 424 616 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:inst22 " "Elaborating entity \"add\" for hierarchy \"add:inst22\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst22" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { -16 2424 2592 64 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:inst16 " "Elaborating entity \"signextend\" for hierarchy \"signextend:inst16\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst16" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 408 1112 1288 488 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_5 mux21_5:inst9 " "Elaborating entity \"mux21_5\" for hierarchy \"mux21_5:inst9\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst9" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 528 864 1016 640 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCRAM_EDA RISCRAM_EDA:inst26 " "Elaborating entity \"RISCRAM_EDA\" for hierarchy \"RISCRAM_EDA:inst26\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst26" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 400 2496 2680 544 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram0 RISCRAM_EDA:inst26\|data_ram0:ram0 " "Elaborating entity \"data_ram0\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram0:ram0\"" {  } { { "RISCRAM/RISCRAM_EDA.v" "ram0" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\"" {  } { { "data_ram0.v" "altsyncram_component" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\"" {  } { { "data_ram0.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816199972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_ram0.hex " "Parameter \"init_file\" = \"data_ram0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816199972 ""}  } { { "data_ram0.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816199972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efk1 " "Found entity 1: altsyncram_efk1" {  } { { "db/altsyncram_efk1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816200023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816200023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efk1 RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated " "Elaborating entity \"altsyncram_efk1\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pka2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pka2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pka2 " "Found entity 1: altsyncram_pka2" {  } { { "db/altsyncram_pka2.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_pka2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816200079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816200079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pka2 RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|altsyncram_pka2:altsyncram1 " "Elaborating entity \"altsyncram_pka2\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|altsyncram_pka2:altsyncram1\"" {  } { { "db/altsyncram_efk1.tdf" "altsyncram1" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200080 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.hex -- setting all initial values to 0" {  } { { "data_ram0.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram0.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1653816200086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_efk1.tdf" "mgl_prim2" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_efk1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RISCRAM_EDA:inst26\|data_ram0:ram0\|altsyncram:altsyncram_component\|altsyncram_efk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200156 ""}  } { { "db/altsyncram_efk1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_efk1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816200156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram1 RISCRAM_EDA:inst26\|data_ram1:ram1 " "Elaborating entity \"data_ram1\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram1:ram1\"" {  } { { "RISCRAM/RISCRAM_EDA.v" "ram1" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component\"" {  } { { "data_ram1.v" "altsyncram_component" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component\"" {  } { { "data_ram1.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_ram1.hex " "Parameter \"init_file\" = \"data_ram1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200200 ""}  } { { "data_ram1.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816200200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffk1 " "Found entity 1: altsyncram_ffk1" {  } { { "db/altsyncram_ffk1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_ffk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816200260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816200260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffk1 RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_ffk1:auto_generated " "Elaborating entity \"altsyncram_ffk1\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_ffk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qka2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qka2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qka2 " "Found entity 1: altsyncram_qka2" {  } { { "db/altsyncram_qka2.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_qka2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816200334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816200334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qka2 RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_ffk1:auto_generated\|altsyncram_qka2:altsyncram1 " "Elaborating entity \"altsyncram_qka2\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_ffk1:auto_generated\|altsyncram_qka2:altsyncram1\"" {  } { { "db/altsyncram_ffk1.tdf" "altsyncram1" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_ffk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200334 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.hex -- setting all initial values to 0" {  } { { "data_ram1.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram1.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1653816200341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram2 RISCRAM_EDA:inst26\|data_ram2:ram2 " "Elaborating entity \"data_ram2\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram2:ram2\"" {  } { { "RISCRAM/RISCRAM_EDA.v" "ram2" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component\"" {  } { { "data_ram2.v" "altsyncram_component" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component\"" {  } { { "data_ram2.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component " "Instantiated megafunction \"RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_ram2.hex " "Parameter \"init_file\" = \"data_ram2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200437 ""}  } { { "data_ram2.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816200437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfk1 " "Found entity 1: altsyncram_gfk1" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_gfk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816200487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816200487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfk1 RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated " "Elaborating entity \"altsyncram_gfk1\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rka2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rka2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rka2 " "Found entity 1: altsyncram_rka2" {  } { { "db/altsyncram_rka2.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_rka2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816200545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816200545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rka2 RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_rka2:altsyncram1 " "Elaborating entity \"altsyncram_rka2\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_rka2:altsyncram1\"" {  } { { "db/altsyncram_gfk1.tdf" "altsyncram1" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_gfk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200546 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.hex -- setting all initial values to 0" {  } { { "data_ram2.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram2.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1653816200552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram3 RISCRAM_EDA:inst26\|data_ram3:ram3 " "Elaborating entity \"data_ram3\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram3:ram3\"" {  } { { "RISCRAM/RISCRAM_EDA.v" "ram3" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCRAM/RISCRAM_EDA.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component\"" {  } { { "data_ram3.v" "altsyncram_component" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component\"" {  } { { "data_ram3.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component " "Instantiated megafunction \"RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_ram3.hex " "Parameter \"init_file\" = \"data_ram3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816200647 ""}  } { { "data_ram3.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816200647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfk1 " "Found entity 1: altsyncram_hfk1" {  } { { "db/altsyncram_hfk1.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_hfk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816200697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816200697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hfk1 RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component\|altsyncram_hfk1:auto_generated " "Elaborating entity \"altsyncram_hfk1\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component\|altsyncram_hfk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ska2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ska2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ska2 " "Found entity 1: altsyncram_ska2" {  } { { "db/altsyncram_ska2.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_ska2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816200750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816200750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ska2 RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component\|altsyncram_hfk1:auto_generated\|altsyncram_ska2:altsyncram1 " "Elaborating entity \"altsyncram_ska2\" for hierarchy \"RISCRAM_EDA:inst26\|data_ram3:ram3\|altsyncram:altsyncram_component\|altsyncram_hfk1:auto_generated\|altsyncram_ska2:altsyncram1\"" {  } { { "db/altsyncram_hfk1.tdf" "altsyncram1" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_hfk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200750 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.hex -- setting all initial values to 0" {  } { { "data_ram3.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/data_ram3.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1653816200757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant16 constant16:inst25 " "Elaborating entity \"constant16\" for hierarchy \"constant16:inst25\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "inst25" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 552 1608 1720 600 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant16_lpm_constant_s09 constant16:inst25\|constant16_lpm_constant_s09:constant16_lpm_constant_s09_component " "Elaborating entity \"constant16_lpm_constant_s09\" for hierarchy \"constant16:inst25\|constant16_lpm_constant_s09:constant16_lpm_constant_s09_component\"" {  } { { "constant16.v" "constant16_lpm_constant_s09_component" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/constant16.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816200842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qe24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qe24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qe24 " "Found entity 1: altsyncram_qe24" {  } { { "db/altsyncram_qe24.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/altsyncram_qe24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816203954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816203954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816204324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816204324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816204437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816204437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ii " "Found entity 1: cntr_9ii" {  } { { "db/cntr_9ii.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_9ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816204595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816204595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816204652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816204652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816204728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816204728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816204845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816204845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816204901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816204901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816204976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816204976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816205033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816205033 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816205323 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1653816205469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.29.17:23:30 Progress: Loading sld27c1c0b0/alt_sld_fab_wrapper_hw.tcl " "2022.05.29.17:23:30 Progress: Loading sld27c1c0b0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816210533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816214602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816214887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816220481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816220576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816220689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816220820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816220829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816220829 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1653816221580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27c1c0b0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld27c1c0b0/alt_sld_fab.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816221790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816221790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816221903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816221903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816221907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816221907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816221990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816221990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816222077 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816222077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816222077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/ip/sld27c1c0b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816222144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816222144 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "RISCALU:inst1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RISCALU:inst1\|Mult2\"" {  } { { "RISCALU/RISCALU.v" "Mult2" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816226316 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653816226316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCALU:inst1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RISCALU:inst1\|lpm_mult:Mult2\"" {  } { { "RISCALU/RISCALU.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816226412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCALU:inst1\|lpm_mult:Mult2 " "Instantiated megafunction \"RISCALU:inst1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653816226413 ""}  } { { "RISCALU/RISCALU.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653816226413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653816226466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816226466 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RISCALU:inst1\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"RISCALU:inst1\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "RISCALU/RISCALU.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 104 -1 0 } } { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 432 2088 2296 576 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816226525 "|MIPS_Single_Cycle_IO|RISCALU:inst1|lpm_mult:Mult2|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RISCALU:inst1\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"RISCALU:inst1\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "RISCALU/RISCALU.v" "" { Text "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/RISCALU/RISCALU.v" 104 -1 0 } } { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 432 2088 2296 576 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816226525 "|MIPS_Single_Cycle_IO|RISCALU:inst1|lpm_mult:Mult2|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653816226525 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653816226525 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653816227074 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1653816227220 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1653816227220 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 808 2776 2952 824 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653816228101 "|MIPS_Single_Cycle_IO|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 824 2776 2952 840 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653816228101 "|MIPS_Single_Cycle_IO|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653816228101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816228303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/output_files/MIPS_Single_Cycle_IO.map.smsg " "Generated suppressed messages file D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/output_files/MIPS_Single_Cycle_IO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816230548 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 814 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 814 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1653816231887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653816232105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653816232105 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 528 -32 144 544 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 528 -32 144 544 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 528 -32 144 544 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MIPS_Single_Cycle_IO.bdf" "" { Schematic "D:/data/QuartusII/DE2-115/Verilog/CO/CurriculumDesign/2022/EDA_QuartusII_student/MIPS32_IO/MIPS_Single_Cycle_IO/MIPS_Single_Cycle_IO.bdf" { { 680 2400 2416 856 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653816233049 "|MIPS_Single_Cycle_IO|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653816233049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10186 " "Implemented 10186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653816233051 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653816233051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9601 " "Implemented 9601 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653816233051 ""} { "Info" "ICUT_CUT_TM_RAMS" "454 " "Implemented 454 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653816233051 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1653816233051 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653816233051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653816233051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653816233107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 17:23:53 2022 " "Processing ended: Sun May 29 17:23:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653816233107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653816233107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653816233107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653816233107 ""}
