----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    22:39:05 08/16/2018 
-- Design Name: 
-- Module Name:    mux_n_1 - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.data_package;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mux_n_1 is
	 generic (
       n_inputs:    natural := 3;
       inputs_width: natural := 8        
    );
	  
	port (
	
		--VHDL2008 compatible
		input: in data_package.slv_array(0 to n_inputs-1)(inputs_width-1 downto 0);
		--input: in data_package.slv_array(0 to n_inputs-1); --modified data_package to work with VHDL93
		--2D array adapted to 1D |___data1___|___data2___|...|___datan__|
      --input: in std_logic_vector(n_inputs*inputs_width-1 downto 0); --works in ISE 14.7
		sel: in natural range 0 to n_inputs-1;
		output: out std_logic_vector(inputs_width-1 downto 0)
	);
end mux_n_1;

architecture Behavioral of mux_n_1 is
    type mux_array is array (natural range 0 to n_inputs-1) of std_logic_vector (output'range);
    signal array_value: mux_array;
begin

--VHDL93 compatible
--GEN: 
--    for i in array_value'range generate
--        --just shifts the "pointer" to the desirable [i] position
--        array_value(i) <= input (output'LEFT+(i*inputs_width) downto i*inputs_width);
--    end generate;
--
--    output <= array_value(sel);

--VHDL2008 compatible	 
		output <= input(sel);
	 
end Behavioral;

