// Seed: 2747114151
module module_0 (
    input  wor  id_0
    , id_4,
    output tri0 id_1,
    output tri0 id_2
);
  always force id_4 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_7 = 32'd40
) (
    input tri _id_0,
    input uwire id_1,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6,
    input tri _id_7,
    output supply1 id_8
    , id_21,
    input wire id_9,
    input wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input tri id_15
    , id_22,
    input uwire id_16,
    inout tri id_17,
    input wand id_18,
    output wire id_19
);
  wire id_23;
  parameter id_24 = 1;
  logic [id_0  !=?  id_7 : -1] id_25;
  ;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_2
  );
endmodule
