Command: /home/xuhan/learn_prj/RISC-V/rvsoc_xuhan/sim_core/./simv -l sim.log +seed=230428171201 +ntb_random_seed=230428171201 +vcs+lic+wait +inst_file=../sim_core/inst_data/rv32um-p-remu.data -cm_dir sim_cov
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Apr 28 17:12 2023
test running...
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'inter.fsdb'
*Verdi* : Begin traversing the scope (tb_top), layer (0).
*Verdi* : End of traversing.
[0;31mYES, get inst_file with ../sim_core/inst_data/rv32um-p-remu.data.[0m
[0;32m~~~~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~[0m
[0;32m~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~[0m
[0;32m~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~[0m
[0;32m~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~[0m
[0;32m~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~[0m
[0;32m~~~~~~~~~ #####   ######       #       #~~~~~~~~~[0m
[0;32m~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~[0m
[0;32m~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~[0m
[0;32m~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~[0m
$finish called from file "../tb/core_tb.sv", line 75.
$finish at simulation time 15471.0ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 15471000 ps
CPU Time:      0.700 seconds;       Data structure size:  12.6Mb
Fri Apr 28 17:12:02 2023
