Total Cycles:                               55961 (0.111922 msec)
Execution Cycles:                           44228 ( 79.03%)
Stall Cycles:                               11733 ( 20.97%)
Nops:                                           7 (  0.01%)
Executed operations:                        66935

Executed branches:                            305 (  0.46% ops)( 0.69% insts)
Not taken branches:                             2 (  0.00% ops)( 0.00% insts)( 0.66% br)
Taken branches:                               303 (  0.45% ops)( 0.69% insts)(99.34% br)
  Taken uncond branches:                      203 (  0.30% ops)( 0.46% insts)(66.56% br)
  Taken cond branches:                        100 (  0.15% ops)( 0.23% insts)(32.79% br)
Size of Loaded Code:                         3264 Bytes

Instruction Memory Operations:
  Accesses:                                 45822
    Hits (Hit Rate):                        45772 ( 99.89%)
    Misses (Miss Rate):                        50 (  0.11%)
Instruction Memory Stall Cycles
  Total (in cycles):                         2250 (100.00%)
    Due to Misses:                           2250 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Data Memory Operations:                     Cache          
  Accesses:                                  2718 (100.00%)
    Hits (Hit Rate):                         2463 ( 90.62%)
    Misses (Miss Rate):                       255 (  9.38%)
  Write Backs (% of Misses):                    1 (  0.39%)
Data Memory Stall Cycles
  Total (in cycles):                         9180 (100.00%)
    Due to Misses:                           9180 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:          20.48%


Avg. IPC (no stalls):   1.51
Avg. IPC (with stalls): 1.20

  cycle counter =        44228
  total ops     =        66935
   width[ 0] =            1
   width[ 1] =        30414
   width[ 2] =         8203
   width[ 3] =         4800
   width[ 4] =          101
   width[ 5] =            1
   width[ 6] =          101
   width[ 7] =          100
   width[ 8] =          500

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         303     0.54           22     0.05          144     0.27          135     0.29 exit
       55658          9036          2115  (others not profiled)

Simulation time  =     0.0085 s
Simulation speed =     7.8933 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


