

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Mar 19 12:02:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab42
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.638 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      160|      160|  1.600 us|  1.600 us|  161|  161|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row         |      159|      159|        53|          -|          -|     3|        no|
        | + Col        |       51|       51|        17|          -|          -|     3|        no|
        |  ++ Product  |       15|       15|         5|          -|          -|     3|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    113|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     84|    -|
|Register         |        -|   -|     46|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|     46|    197|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U1  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_169_p2    |         +|   0|  0|  10|           2|           1|
    |add_ln15_fu_179_p2    |         +|   0|  0|  13|           4|           4|
    |add_ln16_fu_199_p2    |         +|   0|  0|  10|           2|           1|
    |add_ln18_1_fu_209_p2  |         +|   0|  0|  13|           4|           4|
    |add_ln18_2_fu_233_p2  |         +|   0|  0|   7|           4|           4|
    |add_ln9_fu_139_p2     |         +|   0|  0|  10|           2|           1|
    |sub_ln18_1_fu_227_p2  |         -|   0|  0|   7|           4|           4|
    |sub_ln18_fu_157_p2    |         -|   0|  0|  13|           4|           4|
    |icmp_ln12_fu_163_p2   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln16_fu_193_p2   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln9_fu_133_p2    |      icmp|   0|  0|  10|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 113|          32|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  48|          9|    1|          9|
    |empty_reg_112  |   9|          2|   16|         32|
    |i_fu_48        |   9|          2|    2|          4|
    |j_reg_90       |   9|          2|    2|          4|
    |k_reg_101      |   9|          2|    2|          4|
    +---------------+----+-----------+-----+-----------+
    |Total          |  84|         17|   23|         53|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln12_reg_283   |   2|   0|    2|          0|
    |add_ln16_reg_301   |   2|   0|    2|          0|
    |add_ln9_reg_269    |   2|   0|    2|          0|
    |ap_CS_fsm          |   8|   0|    8|          0|
    |empty_reg_112      |  16|   0|   16|          0|
    |i_fu_48            |   2|   0|    2|          0|
    |j_reg_90           |   2|   0|    2|          0|
    |k_reg_101          |   2|   0|    2|          0|
    |res_addr_reg_293   |   4|   0|    4|          0|
    |sub_ln18_reg_274   |   4|   0|    4|          0|
    |zext_ln15_reg_288  |   2|   0|    4|          2|
    +-------------------+----+----+-----+-----------+
    |Total              |  46|   0|   48|          2|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:3]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln9 = store i2 0, i2 %i" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 17 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln9 = br void %Col" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 18 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.56ns)   --->   "%icmp_ln9 = icmp_eq  i2 %i_1, i2 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.56ns)   --->   "%add_ln9 = add i2 %i_1, i2 1" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 21 'add' 'add_ln9' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %Col.split, void %for.end31" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 22 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %i_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 23 'zext' 'zext_ln18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%sub_ln18 = sub i4 %tmp, i4 %zext_ln18" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 25 'sub' 'sub_ln18' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../labs/Lab4/Lab4/matrixmul.cpp:21]   --->   Operation 27 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln12 = br void %Product" [../../../labs/Lab4/Lab4/matrixmul.cpp:12]   --->   Operation 28 'br' 'br_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [../../../labs/Lab4/Lab4/matrixmul.cpp:22]   --->   Operation 29 'ret' 'ret_ln22' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln12, void %for.inc26, i2 0, void %Col.split" [../../../labs/Lab4/Lab4/matrixmul.cpp:12]   --->   Operation 30 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.56ns)   --->   "%icmp_ln12 = icmp_eq  i2 %j, i2 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:12]   --->   Operation 31 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.56ns)   --->   "%add_ln12 = add i2 %j, i2 1" [../../../labs/Lab4/Lab4/matrixmul.cpp:12]   --->   Operation 32 'add' 'add_ln12' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %Product.split, void %for.inc29" [../../../labs/Lab4/Lab4/matrixmul.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %j" [../../../labs/Lab4/Lab4/matrixmul.cpp:15]   --->   Operation 34 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln15 = add i4 %sub_ln18, i4 %zext_ln15" [../../../labs/Lab4/Lab4/matrixmul.cpp:15]   --->   Operation 35 'add' 'add_ln15' <Predicate = (!icmp_ln12)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %add_ln15" [../../../labs/Lab4/Lab4/matrixmul.cpp:15]   --->   Operation 36 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln15_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:15]   --->   Operation 37 'getelementptr' 'res_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:12]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../labs/Lab4/Lab4/matrixmul.cpp:20]   --->   Operation 39 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 40 'br' 'br_ln16' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln9 = store i2 %add_ln9, i2 %i" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 41 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 1.58>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln9 = br void %Col" [../../../labs/Lab4/Lab4/matrixmul.cpp:9]   --->   Operation 42 'br' 'br_ln9' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%k = phi i2 %add_ln16, void %for.inc.split, i2 0, void %Product.split" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 43 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = phi i16 %add_ln18, void %for.inc.split, i16 0, void %Product.split" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 44 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.56ns)   --->   "%icmp_ln16 = icmp_eq  i2 %k, i2 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 45 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.56ns)   --->   "%add_ln16 = add i2 %k, i2 1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 46 'add' 'add_ln16' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.inc26" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 47 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %k" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 48 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i4 %sub_ln18, i4 %zext_ln18_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 49 'add' 'add_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i4 %add_ln18_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 50 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln18_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 51 'getelementptr' 'a_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k, i2 0" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 52 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln18_1 = sub i4 %tmp_1, i4 %zext_ln18_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 53 'sub' 'sub_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln18_2 = add i4 %sub_ln18_1, i4 %zext_ln15" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 54 'add' 'add_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i4 %add_ln18_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 55 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln18_3" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 56 'getelementptr' 'b_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 57 'load' 'a_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 58 'load' 'b_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln18 = store i16 %empty, i4 %res_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 59 'store' 'store_ln18' <Predicate = (icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln12 = br void %Product" [../../../labs/Lab4/Lab4/matrixmul.cpp:12]   --->   Operation 60 'br' 'br_ln12' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 61 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %a_load" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 62 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 63 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i8 %b_load" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 64 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node add_ln18)   --->   "%mul_ln18 = mul i16 %sext_ln18_1, i16 %sext_ln18" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 65 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.05>
ST_6 : Operation 66 [2/3] (1.05ns) (grouped into DSP with root node add_ln18)   --->   "%mul_ln18 = mul i16 %sext_ln18_1, i16 %sext_ln18" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 66 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln18)   --->   "%mul_ln18 = mul i16 %sext_ln18_1, i16 %sext_ln18" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 67 'mul' 'mul_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 68 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln18 = add i16 %mul_ln18, i16 %empty" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 68 'add' 'add_ln18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:19]   --->   Operation 70 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln18 = add i16 %mul_ln18, i16 %empty" [../../../labs/Lab4/Lab4/matrixmul.cpp:18]   --->   Operation 71 'add' 'add_ln18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 72 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111111]
spectopmodule_ln3      (spectopmodule    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
store_ln9              (store            ) [ 000000000]
br_ln9                 (br               ) [ 000000000]
i_1                    (load             ) [ 000000000]
icmp_ln9               (icmp             ) [ 001111111]
add_ln9                (add              ) [ 000111111]
br_ln9                 (br               ) [ 000000000]
zext_ln18              (zext             ) [ 000000000]
tmp                    (bitconcatenate   ) [ 000000000]
sub_ln18               (sub              ) [ 000111111]
speclooptripcount_ln9  (speclooptripcount) [ 000000000]
specloopname_ln21      (specloopname     ) [ 000000000]
br_ln12                (br               ) [ 001111111]
ret_ln22               (ret              ) [ 000000000]
j                      (phi              ) [ 000100000]
icmp_ln12              (icmp             ) [ 001111111]
add_ln12               (add              ) [ 001111111]
br_ln12                (br               ) [ 000000000]
zext_ln15              (zext             ) [ 000011111]
add_ln15               (add              ) [ 000000000]
zext_ln15_1            (zext             ) [ 000000000]
res_addr               (getelementptr    ) [ 000011111]
speclooptripcount_ln12 (speclooptripcount) [ 000000000]
specloopname_ln20      (specloopname     ) [ 000000000]
br_ln16                (br               ) [ 001111111]
store_ln9              (store            ) [ 000000000]
br_ln9                 (br               ) [ 000000000]
k                      (phi              ) [ 000010000]
empty                  (phi              ) [ 000011111]
icmp_ln16              (icmp             ) [ 001111111]
add_ln16               (add              ) [ 001111111]
br_ln16                (br               ) [ 000000000]
zext_ln18_1            (zext             ) [ 000000000]
add_ln18_1             (add              ) [ 000000000]
zext_ln18_2            (zext             ) [ 000000000]
a_addr                 (getelementptr    ) [ 000001000]
tmp_1                  (bitconcatenate   ) [ 000000000]
sub_ln18_1             (sub              ) [ 000000000]
add_ln18_2             (add              ) [ 000000000]
zext_ln18_3            (zext             ) [ 000000000]
b_addr                 (getelementptr    ) [ 000001000]
store_ln18             (store            ) [ 000000000]
br_ln12                (br               ) [ 001111111]
a_load                 (load             ) [ 000000000]
sext_ln18              (sext             ) [ 000000110]
b_load                 (load             ) [ 000000000]
sext_ln18_1            (sext             ) [ 000000110]
mul_ln18               (mul              ) [ 000000001]
speclooptripcount_ln16 (speclooptripcount) [ 000000000]
specloopname_ln19      (specloopname     ) [ 000000000]
add_ln18               (add              ) [ 001111111]
br_ln16                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="res_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="a_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln18_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="1"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="1"/>
<pin id="92" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="k_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="1"/>
<pin id="103" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="k_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="empty_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="1"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln9_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="1"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln9_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln9_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln18_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sub_ln18_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln12_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln12_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln15_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln15_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln15_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln9_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="1"/>
<pin id="191" dir="0" index="1" bw="2" slack="2"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln16_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln16_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln18_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln18_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="2"/>
<pin id="211" dir="0" index="1" bw="2" slack="0"/>
<pin id="212" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln18_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub_ln18_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln18_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="1"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln18_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln18_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln18_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/5 "/>
</bind>
</comp>

<comp id="251" class="1007" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="3"/>
<pin id="255" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18/5 add_ln18/7 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln9_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="274" class="1005" name="sub_ln18_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln18 "/>
</bind>
</comp>

<comp id="283" class="1005" name="add_ln12_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="288" class="1005" name="zext_ln15_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="293" class="1005" name="res_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="add_ln16_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="306" class="1005" name="a_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="b_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="sext_ln18_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="321" class="1005" name="sext_ln18_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="add_ln18_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="40" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="59" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="66" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="85" pin=1"/></net>

<net id="124"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="130" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="145" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="94" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="94" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="94" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="197"><net_src comp="105" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="105" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="105" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="105" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="205" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="246"><net_src comp="73" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="79" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="243" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="112" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="48" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="272"><net_src comp="139" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="277"><net_src comp="157" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="286"><net_src comp="169" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="291"><net_src comp="175" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="296"><net_src comp="52" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="304"><net_src comp="199" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="309"><net_src comp="59" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="314"><net_src comp="66" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="319"><net_src comp="243" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="324"><net_src comp="247" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="329"><net_src comp="251" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrixmul : a | {4 5 }
	Port: matrixmul : b | {4 5 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		zext_ln18 : 1
		tmp : 1
		sub_ln18 : 2
	State 3
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		zext_ln15 : 1
		add_ln15 : 2
		zext_ln15_1 : 3
		res_addr : 4
	State 4
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		zext_ln18_1 : 1
		add_ln18_1 : 2
		zext_ln18_2 : 3
		a_addr : 4
		tmp_1 : 1
		sub_ln18_1 : 2
		add_ln18_2 : 3
		zext_ln18_3 : 4
		b_addr : 5
		a_load : 5
		b_load : 6
		store_ln18 : 1
	State 5
		sext_ln18 : 1
		sext_ln18_1 : 1
		mul_ln18 : 2
	State 6
	State 7
		add_ln18 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln9_fu_139   |    0    |    0    |    10   |
|          |   add_ln12_fu_169  |    0    |    0    |    10   |
|    add   |   add_ln15_fu_179  |    0    |    0    |    13   |
|          |   add_ln16_fu_199  |    0    |    0    |    10   |
|          |  add_ln18_1_fu_209 |    0    |    0    |    13   |
|          |  add_ln18_2_fu_233 |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln9_fu_133  |    0    |    0    |    10   |
|   icmp   |  icmp_ln12_fu_163  |    0    |    0    |    10   |
|          |  icmp_ln16_fu_193  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln18_fu_157  |    0    |    0    |    13   |
|          |  sub_ln18_1_fu_227 |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_251     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln18_fu_145  |    0    |    0    |    0    |
|          |  zext_ln15_fu_175  |    0    |    0    |    0    |
|   zext   | zext_ln15_1_fu_184 |    0    |    0    |    0    |
|          | zext_ln18_1_fu_205 |    0    |    0    |    0    |
|          | zext_ln18_2_fu_214 |    0    |    0    |    0    |
|          | zext_ln18_3_fu_238 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|     tmp_fu_149     |    0    |    0    |    0    |
|          |    tmp_1_fu_219    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln18_fu_243  |    0    |    0    |    0    |
|          | sext_ln18_1_fu_247 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   113   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_addr_reg_306  |    4   |
|  add_ln12_reg_283 |    2   |
|  add_ln16_reg_301 |    2   |
|  add_ln18_reg_326 |   16   |
|  add_ln9_reg_269  |    2   |
|   b_addr_reg_311  |    4   |
|   empty_reg_112   |   16   |
|     i_reg_259     |    2   |
|      j_reg_90     |    2   |
|     k_reg_101     |    2   |
|  res_addr_reg_293 |    4   |
|sext_ln18_1_reg_321|   16   |
| sext_ln18_reg_316 |   16   |
|  sub_ln18_reg_274 |    4   |
| zext_ln15_reg_288 |    4   |
+-------------------+--------+
|       Total       |   96   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    9    |
|   empty_reg_112  |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_251    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_251    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||   7.94  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   113  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   96   |   158  |
+-----------+--------+--------+--------+--------+
